FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.6.0 d001Mar-24-2020 at 00:09:50 }
NET_NAME
'N51213'
 '@R820T2.SCHEMATIC1(SCH_1):N51213':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51213';
NODE_NAME	U11 6
 '@R820T2.SCHEMATIC1(SCH_1):INS51311@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '6':;
NODE_NAME	C61 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51195@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N50631'
 '@R820T2.SCHEMATIC1(SCH_1):N50631':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50631';
NODE_NAME	U10 12
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_N':;
NODE_NAME	R24 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51295@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N51261'
 '@R820T2.SCHEMATIC1(SCH_1):N51261':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51261';
NODE_NAME	U11 4
 '@R820T2.SCHEMATIC1(SCH_1):INS51311@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '4':;
NODE_NAME	C63 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51243@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N51069'
 '@R820T2.SCHEMATIC1(SCH_1):N51069':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51069';
NODE_NAME	U10 15
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'CP':;
NODE_NAME	R22 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51099@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51071@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N50647'
 '@R820T2.SCHEMATIC1(SCH_1):N50647':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50647';
NODE_NAME	U10 24
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'RF_IN':;
NODE_NAME	L6 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50653@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51193'
 '@R820T2.SCHEMATIC1(SCH_1):N51193':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51193';
NODE_NAME	U10 14
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_AGC':;
NODE_NAME	C64 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51379@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R25 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51483@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N51449'
 '@R820T2.SCHEMATIC1(SCH_1):N51449':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51449';
NODE_NAME	J7 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51337@SDRLIB.SMA.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 3
 '@R820T2.SCHEMATIC1(SCH_1):INS51311@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N50929'
 '@R820T2.SCHEMATIC1(SCH_1):N50929':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50929';
NODE_NAME	L7 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50875@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 20
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF2P':;
NET_NAME
'N04195'
 '@R820T2.SCHEMATIC1(SCH_1):N04195':
 C_SIGNAL='@r820t2.schematic1(sch_1):n04195';
NODE_NAME	C13 2
 '@R820T2.SCHEMATIC1(SCH_1):INS4179@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R2 2
 '@R820T2.SCHEMATIC1(SCH_1):INS4130@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51293'
 '@R820T2.SCHEMATIC1(SCH_1):N51293':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51293';
NODE_NAME	C61 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51195@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R24 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51295@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51145'
 '@R820T2.SCHEMATIC1(SCH_1):N51145':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51145';
NODE_NAME	C59 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51127@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R22 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51099@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N50893'
 '@R820T2.SCHEMATIC1(SCH_1):N50893':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50893';
NODE_NAME	U10 22
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF1P':;
NODE_NAME	L7 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50875@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N50833'
 '@R820T2.SCHEMATIC1(SCH_1):N50833':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50833';
NODE_NAME	C54 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50815@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 8
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'XTAL_I':;
NET_NAME
'N51217'
 '@R820T2.SCHEMATIC1(SCH_1):N51217':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51217';
NODE_NAME	U10 13
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_P':;
NODE_NAME	R23 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51275@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N50897'
 '@R820T2.SCHEMATIC1(SCH_1):N50897':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50897';
NODE_NAME	U10 21
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF1N':;
NODE_NAME	L8 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50903@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N00923'
 '@R820T2.SCHEMATIC1(SCH_1):N00923':
 C_SIGNAL='@r820t2.schematic1(sch_1):n00923';
NODE_NAME	U2 12
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_N':;
NODE_NAME	R5 1
 '@R820T2.SCHEMATIC1(SCH_1):INS5624@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N50697'
 '@R820T2.SCHEMATIC1(SCH_1):N50697':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50697';
NODE_NAME	C51 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50707@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 3
 '@R820T2.SCHEMATIC1(SCH_1):INS51539@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '3':;
NODE_NAME	C50 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50679@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N50769'
 '@R820T2.SCHEMATIC1(SCH_1):N50769':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50769';
NODE_NAME	U10 5
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'DET2':;
NODE_NAME	C53 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50779@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N50901'
 '@R820T2.SCHEMATIC1(SCH_1):N50901':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50901';
NODE_NAME	L8 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50903@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 19
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF2N':;
NET_NAME
'N50745'
 '@R820T2.SCHEMATIC1(SCH_1):N50745':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50745';
NODE_NAME	U10 4
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'DET1':;
NODE_NAME	C52 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50747@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51041'
 '@R820T2.SCHEMATIC1(SCH_1):N51041':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51041';
NODE_NAME	C57 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51043@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 17
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'VDD_PLL':;
NET_NAME
'N50677'
 '@R820T2.SCHEMATIC1(SCH_1):N50677':
 C_SIGNAL='@r820t2.schematic1(sch_1):n50677';
NODE_NAME	L6 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50653@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C50 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50679@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51433'
 '@R820T2.SCHEMATIC1(SCH_1):N51433':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51433';
NODE_NAME	U10 7
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	J9 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51581@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51273'
 '@R820T2.SCHEMATIC1(SCH_1):N51273':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51273';
NODE_NAME	C63 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51243@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51275@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N51037'
 '@R820T2.SCHEMATIC1(SCH_1):N51037':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51037';
NODE_NAME	J9 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51581@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 6
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'SCL':;
NET_NAME
'N04932'
 '@R820T2.SCHEMATIC1(SCH_1):N04932':
 C_SIGNAL='@r820t2.schematic1(sch_1):n04932';
NODE_NAME	U2 14
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_AGC':;
NODE_NAME	C16 1
 '@R820T2.SCHEMATIC1(SCH_1):INS6072@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 1
 '@R820T2.SCHEMATIC1(SCH_1):INS46806@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N51529'
 '@R820T2.SCHEMATIC1(SCH_1):N51529':
 C_SIGNAL='@r820t2.schematic1(sch_1):n51529';
NODE_NAME	C51 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50707@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51505@SDRLIB.SMA.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N05567'
 '@R820T2.SCHEMATIC1(SCH_1):N05567':
 C_SIGNAL='@r820t2.schematic1(sch_1):n05567';
NODE_NAME	C15 2
 '@R820T2.SCHEMATIC1(SCH_1):INS5148@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 2
 '@R820T2.SCHEMATIC1(SCH_1):INS5549@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N05644'
 '@R820T2.SCHEMATIC1(SCH_1):N05644':
 C_SIGNAL='@r820t2.schematic1(sch_1):n05644';
NODE_NAME	C14 2
 '@R820T2.SCHEMATIC1(SCH_1):INS4956@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R5 2
 '@R820T2.SCHEMATIC1(SCH_1):INS5624@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VCC3V3'
 '@R820T2.SCHEMATIC1(SCH_1):VCC3V3':
 C_SIGNAL='@r820t2.schematic1(sch_1):vcc3v3';
NODE_NAME	U2 11
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_11':;
NODE_NAME	U2 18
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_18':;
NODE_NAME	U2 23
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_23':;
NODE_NAME	C9 1
 '@R820T2.SCHEMATIC1(SCH_1):INS3227@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@R820T2.SCHEMATIC1(SCH_1):INS3378@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 2
 '@R820T2.SCHEMATIC1(SCH_1):INS14233@SDRLIB.AMS1117.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	C30 1
 '@R820T2.SCHEMATIC1(SCH_1):INS14315@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 2
 '@R820T2.SCHEMATIC1(SCH_1):INS14289@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 1
 '@R820T2.SCHEMATIC1(SCH_1):INS14263@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 4
 '@R820T2.SCHEMATIC1(SCH_1):INS14233@SDRLIB.AMS1117.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	U2 2
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_2':;
NODE_NAME	C31 1
 '@R820T2.SCHEMATIC1(SCH_1):INS30190@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 2
 '@R820T2.SCHEMATIC1(SCH_1):INS30987@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 6
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R20 2
 '@R820T2.SCHEMATIC1(SCH_1):INS38431@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 4
 '@R820T2.SCHEMATIC1(SCH_1):INS39143@SDRLIB.OSC28.8MHZ.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	U10 11
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_11':;
NODE_NAME	U10 18
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_18':;
NODE_NAME	U10 23
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_23':;
NODE_NAME	C55 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50979@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51003@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'VCC_2':;
NODE_NAME	C60 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51155@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C62 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51219@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CLK_2'
 '@R820T2.SCHEMATIC1(SCH_1):CLK_2':
 C_SIGNAL='@r820t2.schematic1(sch_1):clk_2';
NODE_NAME	U8 8
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'Y1':;
NODE_NAME	C54 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50815@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N38417'
 '@R820T2.SCHEMATIC1(SCH_1):N38417':
 C_SIGNAL='@r820t2.schematic1(sch_1):n38417';
NODE_NAME	U8 2
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	R20 1
 '@R820T2.SCHEMATIC1(SCH_1):INS38431@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N39782'
 '@R820T2.SCHEMATIC1(SCH_1):N39782':
 C_SIGNAL='@r820t2.schematic1(sch_1):n39782';
NODE_NAME	C49 2
 '@R820T2.SCHEMATIC1(SCH_1):INS39766@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 3
 '@R820T2.SCHEMATIC1(SCH_1):INS39143@SDRLIB.OSC28.8MHZ.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'CLK_IN'
 '@R820T2.SCHEMATIC1(SCH_1):CLK_IN':
 C_SIGNAL='@r820t2.schematic1(sch_1):clk_in';
NODE_NAME	U8 1
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'CLK_IN':;
NODE_NAME	C49 1
 '@R820T2.SCHEMATIC1(SCH_1):INS39766@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N42339'
 '@R820T2.SCHEMATIC1(SCH_1):N42339':
 C_SIGNAL='@r820t2.schematic1(sch_1):n42339';
NODE_NAME	J6 1
 '@R820T2.SCHEMATIC1(SCH_1):INS34894@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 6
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'SCL':;
NET_NAME
'N05012'
 '@R820T2.SCHEMATIC1(SCH_1):N05012':
 C_SIGNAL='@r820t2.schematic1(sch_1):n05012';
NODE_NAME	U2 13
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'IF_P':;
NODE_NAME	R4 1
 '@R820T2.SCHEMATIC1(SCH_1):INS5549@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N32998'
 '@R820T2.SCHEMATIC1(SCH_1):N32998':
 C_SIGNAL='@r820t2.schematic1(sch_1):n32998';
NODE_NAME	J3 1
 '@R820T2.SCHEMATIC1(SCH_1):INS44867@SDRLIB.SMA.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 3
 '@R820T2.SCHEMATIC1(SCH_1):INS31909@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N02509'
 '@R820T2.SCHEMATIC1(SCH_1):N02509':
 C_SIGNAL='@r820t2.schematic1(sch_1):n02509';
NODE_NAME	C7 2
 '@R820T2.SCHEMATIC1(SCH_1):INS2448@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 8
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'XTAL_I':;
NET_NAME
'CLK_1'
 '@R820T2.SCHEMATIC1(SCH_1):CLK_1':
 C_SIGNAL='@r820t2.schematic1(sch_1):clk_1';
NODE_NAME	C7 1
 '@R820T2.SCHEMATIC1(SCH_1):INS2448@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 3
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'Y0':;
NET_NAME
'GND'
 '@R820T2.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@r820t2.schematic1(sch_1):gnd';
NODE_NAME	U2 16
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'GND_16':;
NODE_NAME	U2 25
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	C6 1
 '@R820T2.SCHEMATIC1(SCH_1):INS2343@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@R820T2.SCHEMATIC1(SCH_1):INS2303@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 2
 '@R820T2.SCHEMATIC1(SCH_1):INS3227@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@R820T2.SCHEMATIC1(SCH_1):INS3378@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 1
 '@R820T2.SCHEMATIC1(SCH_1):INS3950@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@R820T2.SCHEMATIC1(SCH_1):INS4068@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@R820T2.SCHEMATIC1(SCH_1):INS4179@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 2
 '@R820T2.SCHEMATIC1(SCH_1):INS6072@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 1
 '@R820T2.SCHEMATIC1(SCH_1):INS14233@SDRLIB.AMS1117.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C28 2
 '@R820T2.SCHEMATIC1(SCH_1):INS14263@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 1
 '@R820T2.SCHEMATIC1(SCH_1):INS14289@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 2
 '@R820T2.SCHEMATIC1(SCH_1):INS14315@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 2
 '@R820T2.SCHEMATIC1(SCH_1):INS33992@SDRLIB.SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D1 2
 '@R820T2.SCHEMATIC1(SCH_1):INS21104@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D1 1
 '@R820T2.SCHEMATIC1(SCH_1):INS21104@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 2
 '@R820T2.SCHEMATIC1(SCH_1):INS30190@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 1
 '@R820T2.SCHEMATIC1(SCH_1):INS30987@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 1
 '@R820T2.SCHEMATIC1(SCH_1):INS31909@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 4
 '@R820T2.SCHEMATIC1(SCH_1):INS33992@SDRLIB.SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J4 5
 '@R820T2.SCHEMATIC1(SCH_1):INS33992@SDRLIB.SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J4 3
 '@R820T2.SCHEMATIC1(SCH_1):INS33992@SDRLIB.SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J5 1
 '@R820T2.SCHEMATIC1(SCH_1):INS34335@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 4
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U9 2
 '@R820T2.SCHEMATIC1(SCH_1):INS39143@SDRLIB.OSC28.8MHZ.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J3 2
 '@R820T2.SCHEMATIC1(SCH_1):INS44867@SDRLIB.SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 3
 '@R820T2.SCHEMATIC1(SCH_1):INS44867@SDRLIB.SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J3 4
 '@R820T2.SCHEMATIC1(SCH_1):INS44867@SDRLIB.SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J3 5
 '@R820T2.SCHEMATIC1(SCH_1):INS44867@SDRLIB.SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R21 2
 '@R820T2.SCHEMATIC1(SCH_1):INS46806@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 16
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'GND_16':;
NODE_NAME	U10 25
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	C53 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50779@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50747@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 2
 '@R820T2.SCHEMATIC1(SCH_1):INS50979@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51003@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51043@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51071@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51127@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C60 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51155@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51219@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51337@SDRLIB.SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51379@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 3
 '@R820T2.SCHEMATIC1(SCH_1):INS51337@SDRLIB.SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J7 4
 '@R820T2.SCHEMATIC1(SCH_1):INS51337@SDRLIB.SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J7 5
 '@R820T2.SCHEMATIC1(SCH_1):INS51337@SDRLIB.SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U11 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51311@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51505@SDRLIB.SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51539@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 4
 '@R820T2.SCHEMATIC1(SCH_1):INS51505@SDRLIB.SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J8 5
 '@R820T2.SCHEMATIC1(SCH_1):INS51505@SDRLIB.SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	D2 1
 '@R820T2.SCHEMATIC1(SCH_1):INS51539@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 3
 '@R820T2.SCHEMATIC1(SCH_1):INS51505@SDRLIB.SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	R25 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51483@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VCC5V'
 '@R820T2.SCHEMATIC1(SCH_1):VCC5V':
 C_SIGNAL='@r820t2.schematic1(sch_1):vcc5v';
NODE_NAME	U4 3
 '@R820T2.SCHEMATIC1(SCH_1):INS14233@SDRLIB.AMS1117.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	J5 2
 '@R820T2.SCHEMATIC1(SCH_1):INS34335@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N02329'
 '@R820T2.SCHEMATIC1(SCH_1):N02329':
 C_SIGNAL='@r820t2.schematic1(sch_1):n02329';
NODE_NAME	U2 5
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'DET2':;
NODE_NAME	C6 2
 '@R820T2.SCHEMATIC1(SCH_1):INS2343@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N01579'
 '@R820T2.SCHEMATIC1(SCH_1):N01579':
 C_SIGNAL='@r820t2.schematic1(sch_1):n01579';
NODE_NAME	U2 24
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'RF_IN':;
NODE_NAME	L1 2
 '@R820T2.SCHEMATIC1(SCH_1):INS1563@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N06440'
 '@R820T2.SCHEMATIC1(SCH_1):N06440':
 C_SIGNAL='@r820t2.schematic1(sch_1):n06440';
NODE_NAME	U2 7
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	J6 2
 '@R820T2.SCHEMATIC1(SCH_1):INS34894@CONNECTOR.HEADER 2.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N05168'
 '@R820T2.SCHEMATIC1(SCH_1):N05168':
 C_SIGNAL='@r820t2.schematic1(sch_1):n05168';
NODE_NAME	U5 4
 '@R820T2.SCHEMATIC1(SCH_1):INS31909@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '4':;
NODE_NAME	C15 1
 '@R820T2.SCHEMATIC1(SCH_1):INS5148@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N04990'
 '@R820T2.SCHEMATIC1(SCH_1):N04990':
 C_SIGNAL='@r820t2.schematic1(sch_1):n04990';
NODE_NAME	U5 6
 '@R820T2.SCHEMATIC1(SCH_1):INS31909@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '6':;
NODE_NAME	C14 1
 '@R820T2.SCHEMATIC1(SCH_1):INS4956@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N34016'
 '@R820T2.SCHEMATIC1(SCH_1):N34016':
 C_SIGNAL='@r820t2.schematic1(sch_1):n34016';
NODE_NAME	C3 1
 '@R820T2.SCHEMATIC1(SCH_1):INS1906@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 1
 '@R820T2.SCHEMATIC1(SCH_1):INS33992@SDRLIB.SMA.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N01613'
 '@R820T2.SCHEMATIC1(SCH_1):N01613':
 C_SIGNAL='@r820t2.schematic1(sch_1):n01613';
NODE_NAME	L1 1
 '@R820T2.SCHEMATIC1(SCH_1):INS1563@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 2
 '@R820T2.SCHEMATIC1(SCH_1):INS1597@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N01685'
 '@R820T2.SCHEMATIC1(SCH_1):N01685':
 C_SIGNAL='@r820t2.schematic1(sch_1):n01685';
NODE_NAME	C3 2
 '@R820T2.SCHEMATIC1(SCH_1):INS1906@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D1 3
 '@R820T2.SCHEMATIC1(SCH_1):INS21104@DISCRETE.BAV99/SOT.NORMAL(CHIPS)':
 '3':;
NODE_NAME	C1 1
 '@R820T2.SCHEMATIC1(SCH_1):INS1597@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N02319'
 '@R820T2.SCHEMATIC1(SCH_1):N02319':
 C_SIGNAL='@r820t2.schematic1(sch_1):n02319';
NODE_NAME	U2 4
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'DET1':;
NODE_NAME	C5 2
 '@R820T2.SCHEMATIC1(SCH_1):INS2303@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N03111'
 '@R820T2.SCHEMATIC1(SCH_1):N03111':
 C_SIGNAL='@r820t2.schematic1(sch_1):n03111';
NODE_NAME	U2 22
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF1P':;
NODE_NAME	L4 1
 '@R820T2.SCHEMATIC1(SCH_1):INS2898@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N03115'
 '@R820T2.SCHEMATIC1(SCH_1):N03115':
 C_SIGNAL='@r820t2.schematic1(sch_1):n03115';
NODE_NAME	U2 21
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF1N':;
NODE_NAME	L5 1
 '@R820T2.SCHEMATIC1(SCH_1):INS3095@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N03119'
 '@R820T2.SCHEMATIC1(SCH_1):N03119':
 C_SIGNAL='@r820t2.schematic1(sch_1):n03119';
NODE_NAME	L5 2
 '@R820T2.SCHEMATIC1(SCH_1):INS3095@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 19
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF2N':;
NET_NAME
'N03131'
 '@R820T2.SCHEMATIC1(SCH_1):N03131':
 C_SIGNAL='@r820t2.schematic1(sch_1):n03131';
NODE_NAME	L4 2
 '@R820T2.SCHEMATIC1(SCH_1):INS2898@DISCRETE.INDUCTOR AUDIO.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 20
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'TF2P':;
NET_NAME
'N03936'
 '@R820T2.SCHEMATIC1(SCH_1):N03936':
 C_SIGNAL='@r820t2.schematic1(sch_1):n03936';
NODE_NAME	C11 2
 '@R820T2.SCHEMATIC1(SCH_1):INS3950@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 17
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'VDD_PLL':;
NET_NAME
'N04054'
 '@R820T2.SCHEMATIC1(SCH_1):N04054':
 C_SIGNAL='@r820t2.schematic1(sch_1):n04054';
NODE_NAME	U2 15
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'CP':;
NODE_NAME	R2 1
 '@R820T2.SCHEMATIC1(SCH_1):INS4130@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 2
 '@R820T2.SCHEMATIC1(SCH_1):INS4068@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U2 1
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U2 3
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'LT':;
NODE_NAME	U2 9
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'XTAL_O':;
NODE_NAME	U2 10
 '@R820T2.SCHEMATIC1(SCH_1):INS701@SDRLIB.R820T.NORMAL(CHIPS)':
 'CLK_OUT':;
NODE_NAME	U5 2
 '@R820T2.SCHEMATIC1(SCH_1):INS31909@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 7
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U8 5
 '@R820T2.SCHEMATIC1(SCH_1):INS38272@SDRLIB.5PB1102PGGI.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	U9 1
 '@R820T2.SCHEMATIC1(SCH_1):INS39143@SDRLIB.OSC28.8MHZ.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	U11 2
 '@R820T2.SCHEMATIC1(SCH_1):INS51311@SDRLIB.TC-1T.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 1
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U10 3
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'LT':;
NODE_NAME	U10 9
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'XTAL_O':;
NODE_NAME	U10 10
 '@R820T2.SCHEMATIC1(SCH_1):INS50559@SDRLIB.R820T.NORMAL(CHIPS)':
 'CLK_OUT':;
END.
