$date
	Sun Dec 12 13:01:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ALU_tb $end
$var reg 16 ! entrada1 [15:0] $end
$upscope $end
$scope module ALU_tb $end
$var reg 16 " entrada2 [15:0] $end
$upscope $end
$scope module ALU_tb $end
$var reg 3 # sinal_ula [2:0] $end
$upscope $end
$scope module ALU_tb $end
$var wire 16 $ saida_ula [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
b0 #
b11 "
b110 !
$end
#20
b1111 $
b1 #
b1011 "
b100 !
#40
b100101 $
b10 #
b11111 "
b110 !
#60
b0 $
b11 #
b100 "
b100 !
#80
b10011 $
b10111 !
#100
b1111111111111111 $
b100 #
b111 "
b100 !
#120
b0 $
b100 "
b101 !
#140
