

================================================================
== Vitis HLS Report for 'nussinov_Pipeline_VITIS_LOOP_39_3'
================================================================
* Date:           Wed May  7 08:42:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_3  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln10_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln10"   --->   Operation 9 'read' 'zext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln15"   --->   Operation 10 'read' 'sub_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln15"   --->   Operation 11 'read' 'add_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln9_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln9"   --->   Operation 12 'read' 'zext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln24"   --->   Operation 13 'read' 'select_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln10_cast = zext i12 %zext_ln10_read"   --->   Operation 14 'zext' 'zext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln15_cast = zext i12 %add_ln15_read"   --->   Operation 15 'zext' 'add_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln9_cast = zext i6 %zext_ln9_read"   --->   Operation 16 'zext' 'zext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %select_ln24_read, i32 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln9_cast, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 23 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%table_r_addr = getelementptr i32 %table_r, i64 0, i64 %add_ln15_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:15]   --->   Operation 24 'getelementptr' 'table_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln41_2 = add i12 %sub_ln15_read, i12 %trunc_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 25 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %add_ln41_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 26 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 27 'getelementptr' 'table_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.64ns)   --->   "%store_ln40 = store i32 %p_load, i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:40]   --->   Operation 29 'store' 'store_ln40' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 30 [1/1] (1.06ns)   --->   "%icmp_ln39 = icmp_slt  i64 %k_1, i64 %zext_ln10_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc185.loopexit.exitStub, void %for.body147.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln41 = add i64 %k_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 32 'add' 'add_ln41' <Predicate = (icmp_ln39)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %add_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 33 'trunc' 'trunc_ln41' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln41, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 34 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %add_ln41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 35 'trunc' 'trunc_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln41_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 36 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i12 %p_shl4, i12 %zext_ln10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 37 'add' 'newFirst' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%newSecond = sub i12 %newFirst, i12 %p_shl5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 38 'sub' 'newSecond' <Predicate = (icmp_ln39)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %newSecond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 39 'zext' 'zext_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 40 'getelementptr' 'table_r_addr_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 41 'load' 'table_r_load_1' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %add_ln41, i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = (icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 43 [2/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 43 'load' 'table_r_load' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 44 [1/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 44 'load' 'table_r_load_1' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 45 [1/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 45 'load' 'table_r_load' <Predicate = (icmp_ln39)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln41_1 = add i32 %table_r_load_1, i32 %table_r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 46 'add' 'add_ln41_1' <Predicate = (icmp_ln39)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln41 = icmp_slt  i32 %p_load, i32 %add_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 47 'icmp' 'icmp_ln41' <Predicate = (icmp_ln39)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln41, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 48 'xor' 'xor_ln41' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %xor_ln41, i32 %p_load, i32 %add_ln41_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:41]   --->   Operation 49 'select' 'select_ln41' <Predicate = (icmp_ln39)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:7]   --->   Operation 50 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 %select_ln41, i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 51 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ add_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca        ) [ 011000]
empty             (alloca        ) [ 011111]
zext_ln10_read    (read          ) [ 001000]
sub_ln15_read     (read          ) [ 001000]
add_ln15_read     (read          ) [ 000000]
zext_ln9_read     (read          ) [ 000000]
select_ln24_read  (read          ) [ 000000]
zext_ln10_cast    (zext          ) [ 001000]
add_ln15_cast     (zext          ) [ 001000]
zext_ln9_cast     (zext          ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
store_ln0         (store         ) [ 000000]
store_ln0         (store         ) [ 000000]
br_ln0            (br            ) [ 000000]
k_1               (load          ) [ 000000]
p_load            (load          ) [ 010110]
trunc_ln15        (trunc         ) [ 000000]
table_r_addr      (getelementptr ) [ 000000]
add_ln41_2        (add           ) [ 000000]
zext_ln41         (zext          ) [ 000000]
table_r_addr_1    (getelementptr ) [ 010110]
specpipeline_ln0  (specpipeline  ) [ 000000]
store_ln40        (store         ) [ 000000]
icmp_ln39         (icmp          ) [ 011110]
br_ln39           (br            ) [ 000000]
add_ln41          (add           ) [ 000000]
trunc_ln41        (trunc         ) [ 000000]
p_shl4            (bitconcatenate) [ 000000]
trunc_ln41_1      (trunc         ) [ 000000]
p_shl5            (bitconcatenate) [ 000000]
newFirst          (add           ) [ 000000]
newSecond         (sub           ) [ 000000]
zext_ln41_1       (zext          ) [ 000000]
table_r_addr_2    (getelementptr ) [ 000100]
store_ln39        (store         ) [ 000000]
table_r_load_1    (load          ) [ 010010]
table_r_load      (load          ) [ 000000]
add_ln41_1        (add           ) [ 000000]
icmp_ln41         (icmp          ) [ 000000]
xor_ln41          (xor           ) [ 000000]
select_ln41       (select        ) [ 001001]
specloopname_ln7  (specloopname  ) [ 000000]
store_ln39        (store         ) [ 000000]
br_ln39           (br            ) [ 000000]
ret_ln0           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln24">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub_ln15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="empty_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln10_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln10_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sub_ln15_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln15_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln15_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln15_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln9_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln9_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="select_ln24_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="table_r_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="1"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="table_r_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="120" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/2 table_r_load_1/2 table_r_load/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="table_r_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln10_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln15_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln15_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln9_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="k_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln15_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln41_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="0" index="1" bw="12" slack="0"/>
<pin id="158" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln41_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln39_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="12" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln41_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln41_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_shl4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln41_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_shl5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="newFirst_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="1"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="newSecond_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newSecond/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln41_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln39_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln41_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln41_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln41_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln41_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln39_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="4"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="k_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="255" class="1005" name="empty_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="262" class="1005" name="zext_ln10_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="sub_ln15_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln15_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="zext_ln10_cast_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10_cast "/>
</bind>
</comp>

<comp id="277" class="1005" name="add_ln15_cast_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_cast "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="table_r_addr_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln39_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="297" class="1005" name="table_r_addr_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="1"/>
<pin id="299" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="table_r_load_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="table_r_load_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="select_ln41_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="78" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="84" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="155" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="169"><net_src comp="144" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="144" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="170" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="180" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="220"><net_src comp="170" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="104" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="221" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="251"><net_src comp="52" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="258"><net_src comp="56" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="265"><net_src comp="60" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="270"><net_src comp="66" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="275"><net_src comp="122" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="280"><net_src comp="126" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="285"><net_src comp="147" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="291"><net_src comp="97" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="296"><net_src comp="165" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="110" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="305"><net_src comp="104" pin="7"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="310"><net_src comp="237" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_r | {2 }
 - Input state : 
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : select_ln24 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : zext_ln9 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : table_r | {2 3 4 }
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : add_ln15 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : sub_ln15 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_39_3 : zext_ln10 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln15 : 1
		add_ln41_2 : 2
		zext_ln41 : 3
		table_r_addr_1 : 4
		store_ln40 : 1
		icmp_ln39 : 1
		br_ln39 : 2
		add_ln41 : 1
		trunc_ln41 : 2
		p_shl4 : 3
		trunc_ln41_1 : 2
		p_shl5 : 3
		newFirst : 4
		newSecond : 5
		zext_ln41_1 : 6
		table_r_addr_2 : 7
		table_r_load_1 : 8
		store_ln39 : 2
	State 3
	State 4
		add_ln41_1 : 1
		icmp_ln41 : 2
		xor_ln41 : 3
		select_ln41 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln41_2_fu_155      |    0    |    19   |
|    add   |       add_ln41_fu_170       |    0    |    71   |
|          |       newFirst_fu_200       |    0    |    17   |
|          |      add_ln41_1_fu_221      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln39_fu_165      |    0    |    29   |
|          |       icmp_ln41_fu_226      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln41_fu_237     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |       newSecond_fu_205      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln41_fu_231       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  zext_ln10_read_read_fu_60  |    0    |    0    |
|          |   sub_ln15_read_read_fu_66  |    0    |    0    |
|   read   |   add_ln15_read_read_fu_72  |    0    |    0    |
|          |   zext_ln9_read_read_fu_78  |    0    |    0    |
|          | select_ln24_read_read_fu_84 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln10_cast_fu_122    |    0    |    0    |
|          |     add_ln15_cast_fu_126    |    0    |    0    |
|   zext   |     zext_ln9_cast_fu_130    |    0    |    0    |
|          |       zext_ln41_fu_160      |    0    |    0    |
|          |      zext_ln41_1_fu_211     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln15_fu_151      |    0    |    0    |
|   trunc  |      trunc_ln41_fu_176      |    0    |    0    |
|          |     trunc_ln41_1_fu_188     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        p_shl4_fu_180        |    0    |    0    |
|          |        p_shl5_fu_192        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   246   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln15_cast_reg_277|   64   |
|     empty_reg_255    |   32   |
|   icmp_ln39_reg_293  |    1   |
|       k_reg_248      |   64   |
|    p_load_reg_282    |   32   |
|  select_ln41_reg_307 |   32   |
| sub_ln15_read_reg_267|   12   |
|table_r_addr_1_reg_288|   12   |
|table_r_addr_2_reg_297|   12   |
|table_r_load_1_reg_302|   32   |
|zext_ln10_cast_reg_272|   64   |
|zext_ln10_read_reg_262|   12   |
+----------------------+--------+
|         Total        |   369  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   369  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   369  |   264  |
+-----------+--------+--------+--------+
