<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\gaoyun\ov18k1\ov18k\src\cmos_add.v<br>
D:\gaoyun\ov18k1\ov18k\src\cmos_rpll\cmos_rpll.v<br>
D:\gaoyun\ov18k1\ov18k\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
D:\gaoyun\ov18k1\ov18k\src\ddr_rpll\ddr_rpll.v<br>
D:\gaoyun\ov18k1\ov18k\src\dual_ov5640_lcd.v<br>
D:\gaoyun\ov18k1\ov18k\src\dvi_tx\dvi_tx.v<br>
D:\gaoyun\ov18k1\ov18k\src\fifo_pong\fifo_pong.v<br>
D:\gaoyun\ov18k1\ov18k\src\gowin_clkdiv\gowin_clkdiv.v<br>
D:\gaoyun\ov18k1\ov18k\src\hdmi_rpll\hdmi_rpll.v<br>
D:\gaoyun\ov18k1\ov18k\src\ov5640\OV5640_capture_data.v<br>
D:\gaoyun\ov18k1\ov18k\src\ov5640\i2c_dri.v<br>
D:\gaoyun\ov18k1\ov18k\src\ov5640\i2c_ov5640_rgb565_cfg.v<br>
D:\gaoyun\ov18k1\ov18k\src\ov5640\ov5640_dri.v<br>
D:\gaoyun\ov18k1\ov18k\src\ov5640\picture_size.v<br>
D:\gaoyun\ov18k1\ov18k\src\syn_code\syn_gen.v<br>
D:\gaoyun\ov18k1\ov18k\src\testpattern.v<br>
D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer\video_frame_buffer.v<br>
D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer_32\video_frame_buffer_32.v<br>
D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer_dual\video_frame_buffer_dual.v<br>
D:\gaoyun\ov18k1\ov18k\src\video_rpll\video_rpll.v<br>
D:\gaoyun\ov18k1\ov18k\src\fifo_pong\fifo_pong.vhd<br>
D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v<br>
D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\gw_jtag.v<br>
D:\gaoyun\ov18k1\ov18k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 15 11:37:34 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>dual_ov5640_lcd</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 413.852MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.496s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.461s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.694s, Peak memory usage = 413.852MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 413.852MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.202s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 413.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.27s, Peak memory usage = 413.852MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.46s, Peak memory usage = 413.852MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 413.852MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>90</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2274</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1318</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>712</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2903</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>702</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>765</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1436</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>364</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>364</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>123</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>71</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>45</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4050(2948 LUTs, 364 ALUs, 123 SSRAMs) / 20736</td>
<td>20%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2274 / 16509</td>
<td>14%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 16509</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2273 / 16509</td>
<td>14%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 46</td>
<td>52%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam0_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam0_vsync_ibuf/I </td>
</tr>
<tr>
<td>ddr_rst</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q </td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>u_cmos_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_cmos_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_cmos_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.3</td>
<td>0.000</td>
<td>15.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.7</td>
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.3</td>
<td>0.000</td>
<td>6.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>u_tmds_pll/rpll_inst/CLKOUT</td>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.0(MHz)</td>
<td>208.9(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam0_pclk</td>
<td>100.0(MHz)</td>
<td>150.8(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam1_pclk</td>
<td>100.0(MHz)</td>
<td>123.4(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cam0_vsync</td>
<td>100.0(MHz)</td>
<td>771.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr_rst</td>
<td>100.0(MHz)</td>
<td>683.1(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>dri_clk_2</td>
<td>100.0(MHz)</td>
<td>239.0(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>dri_clk_2</td>
<td>100.0(MHz)</td>
<td>239.0(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_cmos_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>356.6(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.0(MHz)</td>
<td>1364.3(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>120.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>132.3(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cmos_add/cam1_pixel_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cmos_add/cam1_pixel_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_cmos_add/cam1_pixel_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s9/I0</td>
</tr>
<tr>
<td>2.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s9/F</td>
</tr>
<tr>
<td>2.878</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s3/I1</td>
</tr>
<tr>
<td>3.433</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s3/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s1/I3</td>
</tr>
<tr>
<td>4.041</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/pixel_increase_flag_s1/F</td>
</tr>
<tr>
<td>4.278</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n33_s0/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n33_s0/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_0_s/I1</td>
</tr>
<tr>
<td>5.640</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_0_s/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_1_s/CIN</td>
</tr>
<tr>
<td>5.675</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_1_s/COUT</td>
</tr>
<tr>
<td>5.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_2_s/CIN</td>
</tr>
<tr>
<td>5.710</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_2_s/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_3_s/CIN</td>
</tr>
<tr>
<td>5.745</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_3_s/COUT</td>
</tr>
<tr>
<td>5.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_4_s/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_4_s/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_5_s/CIN</td>
</tr>
<tr>
<td>5.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_5_s/COUT</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_6_s/CIN</td>
</tr>
<tr>
<td>5.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_6_s/COUT</td>
</tr>
<tr>
<td>5.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_7_s/CIN</td>
</tr>
<tr>
<td>5.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_7_s/COUT</td>
</tr>
<tr>
<td>5.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_8_s/CIN</td>
</tr>
<tr>
<td>5.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_8_s/COUT</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_9_s/CIN</td>
</tr>
<tr>
<td>6.391</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_9_s/SUM</td>
</tr>
<tr>
<td>6.628</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Equal.rgraynext_8_s0/I1</td>
</tr>
<tr>
<td>7.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Equal.rgraynext_8_s0/F</td>
</tr>
<tr>
<td>7.420</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n141_s0/I0</td>
</tr>
<tr>
<td>7.969</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>7.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>8.004</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>8.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>8.694</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.467, 67.753%; route: 2.370, 29.372%; tC2Q: 0.232, 2.875%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.529</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.766</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.731</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td>3.545</td>
<td>-0.186</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 50.533%; tC2Q: 0.232, 49.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.170</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.350</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0/CLK</td>
</tr>
<tr>
<td>0.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.529</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.766</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.952</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.189</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.154</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.667</td>
<td>-0.487</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 50.533%; tC2Q: 0.232, 49.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.170</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.350</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0/CLK</td>
</tr>
<tr>
<td>0.582</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/hold_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.529</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.766</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.952</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.189</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.154</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.667</td>
<td>-0.487</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 50.533%; tC2Q: 0.232, 49.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.391</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.571</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.964</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[0]</td>
</tr>
<tr>
<td>17.201</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.170</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.351</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td>20.281</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.182, 50.276%; route: 0.180, 49.724%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.393, 48.519%; route: 0.237, 29.259%; tC2Q: 0.180, 22.222%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.182, 50.276%; route: 0.180, 49.724%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
