

================================================================
== Synthesis Summary Report of 'rect_float'
================================================================
+ General Information: 
    * Date:           Sat Apr 27 17:19:13 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        rect_float
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |    Modules   | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |    & Loops   | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ rect_float  |     -|  -0.88|        1|  10.000|         -|        2|     -|        no|     -|   -|  35 (~0%)|  129 (~0%)|    -|
    +--------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+

