/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6893";
	interrupt-parent = <0x1>;
	model = "MT6893";

	__symbols__ {
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		adsp_core1 = "/adsp_core1@10850000";
		afe = "/mt6885-afe-pcm@11210000";
		apdma = "/dma-controller@11000a80";
		apmixed = "/apmixed@1000c000";
		apu0 = "/apu0@19030000";
		apu1 = "/apu1@19031000";
		apu2 = "/apu1@19032000";
		apu_conn = "/apu_conn@19020000";
		apu_mdla0 = "/apu_mdla0@19034000";
		apu_mdla1 = "/apu_mdla1@19038000";
		apu_vcore = "/apu_vcore@19029000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_gpio_i2s6_off = "/pinctrl/aud_gpio_i2s6_off";
		aud_gpio_i2s6_on = "/pinctrl/aud_gpio_i2s6_on";
		aud_gpio_i2s7_off = "/pinctrl/aud_gpio_i2s7_off";
		aud_gpio_i2s7_on = "/pinctrl/aud_gpio_i2s7_on";
		aud_gpio_i2s8_off = "/pinctrl/aud_gpio_i2s8_off";
		aud_gpio_i2s8_on = "/pinctrl/aud_gpio_i2s8_on";
		aud_gpio_i2s9_off = "/pinctrl/aud_gpio_i2s9_off";
		aud_gpio_i2s9_on = "/pinctrl/aud_gpio_i2s9_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audio = "/audio@11210000";
		audio_extend = "/audio_extend";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		boot_dramboost = "/boot_dramboost";
		brisket = "/brisket";
		bt = "/bt@18000000";
		btcvsd_snd = "/mtk-btcvsd-snd@18830000";
		btif = "/btif@1100c000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		camsys_rawc = "/camsys_rawc@1a08f000";
		charger = "/charger";
		chosen = "/chosen";
		clk12m = "/clocks/clk12m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18000000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/cpupm-sysram@0011b000";
		credit_didt = "/credit_didt";
		dcm = "/dcm@10001000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal@14009000";
		disp_aal1 = "/disp_aal@14109000";
		disp_ccorr0 = "/disp_ccorr@14008000";
		disp_ccorr1 = "/disp_ccorr@14108000";
		disp_color0 = "/disp_color@14007000";
		disp_color1 = "/disp_color@14107000";
		disp_dither0 = "/disp_dither@1400b000";
		disp_dither1 = "/disp_dither@1410b000";
		disp_dsc_wrap = "/disp_dsc_wrap@14124000";
		disp_gamma0 = "/disp_gamma@1400a000";
		disp_gamma1 = "/disp_gamma@1410a000";
		disp_merge0 = "/disp_merge@14015000";
		disp_merge1 = "/disp_merge@14115000";
		disp_mutex0 = "/disp_mutex@14117000";
		disp_ovl0 = "/disp_ovl@14000000";
		disp_ovl0_2l = "/disp_ovl@14001000";
		disp_ovl1 = "/disp_ovl@14100000";
		disp_ovl1_2l = "/disp_ovl@14101000";
		disp_ovl2_2l = "/disp_ovl@14002000";
		disp_ovl3_2l = "/disp_ovl@14102000";
		disp_postmask0 = "/disp_postmask@1400d000";
		disp_postmask1 = "/disp_postmask@1410d000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma@14003000";
		disp_rdma1 = "/disp_rdma@14103000";
		disp_rdma4 = "/disp_rdma@14005000";
		disp_rdma5 = "/disp_rdma@14105000";
		disp_rsz0 = "/disp_rsz@1400c000";
		disp_rsz1 = "/disp_rsz@1410c000";
		disp_wdma0 = "/disp_wdma@14006000";
		disp_wdma1 = "/disp_wdma@14106000";
		dispsys_config = "/dispsys_config@14116000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		doe_dvfs_cl2 = "/cpus/cpu-map/cluster2/doe";
		dp_intf = "/dp_intf@14125000";
		dp_tx = "/dp_tx@14800000";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@1400e000";
		dsi1 = "/dsi@1410e000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		edma = "/edma";
		edma0 = "/edma0@19027000";
		edma1 = "/edma1@19028000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		ext_buck_vmddr_mtk = "/i2c9@11CB1000/ext_buck_vmddr@51";
		ext_buck_vufs12 = "/i2c9@11CB1000/ext_buck_vufs12@56";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		fm = "/fm@18000000";
		g3d_config = "/g3d_config@13fbf000";
		gce_clock = "/gce_clock@10228000";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_m = "/gce_mbox_m@10318000";
		gce_mbox_m_sec = "/gce_mbox_m_sec@10318000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gps = "/gps@18C00000";
		gpufreq = "/gpufreq";
		hcp = "/hcp@0";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11015000";
		i2c1 = "/i2c1@11D00000";
		i2c10 = "/i2c10@11017000";
		i2c11 = "/i2c11@1101A000";
		i2c12 = "/i2c12@1101B000";
		i2c13 = "/i2c13@11007000";
		i2c2 = "/i2c2@11D01000";
		i2c3 = "/i2c3@11CB0000";
		i2c4 = "/i2c4@11D02000";
		i2c5 = "/i2c5@11F00000";
		i2c6 = "/i2c6@11F01000";
		i2c7 = "/i2c7@11D03000";
		i2c8 = "/i2c8@11D04000";
		i2c9 = "/i2c9@11CB1000";
		i2c_common = "/i2c_common";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11008000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb2000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f02000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d05000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tm = "/iocfg_tm@11f30000";
		iommu0 = "/m4u@1411a000";
		iommu0_bank1 = "/m4u@1411b000";
		iommu0_bank2 = "/m4u@1411c000";
		iommu0_bank3 = "/m4u@1411d000";
		iommu0_sec = "/m4u@1411e000";
		iommu1 = "/m4u@1f027000";
		iommu1_bank1 = "/m4u@1f028000";
		iommu1_bank2 = "/m4u@1f029000";
		iommu1_bank3 = "/m4u@1f02a000";
		iommu1_sec = "/m4u@1f02b000";
		iommu2 = "/m4u@19010000";
		iommu2_bank1 = "/m4u@19011000";
		iommu2_bank2 = "/m4u@19012000";
		iommu2_bank3 = "/m4u@19013000";
		iommu2_sec = "/m4u@19014000";
		iommu3 = "/m4u@19015000";
		iommu3_bank1 = "/m4u@19016000";
		iommu3_bank2 = "/m4u@19017000";
		iommu3_bank3 = "/m4u@19018000";
		iommu3_sec = "/m4u@19019000";
		ion = "/iommu";
		ipesys_config = "/ipesys_config@1b000000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_bt = "/mtk_lpm/irq-remain-list/level_bt";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_edma0 = "/mtk_lpm/irq-remain-list/level_edma0";
		level_edma1 = "/mtk_lpm/irq-remain-list/level_edma1";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_mtk_mdla0 = "/mtk_lpm/irq-remain-list/level_mtk_mdla0";
		level_mtk_mdla1 = "/mtk_lpm/irq-remain-list/level_mtk_mdla1";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		level_vpu_core2 = "/mtk_lpm/irq-remain-list/level_vpu_core2";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1f00c000";
		mdp_aal1 = "/mdp_aal1@1f00d000";
		mdp_aal2 = "/mdp_aal2@1f00e000";
		mdp_aal3 = "/mdp_aal3@1f00f000";
		mdp_aal4 = "/mdp_aal4@14010000";
		mdp_aal5 = "/mdp_aal5@14110000";
		mdp_color0 = "/mdp_color0@1f02c000";
		mdp_color1 = "/mdp_color1@1f02d000";
		mdp_fg0 = "/mdp_fg0@1f00a000";
		mdp_fg1 = "/mdp_fg1@1f00b000";
		mdp_gce_clock = "/mdp_gce_clock@10318000";
		mdp_hdr0 = "/mdp_hdr0@1f010000";
		mdp_hdr1 = "/mdp_hdr1@1f011000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f006000";
		mdp_rdma1 = "/mdp_rdma1@1f007000";
		mdp_rdma2 = "/mdp_rdma2@1f008000";
		mdp_rdma3 = "/mdp_rdma3@1f009000";
		mdp_rsz0 = "/mdp_rsz0@1f012000";
		mdp_rsz1 = "/mdp_rsz1@1f013000";
		mdp_rsz2 = "/mdp_rsz2@1f014000";
		mdp_rsz3 = "/mdp_rsz3@1f015000";
		mdp_smi_common = "/mdp_smi_common@1f002000";
		mdp_tcc0 = "/mdp_tcc0@1f01e000";
		mdp_tcc1 = "/mdp_tcc1@1f01f000";
		mdp_tcc2 = "/mdp_tcc2@1f010000";
		mdp_tcc3 = "/mdp_tcc3@1f011000";
		mdp_tdshp0 = "/mdp_tdshp0@1f01a000";
		mdp_tdshp1 = "/mdp_tdshp1@1f01b000";
		mdp_tdshp2 = "/mdp_tdshp2@1f01c000";
		mdp_tdshp3 = "/mdp_tdshp3@1f01d000";
		mdp_wrot0 = "/mdp_wrot0@1f016000";
		mdp_wrot1 = "/mdp_wrot1@1f017000";
		mdp_wrot2 = "/mdp_wrot2@1f018000";
		mdp_wrot3 = "/mdp_wrot3@1f019000";
		mdpsys_config = "/mdpsys_config@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mipi_tx_config1 = "/mipi_tx_config@11e60000";
		mmc0 = "/mmc@11230000";
		mmc_fixed_1v8_io = "/fixedregulator@1";
		mmc_fixed_3v3 = "/fixedregulator@0";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6315_6 = "/spmi@10027000/mt6315@6";
		mt6315_6_regulator = "/spmi@10027000/mt6315@6/mt6315_6_regulator";
		mt6315_6_vbuck1 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck1";
		mt6315_6_vbuck3 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck3";
		mt6315_7 = "/spmi@10027000/mt6315@7";
		mt6315_7_regulator = "/spmi@10027000/mt6315@7/mt6315_7_regulator";
		mt6315_7_vbuck1 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck1";
		mt6315_7_vbuck3 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck3";
		mt6315_7_vbuck4 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck4";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtk_lpm = "/mtk_lpm";
		mtk_mdla = "/mdla@19036000";
		mtkfb = "/mtkfb";
		mtu3_0 = "/mtu3_0@11200000";
		odm = "/odm";
		oplus_fp_common = "/oplus_fp_common";
		oppo_secure_common = "/oplus_secure_common";
		pd_adapter = "/pd_adapter";
		pio = "/pinctrl";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		ptp3 = "/ptp3";
		pwrap = "/pwrap@10026000";
		pwraph = "/pwraphal@10026000";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		s2idle = "/cpus/idle-states/s2idle";
		scp = "/scp@10700000";
		scpsys = "/scpsys@10001000";
		ses = "/ses";
		slbc = "/slbc";
		smart_pa = "/smart_pa";
		smi_common = "/smi_common@1411f000";
		smi_larb0 = "/smi_larb0@14118000";
		smi_larb1 = "/smi_larb1@14119000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb15 = "/smi_larb15@1a003000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb2 = "/smi_larb2@1f003000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb3 = "/smi_larb3@1f004000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb5 = "/smi_larb5@1600d000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb8 = "/smi_larb8@17810000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_audio_dsp = "/snd_audio_dsp";
		sound = "/sound";
		speaker_amp = "/i2c6@11F01000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		spmi_bus = "/spmi@10027000";
		spmtwam = "/spmtwam@10006000";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		swtp = "/swtp";
		swtp_1 = "/swtp_1";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		ufshci = "/ufshci@11270000";
		upower = "/upower";
		usb0 = "/usb3@11200000";
		usb0phy = "/usb0phy@11e40000";
		usbphy0 = "/usbphy";
		vcu = "/vcu@16000000";
		vdec = "/vdec@16020000";
		vdec_gcon = "/vdec_gcon@1602f000";
		vdec_soc_gcon = "/vdec_soc_gcon@1600f000";
		venc_c1_gcon = "/venc_c1_gcon@17800000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		vpu_core2 = "/vpu_core2@19032000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		xhci0 = "/usb_xhci@11200000";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x1af>;
	};

	adsp_common@10800000 {
		#mbox-cells = <0x1>;
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-c2c = <0x40000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-core-dump-b = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-dbg-dump-b = <0x80000>;
		adsp-rsv-ipidma-a = <0x100000>;
		adsp-rsv-ipidma-b = <0x100000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-logger-b = <0x80000>;
		clock-names = "scp_sys_adsp", "clk_top_adsp_sel", "clk_top_clk26m", "clk_top_adsppll", "clk_top_scp_sel";
		clocks = <0x56 0x16 0x3a 0x36 0x3b 0x3a 0xa3 0x3a 0x3>;
		compatible = "mediatek,adsp_common";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3";
		interrupts = <0x0 0x1c2 0x4 0x0 0x1c3 0x4 0x0 0x1c4 0x4 0x0 0x1c5 0x4>;
		phandle = <0x58>;
		reg = <0x0 0x1080b000 0x0 0x50 0x0 0x10806000 0x0 0x100 0x0 0x10806100 0x0 0x4 0x0 0x1080610c 0x0 0x4 0x0 0x10806104 0x0 0x4 0x0 0x10806108 0x0 0x4 0x0 0x1080b050 0x0 0x4 0x0 0x10807000 0x0 0x100 0x0 0x10807100 0x0 0x4 0x0 0x1080710c 0x0 0x4 0x0 0x10807104 0x0 0x4 0x0 0x10807108 0x0 0x4 0x0 0x1080b054 0x0 0x4 0x0 0x10808000 0x0 0x100 0x0 0x10808100 0x0 0x4 0x0 0x1080810c 0x0 0x4 0x0 0x10808104 0x0 0x4 0x0 0x10808108 0x0 0x4 0x0 0x1080b058 0x0 0x4 0x0 0x10809000 0x0 0x100 0x0 0x10809100 0x0 0x4 0x0 0x1080910c 0x0 0x4 0x0 0x10809104 0x0 0x4 0x0 0x10809108 0x0 0x4 0x0 0x1080b05c 0x0 0x4 0x0 0x10720180 0x0 0x4>;
		reg-names = "cfg_secure", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox3_init", "clock_cg";
	};

	adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		feature_control_bits = <0x703ff>;
		interrupts = <0x0 0x1bc 0x4 0x0 0x1be 0x4 0x0 0x1c0 0x4>;
		mboxes = <0x58 0x0 0x58 0x1>;
		phandle = <0x133>;
		reg = <0x0 0x10800000 0x0 0x6000 0x0 0x10840000 0x0 0x9000 0x0 0x10820000 0x0 0x8000>;
		system = <0x0 0x56000000 0x0 0x700000>;
	};

	adsp_core1@10850000 {
		compatible = "mediatek,adsp_core_1";
		feature_control_bits = <0x18f00f>;
		interrupts = <0x0 0x1bd 0x4 0x0 0x1bf 0x4 0x0 0x1c1 0x4>;
		mboxes = <0x58 0x2 0x58 0x3>;
		phandle = <0x134>;
		reg = <0x0 0x10800000 0x0 0x6000 0x0 0x10870000 0x0 0x9000 0x0 0x10850000 0x0 0x8000>;
		system = <0x0 0x56700000 0x0 0x700000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		aal0 = "/disp_aal@14009000";
		aal1 = "/disp_aal@14109000";
		ccorr0 = "/disp_ccorr@14008000";
		ccorr1 = "/disp_ccorr@14108000";
		color0 = "/disp_color@14007000";
		color1 = "/disp_color@14107000";
		dither0 = "/disp_dither@1400b000";
		dither1 = "/disp_dither@1410b000";
		dsi0 = "/dsi@1400e000";
		gamma0 = "/disp_gamma@1400a000";
		gamma1 = "/disp_gamma@1410a000";
		maal0 = "/mdp_aal4@14010000";
		maal1 = "/mdp_aal5@14110000";
		merge1 = "/disp_merge@14115000";
		ovl0 = "/disp_ovl@14000000";
		ovl1 = "/disp_ovl@14100000";
		ovl3 = "/disp_ovl@14001000";
		ovl4 = "/disp_ovl@14101000";
		ovl5 = "/disp_ovl@14002000";
		ovl6 = "/disp_ovl@14102000";
		postmask0 = "/disp_postmask@1400d000";
		postmask1 = "/disp_postmask@1410d000";
		rdma0 = "/disp_rdma@14003000";
		rdma1 = "/disp_rdma@14103000";
		rdma4 = "/disp_rdma@14005000";
		rdma5 = "/disp_rdma@14105000";
		rsz0 = "/disp_rsz@1400c000";
		rsz1 = "/disp_rsz@1410c000";
		wdma0 = "/disp_wdma@14006000";
		wdma1 = "/disp_wdma@14106000";
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xc2 0x4>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xc4 0x4>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xc7 0x4>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x0 0x1025c000 0x0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021bc00 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x45>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0xa0>;
		reg = <0x0 0x1000c000 0x0 0xe00>;
	};

	apu0@19030000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu0", "syscon";
		phandle = <0xbc>;
		reg = <0x0 0x19030000 0x0 0x1000>;
	};

	apu1@19031000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu1", "syscon";
		phandle = <0xbd>;
		reg = <0x0 0x19031000 0x0 0x1000>;
	};

	apu1@19032000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu2", "syscon";
		phandle = <0xbe>;
		reg = <0x0 0x19032000 0x0 0x1000>;
	};

	apu_conn@19020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_conn", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	apu_mdla0@19034000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_mdla0", "syscon";
		phandle = <0xbf>;
		reg = <0x0 0x19034000 0x0 0x1000>;
	};

	apu_mdla1@19038000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_mdla1", "syscon";
		phandle = <0xc0>;
		reg = <0x0 0x19038000 0x0 0x1000>;
	};

	apu_vcore@19029000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_vcore", "syscon";
		phandle = <0xc1>;
		reg = <0x0 0x19029000 0x0 0x1000>;
	};

	apusys_devapc@19064000 {
		compatible = "mediatek,mt6893-apusys_devapc";
		interrupts = <0x0 0x196 0x4>;
		reg = <0x0 0x19064000 0x0 0x1000>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		interrupts = <0x0 0x196 0x4>;
		reg = <0x0 0x1906e000 0x0 0x2000 0x0 0x19001000 0x0 0x1000 0x0 0x19020000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
	};

	apusys_power {
		clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp2_sel", "clk_top_dsp3_sel", "clk_top_dsp6_sel", "clk_top_dsp7_sel", "clk_top_ipu_if_sel", "clk_apu_core0_jtag_cg", "clk_apu_core0_axi_m_cg", "clk_apu_core0_apu_cg", "clk_apu_core1_jtag_cg", "clk_apu_core1_axi_m_cg", "clk_apu_core1_apu_cg", "clk_apu_core2_jtag_cg", "clk_apu_core2_axi_m_cg", "clk_apu_core2_apu_cg", "clk_apu_mdla0_cg_b0", "clk_apu_mdla0_cg_b1", "clk_apu_mdla0_cg_b2", "clk_apu_mdla0_cg_b3", "clk_apu_mdla0_cg_b4", "clk_apu_mdla0_cg_b5", "clk_apu_mdla0_cg_b6", "clk_apu_mdla0_cg_b7", "clk_apu_mdla0_cg_b8", "clk_apu_mdla0_cg_b9", "clk_apu_mdla0_cg_b10", "clk_apu_mdla0_cg_b11", "clk_apu_mdla0_cg_b12", "clk_apu_mdla0_apb_cg", "clk_apu_mdla0_axi_m_cg", "clk_apu_mdla1_cg_b0", "clk_apu_mdla1_cg_b1", "clk_apu_mdla1_cg_b2", "clk_apu_mdla1_cg_b3", "clk_apu_mdla1_cg_b4", "clk_apu_mdla1_cg_b5", "clk_apu_mdla1_cg_b6", "clk_apu_mdla1_cg_b7", "clk_apu_mdla1_cg_b8", "clk_apu_mdla1_cg_b9", "clk_apu_mdla1_cg_b10", "clk_apu_mdla1_cg_b11", "clk_apu_mdla1_cg_b12", "clk_apu_mdla1_apb_cg", "clk_apu_mdla1_axi_m_cg", "clk_apu_conn_ahb_cg", "clk_apu_conn_axi_cg", "clk_apu_conn_isp_cg", "clk_apu_conn_cam_adl_cg", "clk_apu_conn_img_adl_cg", "clk_apu_conn_emi_26m_cg", "clk_apu_conn_vpu_udi_cg", "clk_apu_conn_edma_0_cg", "clk_apu_conn_edma_1_cg", "clk_apu_conn_edmal_0_cg", "clk_apu_conn_edmal_1_cg", "clk_apu_conn_mnoc_cg", "clk_apu_conn_tcm_cg", "clk_apu_conn_md32_cg", "clk_apu_conn_iommu_0_cg", "clk_apu_conn_iommu_1_cg", "clk_apu_conn_md32_32k_cg", "clk_apusys_vcore_ahb_cg", "clk_apusys_vcore_axi_cg", "clk_apusys_vcore_adl_cg", "clk_apusys_vcore_qos_cg", "clk_top_clk26m", "clk_top_mainpll_d4_d2", "clk_top_mainpll_d4_d4", "clk_top_univpll_d4_d2", "clk_top_univpll_d6_d2", "clk_top_univpll_d6_d4", "clk_top_mmpll_d7", "clk_top_mmpll_d6", "clk_top_mmpll_d5", "clk_top_mmpll_d4", "clk_top_univpll_d6", "clk_top_univpll_d5", "clk_top_univpll_d4", "clk_top_univpll_d3", "clk_top_mainpll_d6", "clk_top_mainpll_d4", "clk_top_mainpll_d3", "clk_top_tvdpll_ck", "clk_top_tvdpll_mainpll_d2_ck", "clk_top_apupll_ck", "clk_apmixed_apupll_rate", "mtcmos_scp_sys_vpu";
		clocks = <0x3a 0xd 0x3a 0xe 0x3a 0xf 0x3a 0x10 0x3a 0x13 0x3a 0x14 0x3a 0x15 0xbc 0x3 0xbc 0x2 0xbc 0x1 0xbd 0x3 0xbd 0x2 0xbd 0x1 0xbe 0x3 0xbe 0x2 0xbe 0x1 0xbf 0x1 0xbf 0x2 0xbf 0x3 0xbf 0x4 0xbf 0x5 0xbf 0x6 0xbf 0x7 0xbf 0x8 0xbf 0x9 0xbf 0xa 0xbf 0xb 0xbf 0xc 0xbf 0xd 0xbf 0xe 0xbf 0xf 0xc0 0x1 0xc0 0x2 0xc0 0x3 0xc0 0x4 0xc0 0x5 0xc0 0x6 0xc0 0x7 0xc0 0x8 0xc0 0x9 0xc0 0xa 0xc0 0xb 0xc0 0xc 0xc0 0xd 0xc0 0xe 0xc0 0xf 0x6c 0x1 0x6c 0x2 0x6c 0x3 0x6c 0x4 0x6c 0x5 0x6c 0x6 0x6c 0x7 0x6c 0x8 0x6c 0x9 0x6c 0xa 0x6c 0xb 0x6c 0xc 0x6c 0xd 0x6c 0xe 0x6c 0xf 0x6c 0x10 0x6c 0x11 0xc1 0x1 0xc1 0x2 0xc1 0x3 0xc1 0x4 0x3b 0x3a 0x4d 0x3a 0x4e 0x3a 0x62 0x3a 0x6b 0x3a 0x6c 0x3a 0x7b 0x3a 0x79 0x3a 0x76 0x3a 0x73 0x3a 0x6a 0x3a 0x65 0x3a 0x61 0x3a 0x60 0x3a 0x55 0x3a 0x4c 0x3a 0x4b 0x3a 0x7e 0x3a 0x92 0x3a 0x7d 0xa0 0x10 0x56 0x1d>;
		compatible = "mediatek,apusys_power";
		reg = <0x0 0x190f0000 0x0 0x1000 0x0 0x190f1000 0x0 0x1000 0x0 0x19029000 0x0 0x1000>;
		reg-names = "apusys_rpc", "apusys_pcu", "apusys_vcore";
		vcore-supply = <0x4b>;
		vmdla-supply = <0xba>;
		vsram_apu-supply = <0xbb>;
		vvpu-supply = <0xb9>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		interrupts = <0x0 0x196 0x4>;
		iommus = <0xb8 0x2a2>;
		reg = <0x0 0x19021000 0x0 0x1000 0x0 0x1d800000 0x0 0x200000 0x0 0x1d000000 0x0 0x100000 0x0 0x19001000 0x0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xd3 0x4>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x1f7 0x1>;
	};

	audio@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		mediatek,btcvsd_snd = <0xc4>;
		phandle = <0xc5>;
		reg = <0x0 0x11210000 0x0 0x2000>;
	};

	audio_extend {
		compatible = "oplus,asoc-audio";
		phandle = <0x1bd>;
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x12000 0x18000>;
		prefer_mode = <0x0>;
		reg = <0x0 0x11212000 0x0 0x18000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x3c 0x25>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x1>;
		mediatek,cali-efuse-index = <0x71>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x57>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	axi2acp_sub_common@10256000 {
		compatible = "mediatek,axi2acp_sub_common";
		reg = <0x0 0x10256000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xfa>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x2>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x3c>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xac0f 0x24e 0x225 0x213 0x1bb 0xaba1 0x24e 0x225 0x213 0x375 0xab41 0x265 0x23a 0x228 0x530 0xaadb 0x262 0x237 0x225 0x6ea 0xaa76 0x25d 0x233 0x220 0x8a5 0xaa0f 0x25c 0x232 0x21f 0xa5f 0xa9a9 0x265 0x23a 0x228 0xc1a 0xa943 0x27b 0x24f 0x23b 0xdd4 0xa8d4 0x279 0x24d 0x23a 0xf8f 0xa861 0x26c 0x241 0x22e 0x1149 0xa7ec 0x25c 0x232 0x220 0x1304 0xa779 0x268 0x23d 0x22b 0x14bf 0xa701 0x262 0x237 0x225 0x1679 0xa68c 0x265 0x23a 0x228 0x1834 0xa615 0x26c 0x241 0x22e 0x19ee 0xa59c 0x26c 0x241 0x22e 0x1ba9 0xa523 0x26c 0x241 0x22e 0x1d63 0xa4a9 0x26c 0x241 0x22e 0x1f1e 0xa430 0x26c 0x241 0x22e 0x20d8 0xa3bc 0x26c 0x241 0x22e 0x2293 0xa343 0x26c 0x241 0x22e 0x244e 0xa2ce 0x26c 0x241 0x22e 0x2608 0xa25b 0x274 0x248 0x236 0x27c3 0xa1e7 0x27b 0x24f 0x23c 0x297d 0xa174 0x27c 0x24f 0x23c 0x2b38 0xa101 0x27a 0x24d 0x23a 0x2cf2 0xa093 0x26e 0x242 0x230 0x2ead 0xa025 0x27e 0x251 0x23e 0x3067 0x9fbc 0x28b 0x25d 0x24a 0x3222 0x9f53 0x298 0x26a 0x256 0x33dc 0x9eea 0x29b 0x26d 0x259 0x3597 0x9e81 0x292 0x264 0x250 0x3752 0x9e1c 0x292 0x264 0x250 0x390c 0x9db9 0x2a1 0x271 0x25d 0x3ac7 0x9d55 0x2aa 0x27a 0x266 0x3c81 0x9cf2 0x2a8 0x279 0x264 0x3e3c 0x9c95 0x2ab 0x27b 0x266 0x3ff6 0x9c3d 0x2c5 0x294 0x27e 0x41b1 0x9bdb 0x2d4 0x2a1 0x28c 0x436b 0x9b73 0x2ec 0x2b7 0x2a1 0x4526 0x9aef 0x2dc 0x2a9 0x293 0x46e0 0x9a52 0x2a6 0x276 0x262 0x489b 0x99bd 0x271 0x245 0x232 0x4a56 0x994b 0x260 0x236 0x224 0x4c10 0x98ef 0x26c 0x241 0x22e 0x4dcb 0x98a2 0x26c 0x241 0x22e 0x4f85 0x9855 0x25f 0x234 0x222 0x5140 0x9811 0x274 0x248 0x236 0x52fa 0x97cb 0x267 0x23c 0x229 0x54b5 0x978a 0x265 0x23a 0x228 0x566f 0x974b 0x265 0x23a 0x228 0x582a 0x970d 0x262 0x237 0x225 0x59e5 0x96d6 0x26c 0x241 0x22e 0x5b9f 0x969f 0x26a 0x23f 0x22c 0x5d5a 0x9668 0x25d 0x233 0x221 0x5f14 0x9636 0x278 0x24c 0x239 0x60cf 0x95ff 0x26f 0x244 0x231 0x6289 0x95d1 0x278 0x24c 0x239 0x6444 0x95a5 0x27c 0x250 0x23c 0x65fe 0x9576 0x274 0x248 0x235 0x67b9 0x9548 0x277 0x24b 0x238 0x6973 0x9522 0x28c 0x25e 0x24b 0x6b2e 0x94fb 0x28c 0x25e 0x24b 0x6ce9 0x94d5 0x29b 0x26d 0x259 0x6ea3 0x94ae 0x28e 0x260 0x24d 0x705e 0x9487 0x296 0x268 0x254 0x7218 0x9461 0x2a5 0x275 0x261 0x73d3 0x9429 0x290 0x262 0x24e 0x758d 0x93d8 0x26d 0x242 0x22f 0x7748 0x9381 0x262 0x237 0x225 0x7902 0x9339 0x270 0x244 0x231 0x7abd 0x9302 0x279 0x24d 0x23a 0x7c77 0x92cb 0x26c 0x241 0x22e 0x7e32 0x9294 0x26c 0x241 0x22e 0x7fed 0x925d 0x260 0x236 0x223 0x81a7 0x922a 0x267 0x23c 0x22a 0x8362 0x91fc 0x26c 0x241 0x22e 0x851c 0x91cd 0x265 0x23a 0x228 0x86d7 0x919d 0x262 0x238 0x225 0x8891 0x916b 0x26c 0x241 0x22e 0x8a4c 0x9129 0x26c 0x241 0x22e 0x8c06 0x90e1 0x26c 0x241 0x22e 0x8dc1 0x90a4 0x26c 0x241 0x22e 0x8f7c 0x905d 0x278 0x24c 0x239 0x9136 0x9009 0x266 0x23b 0x229 0x92f1 0x8fd8 0x25d 0x233 0x221 0x94ab 0x8fc5 0x25d 0x233 0x221 0x9666 0x8fba 0x268 0x23d 0x22a 0x9820 0x8faf 0x27f 0x252 0x23f 0x99db 0x8fa1 0x28c 0x25f 0x24b 0x9b95 0x8f7e 0x29c 0x26d 0x259 0x9d50 0x8f10 0x29c 0x26d 0x259 0x9f0a 0x8dd0 0x281 0x255 0x241 0xa0c5 0x8c18 0x2a6 0x277 0x262 0xa280 0x89de 0x2de 0x2aa 0x294 0xa43a 0x86e3 0x314 0x2dd 0x2c5 0xa5f5 0x826d 0x39e 0x35d 0x341 0xa7af 0x7e29 0x45b 0x40d 0x3ec 0xa96a 0x7e29 0x45b 0x40d 0x3ec 0xab24 0x7e29 0x45b 0x40d 0x3ec>;
		battery0_profile_t0_col = <0x5>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xac41 0x2d8 0x2a5 0x267 0x1bb 0xabde 0x2d8 0x2a5 0x267 0x375 0xab7f 0x2ce 0x29c 0x25f 0x530 0xab22 0x2d3 0x2a1 0x264 0x6ea 0xaac1 0x2d9 0x2a6 0x269 0x8a5 0xaa5b 0x2d2 0x2a0 0x263 0xa5f 0xa9f4 0x2c9 0x297 0x25b 0xc1a 0xa98f 0x2cc 0x29a 0x25e 0xdd4 0xa925 0x2d6 0x2a3 0x266 0xf8f 0xa8b2 0x2c9 0x297 0x25b 0x1149 0xa83e 0x2c9 0x297 0x25b 0x1304 0xa7cf 0x2d4 0x2a1 0x265 0x14bf 0xa759 0x2cf 0x29d 0x260 0x1679 0xa6e3 0x2ca 0x298 0x25c 0x1834 0xa66d 0x2c8 0x297 0x25b 0x19ee 0xa5f4 0x2ce 0x29c 0x260 0x1ba9 0xa57b 0x2d6 0x2a3 0x266 0x1d63 0xa501 0x2c9 0x297 0x25b 0x1f1e 0xa489 0x2c9 0x297 0x25b 0x20d8 0xa415 0x2d8 0x2a5 0x268 0x2293 0xa39c 0x2d8 0x2a5 0x268 0x244e 0xa327 0x2d8 0x2a5 0x267 0x2608 0xa2b0 0x2c7 0x295 0x25a 0x27c3 0xa23d 0x2c1 0x290 0x254 0x297d 0xa1cd 0x2ca 0x298 0x25c 0x2b38 0xa15a 0x2cf 0x29c 0x260 0x2cf2 0xa0ec 0x2e6 0x2b3 0x274 0x2ead 0xa07d 0x2e7 0x2b3 0x274 0x3067 0xa00f 0x2f4 0x2bf 0x27f 0x3222 0x9fa6 0x2f7 0x2c2 0x282 0x33dc 0x9f3e 0x302 0x2cc 0x28b 0x3597 0x9ed5 0x307 0x2d1 0x290 0x3752 0x9e6c 0x30d 0x2d7 0x295 0x390c 0x9e09 0x320 0x2e8 0x2a5 0x3ac7 0x9dae 0x333 0x2fa 0x2b5 0x3c81 0x9d45 0x326 0x2ee 0x2aa 0x3e3c 0x9ce2 0x334 0x2fa 0x2b5 0x3ff6 0x9c84 0x35d 0x321 0x2d8 0x41b1 0x9c27 0x387 0x348 0x2fc 0x436b 0x9bc2 0x39d 0x35c 0x30e 0x4526 0x9b4f 0x391 0x351 0x304 0x46e0 0x9ac4 0x369 0x32b 0x2e2 0x489b 0x9a2a 0x332 0x2f9 0x2b4 0x4a56 0x99a0 0x2fb 0x2c6 0x285 0x4c10 0x992e 0x2c7 0x295 0x25a 0x4dcb 0x98d1 0x2ba 0x289 0x24e 0x4f85 0x9883 0x2ba 0x289 0x24e 0x5140 0x983b 0x2c5 0x293 0x258 0x52fa 0x97f7 0x2c8 0x297 0x25b 0x54b5 0x97b5 0x2ca 0x298 0x25c 0x566f 0x9776 0x2c4 0x292 0x257 0x582a 0x9739 0x2ba 0x289 0x24e 0x59e5 0x96fe 0x2bc 0x28b 0x250 0x5b9f 0x96cc 0x2c6 0x294 0x259 0x5d5a 0x968f 0x2ac 0x27c 0x242 0x5f14 0x9663 0x2c6 0x295 0x259 0x60cf 0x9632 0x2c9 0x297 0x25b 0x6289 0x9601 0x2bf 0x28e 0x253 0x6444 0x95d6 0x2ca 0x298 0x25c 0x65fe 0x95ad 0x2d9 0x2a6 0x269 0x67b9 0x9580 0x2d3 0x2a0 0x264 0x6973 0x9555 0x2cb 0x299 0x25d 0x6b2e 0x952f 0x2d9 0x2a6 0x269 0x6ce9 0x950e 0x2e8 0x2b4 0x276 0x6ea3 0x94e8 0x2e7 0x2b3 0x274 0x705e 0x94c1 0x2f3 0x2bf 0x27f 0x7218 0x949f 0x301 0x2cc 0x28b 0x73d3 0x947e 0x307 0x2d1 0x290 0x758d 0x945a 0x307 0x2d1 0x290 0x7748 0x942c 0x2fe 0x2c9 0x288 0x7902 0x93f0 0x2e3 0x2af 0x271 0x7abd 0x93b4 0x2c9 0x297 0x25b 0x7c77 0x9383 0x2c9 0x297 0x25b 0x7e32 0x9351 0x2c9 0x297 0x25b 0x7fed 0x931f 0x2c9 0x297 0x25b 0x81a7 0x92ea 0x2bf 0x28e 0x253 0x8362 0x92b9 0x2b9 0x289 0x24e 0x851c 0x9292 0x2c0 0x28f 0x254 0x86d7 0x926c 0x2cb 0x299 0x25d 0x8891 0x923b 0x2cd 0x29b 0x25f 0x8a4c 0x920d 0x2d6 0x2a3 0x266 0x8c06 0x91c5 0x2bb 0x28a 0x24f 0x8dc1 0x9188 0x2c6 0x294 0x259 0x8f7c 0x914c 0x2be 0x28c 0x252 0x9136 0x910c 0x2cd 0x29b 0x25f 0x92f1 0x90ba 0x2d1 0x29f 0x262 0x94ab 0x9077 0x2c3 0x291 0x256 0x9666 0x905d 0x2be 0x28d 0x252 0x9820 0x9052 0x2cb 0x299 0x25d 0x99db 0x9046 0x2ca 0x298 0x25c 0x9b95 0x903c 0x2e7 0x2b3 0x275 0x9d50 0x9021 0x2e9 0x2b5 0x276 0x9f0a 0x8fd9 0x2e9 0x2b5 0x276 0xa0c5 0x8ef3 0x2e9 0x2b5 0x276 0xa280 0x8d6a 0x2f8 0x2c3 0x283 0xa43a 0x8b58 0x319 0x2e2 0x29f 0xa5f5 0x88a3 0x350 0x314 0x2cd 0xa7af 0x84ce 0x3d9 0x394 0x341 0xa96a 0x7f78 0x544 0x4e5 0x474 0xab24 0x7f78 0x544 0x4e5 0x474>;
		battery0_profile_t1_col = <0x5>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xac3b 0x5c1 0x559 0x4f8 0x1bb 0xabdc 0x5c1 0x559 0x4f8 0x375 0xab7a 0x5c2 0x55b 0x4fa 0x530 0xab16 0x5b7 0x551 0x4f0 0x6ea 0xaaaf 0x59f 0x53a 0x4db 0x8a5 0xaa4b 0x599 0x535 0x4d6 0xa5f 0xa9e9 0x5a3 0x53e 0x4de 0xc1a 0xa97e 0x597 0x533 0x4d4 0xdd4 0xa90f 0x575 0x514 0x4b7 0xf8f 0xa89b 0x584 0x521 0x4c4 0x1149 0xa826 0x574 0x513 0x4b6 0x1304 0xa7ad 0x55a 0x4fb 0x4a0 0x14bf 0xa73c 0x56a 0x509 0x4ae 0x1679 0xa6c6 0x56a 0x509 0x4ad 0x1834 0xa64f 0x56b 0x50a 0x4af 0x19ee 0xa5d8 0x573 0x511 0x4b5 0x1ba9 0xa55d 0x56a 0x509 0x4ad 0x1d63 0xa4e0 0x553 0x4f3 0x499 0x1f1e 0xa46b 0x553 0x4f3 0x499 0x20d8 0xa3f2 0x555 0x4f5 0x49b 0x2293 0xa373 0x539 0x4dc 0x484 0x244e 0xa301 0x54b 0x4ec 0x492 0x2608 0xa28f 0x554 0x4f5 0x49b 0x27c3 0xa21e 0x565 0x504 0x4a9 0x297d 0xa1aa 0x56d 0x50c 0x4b0 0x2b38 0xa133 0x55f 0x4fe 0x4a4 0x2cf2 0xa0c0 0x55a 0x4fa 0x49f 0x2ead 0xa056 0x572 0x511 0x4b5 0x3067 0x9fdc 0x555 0x4f6 0x49c 0x3222 0x9f79 0x57f 0x51c 0x4bf 0x33dc 0x9f10 0x585 0x522 0x4c4 0x3597 0x9eab 0x5a2 0x53d 0x4de 0x3752 0x9e40 0x5b1 0x54b 0x4eb 0x390c 0x9dd7 0x5c6 0x55e 0x4fd 0x3ac7 0x9d71 0x5e4 0x57b 0x517 0x3c81 0x9d0a 0x5f7 0x58c 0x527 0x3e3c 0x9ca5 0x60e 0x5a1 0x53b 0x3ff6 0x9c3c 0x60e 0x5a2 0x53b 0x41b1 0x9bdf 0x61c 0x5ae 0x547 0x436b 0x9b67 0x603 0x597 0x532 0x4526 0x9ad4 0x5b4 0x54d 0x4ed 0x46e0 0x9a3c 0x55c 0x4fc 0x4a1 0x489b 0x99b3 0x518 0x4bc 0x466 0x4a56 0x993f 0x4e7 0x48f 0x43c 0x4c10 0x98df 0x4c9 0x473 0x422 0x4dcb 0x9888 0x4c6 0x471 0x420 0x4f85 0x983b 0x4b8 0x463 0x413 0x5140 0x97f4 0x4ba 0x465 0x415 0x52fa 0x97b0 0x4c7 0x471 0x420 0x54b5 0x976e 0x4be 0x469 0x419 0x566f 0x9734 0x4c3 0x46e 0x41d 0x582a 0x96f6 0x4c0 0x46b 0x41b 0x59e5 0x96bb 0x4b9 0x464 0x414 0x5b9f 0x968a 0x4c3 0x46e 0x41d 0x5d5a 0x9656 0x4d8 0x481 0x42f 0x5f14 0x9620 0x4d8 0x481 0x42f 0x60cf 0x95ee 0x4d8 0x481 0x42f 0x6289 0x95bc 0x4d8 0x481 0x42f 0x6444 0x9594 0x4e3 0x48c 0x439 0x65fe 0x9569 0x4e7 0x48f 0x43c 0x67b9 0x9540 0x4f0 0x498 0x444 0x6973 0x9516 0x4f7 0x49e 0x44b 0x6b2e 0x94ee 0x4fc 0x4a2 0x44e 0x6ce9 0x94cc 0x50b 0x4b0 0x45b 0x6ea3 0x94a6 0x516 0x4bb 0x465 0x705e 0x9484 0x514 0x4b9 0x463 0x7218 0x9463 0x516 0x4bb 0x465 0x73d3 0x9442 0x52e 0x4d1 0x47a 0x758d 0x941d 0x520 0x4c4 0x46e 0x7748 0x93f9 0x517 0x4bb 0x465 0x7902 0x93d5 0x509 0x4ae 0x459 0x7abd 0x93ac 0x4f2 0x49a 0x446 0x7c77 0x937b 0x4dc 0x485 0x433 0x7e32 0x9340 0x4ba 0x465 0x415 0x7fed 0x930e 0x4b8 0x464 0x414 0x81a7 0x92e3 0x4c8 0x472 0x421 0x8362 0x92bb 0x4c9 0x473 0x422 0x851c 0x9294 0x4c9 0x473 0x422 0x86d7 0x926a 0x4d2 0x47c 0x42a 0x8891 0x9231 0x4d8 0x481 0x42f 0x8a4c 0x91f2 0x4e5 0x48d 0x43a 0x8c06 0x91b5 0x4f8 0x49f 0x44b 0x8dc1 0x9176 0x4f9 0x4a0 0x44c 0x8f7c 0x9133 0x508 0x4ae 0x459 0x9136 0x90da 0x516 0x4bb 0x465 0x92f1 0x909c 0x532 0x4d5 0x47d 0x94ab 0x907f 0x542 0x4e4 0x48b 0x9666 0x9071 0x557 0x4f8 0x49d 0x9820 0x905c 0x56b 0x50a 0x4ae 0x99db 0x9043 0x58d 0x52a 0x4cc 0x9b95 0x9025 0x5c5 0x55e 0x4fc 0x9d50 0x8fdc 0x5fd 0x591 0x52c 0x9f0a 0x8f15 0x633 0x5c4 0x55b 0xa0c5 0x8d6a 0x65b 0x5e9 0x57e 0xa280 0x8b38 0x6ba 0x642 0x5d0 0xa43a 0x8849 0x758 0x6d4 0x658 0xa5f5 0x83fe 0x885 0x7ec 0x75c 0xa7af 0x7a71 0x11a5 0x1069 0xf3f 0xa96a 0x7448 0x1876 0x16c0 0x1523 0xab24 0x7448 0x1876 0x16c0 0x1523>;
		battery0_profile_t2_col = <0x5>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xac7f 0x7bf 0x734 0x6b1 0x1bb 0xac05 0x7bf 0x734 0x6b1 0x375 0xaba4 0x7cc 0x740 0x6bd 0x530 0xab43 0x7d0 0x744 0x6c0 0x6ea 0xaae0 0x7c8 0x73c 0x6b9 0x8a5 0xaa7d 0x7c1 0x736 0x6b3 0xa5f 0xaa17 0x7bb 0x731 0x6ae 0xc1a 0xa9b0 0x7b3 0x729 0x6a7 0xdd4 0xa94c 0x7bf 0x735 0x6b2 0xf8f 0xa8de 0x7b2 0x728 0x6a6 0x1149 0xa870 0x7a5 0x71c 0x69b 0x1304 0xa7fc 0x796 0x70e 0x68d 0x14bf 0xa784 0x788 0x701 0x681 0x1679 0xa70f 0x77a 0x6f4 0x676 0x1834 0xa698 0x76c 0x6e7 0x669 0x19ee 0xa61f 0x762 0x6de 0x661 0x1ba9 0xa5a6 0x75f 0x6db 0x65f 0x1d63 0xa52e 0x757 0x6d3 0x657 0x1f1e 0xa4c0 0x764 0x6e0 0x663 0x20d8 0xa447 0x762 0x6de 0x661 0x2293 0xa3d2 0x757 0x6d3 0x657 0x244e 0xa35b 0x749 0x6c7 0x64c 0x2608 0xa2e5 0x744 0x6c2 0x647 0x27c3 0xa274 0x74a 0x6c8 0x64d 0x297d 0xa203 0x758 0x6d4 0x658 0x2b38 0xa190 0x763 0x6de 0x661 0x2cf2 0xa11d 0x766 0x6e1 0x664 0x2ead 0xa0af 0x773 0x6ee 0x670 0x3067 0xa046 0x78e 0x706 0x687 0x3222 0x9fd9 0x792 0x70a 0x68a 0x33dc 0x9f73 0x7a7 0x71d 0x69c 0x3597 0x9f10 0x7ba 0x730 0x6ad 0x3752 0x9eaa 0x7d4 0x748 0x6c4 0x390c 0x9e3f 0x7bd 0x733 0x6b0 0x3ac7 0x9dd2 0x77c 0x6f6 0x677 0x3c81 0x9d69 0x81f 0x78d 0x704 0x3e3c 0x9cfb 0x82c 0x79a 0x710 0x3ff6 0x9c8c 0x82d 0x79a 0x710 0x41b1 0x9c1e 0x821 0x78f 0x706 0x436b 0x9ba8 0x7ec 0x75e 0x6d8 0x4526 0x9b33 0x7b8 0x72e 0x6ab 0x46e0 0x9ab7 0x77b 0x6f5 0x677 0x489b 0x9a35 0x731 0x6b0 0x636 0x4a56 0x99b8 0x6fd 0x67f 0x609 0x4c10 0x9946 0x6d6 0x65b 0x5e8 0x4dcb 0x98e3 0x6b9 0x640 0x5cf 0x4f85 0x9886 0x69e 0x628 0x5b8 0x5140 0x9831 0x682 0x60d 0x59f 0x52fa 0x97e6 0x683 0x60e 0x5a0 0x54b5 0x979f 0x68a 0x615 0x5a6 0x566f 0x975d 0x68b 0x616 0x5a7 0x582a 0x971e 0x68a 0x615 0x5a7 0x59e5 0x96de 0x689 0x613 0x5a5 0x5b9f 0x96a7 0x687 0x612 0x5a4 0x5d5a 0x966a 0x67a 0x606 0x599 0x5f14 0x9638 0x695 0x61f 0x5b0 0x60cf 0x9602 0x69a 0x624 0x5b4 0x6289 0x95d3 0x6a3 0x62d 0x5bc 0x6444 0x95a4 0x6a9 0x632 0x5c1 0x65fe 0x9575 0x6a9 0x632 0x5c1 0x67b9 0x9548 0x6b3 0x63b 0x5c9 0x6973 0x951e 0x6c9 0x64f 0x5dd 0x6b2e 0x94f7 0x6c9 0x650 0x5dd 0x6ce9 0x94d1 0x6e6 0x66b 0x5f6 0x6ea3 0x94aa 0x6e8 0x66c 0x5f7 0x705e 0x9488 0x6f3 0x676 0x601 0x7218 0x9467 0x700 0x682 0x60c 0x73d3 0x9446 0x70f 0x690 0x619 0x758d 0x9427 0x71d 0x69e 0x625 0x7748 0x940c 0x72a 0x6aa 0x631 0x7902 0x93ef 0x732 0x6b1 0x638 0x7abd 0x93cf 0x71a 0x69b 0x623 0x7c77 0x93b9 0x683 0x60e 0x5a0 0x7e32 0x939e 0x6ff 0x682 0x60c 0x7fed 0x9382 0x722 0x6a2 0x62a 0x81a7 0x9363 0x71d 0x69d 0x625 0x8362 0x933b 0x717 0x698 0x620 0x851c 0x930f 0x716 0x697 0x61f 0x86d7 0x92e4 0x71e 0x69f 0x626 0x8891 0x92bb 0x738 0x6b7 0x63d 0x8a4c 0x928a 0x748 0x6c5 0x64a 0x8c06 0x925d 0x770 0x6eb 0x66d 0x8dc1 0x9217 0x78d 0x706 0x686 0x8f7c 0x91d9 0x7c1 0x736 0x6b3 0x9136 0x9198 0x7ed 0x75f 0x6d9 0x92f1 0x9155 0x81e 0x78d 0x704 0x94ab 0x9106 0x84f 0x7ba 0x72d 0x9666 0x90b2 0x886 0x7ee 0x75e 0x9820 0x9076 0x8d7 0x839 0x7a4 0x99db 0x9052 0x921 0x87d 0x7e3 0x9b95 0x903b 0x990 0x8e5 0x843 0x9d50 0x9020 0xa1a 0x965 0x8ba 0x9f0a 0x9004 0xabb 0x9fb 0x945 0xa0c5 0x8fd4 0xb7f 0xab1 0x9ef 0xa280 0x8f6a 0xc8a 0xbaa 0xad6 0xa43a 0x8e6d 0xdb2 0xcbd 0xbd6 0xa5f5 0x8cba 0xf11 0xe03 0xd05 0xa7af 0x8a6c 0x113d 0x1008 0xee5 0xa96a 0x876b 0x14fe 0x1386 0x1224 0xab24 0x8320 0x1bcb 0x19d9 0x1803>;
		battery0_profile_t3_col = <0x5>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xacaa 0x1487 0x1317 0x1279 0x1bb 0xac11 0x1487 0x1317 0x1279 0x375 0xab86 0x14e7 0x1371 0x12d0 0x530 0xab00 0x14ef 0x1378 0x12d7 0x6ea 0xaa86 0x14b0 0x133d 0x129e 0x8a5 0xaa13 0x145d 0x12f0 0x1254 0xa5f 0xa9a1 0x13af 0x124f 0x11b7 0xc1a 0xa934 0x1299 0x114b 0x10bd 0xdd4 0xa8c7 0x125d 0x1114 0x1087 0xf8f 0xa865 0x11e1 0x10a1 0x1017 0x1149 0xa7f1 0x1149 0x1014 0xf8f 0x1304 0xa782 0x10e1 0xfb2 0xf31 0x14bf 0xa711 0x108b 0xf62 0xee3 0x1679 0xa6a1 0x1048 0xf24 0xea7 0x1834 0xa633 0x101e 0xefd 0xe81 0x19ee 0xa5c4 0xffe 0xee0 0xe65 0x1ba9 0xa550 0xfd2 0xeb7 0xe3d 0x1d63 0xa4d7 0xf9e 0xe86 0xe0f 0x1f1e 0xa464 0xf82 0xe6c 0xdf5 0x20d8 0xa3f0 0xf5b 0xe47 0xdd2 0x2293 0xa37d 0xf3c 0xe2b 0xdb6 0x244e 0xa30a 0xf29 0xe19 0xda5 0x2608 0xa29a 0xf15 0xe06 0xd93 0x27c3 0xa22c 0xf05 0xdf8 0xd84 0x297d 0xa1bd 0xf01 0xdf4 0xd81 0x2b38 0xa14a 0xef4 0xde8 0xd75 0x2cf2 0xa0d6 0xee5 0xdda 0xd67 0x2ead 0xa068 0xee4 0xdda 0xd67 0x3067 0xa000 0xefe 0xdf1 0xd7e 0x3222 0x9f9c 0xf19 0xe0b 0xd97 0x33dc 0x9f32 0xf23 0xe14 0xda0 0x3597 0x9ec1 0xf23 0xe14 0xd9f 0x3752 0x9e4c 0xf23 0xe14 0xd9f 0x390c 0x9dd2 0xf1d 0xe0e 0xd9a 0x3ac7 0x9d54 0xf02 0xdf5 0xd82 0x3c81 0x9cdb 0xee5 0xdda 0xd68 0x3e3c 0x9c52 0xe94 0xd8f 0xd1f 0x3ff6 0x9bd7 0xe4d 0xd4d 0xcdf 0x41b1 0x9b57 0xdff 0xd04 0xc99 0x436b 0x9ae0 0xdcd 0xcd6 0xc6c 0x4526 0x9a74 0xda4 0xcaf 0xc47 0x46e0 0x9a0c 0xd76 0xc85 0xc1d 0x489b 0x99a4 0xd5c 0xc6c 0xc06 0x4a56 0x993d 0xd40 0xc52 0xbed 0x4c10 0x98df 0xd16 0xc2b 0xbc7 0x4dcb 0x9887 0xd13 0xc29 0xbc5 0x4f85 0x982f 0xd09 0xc1f 0xbbb 0x5140 0x97e3 0xd05 0xc1b 0xbb7 0x52fa 0x9798 0xcfd 0xc14 0xbb1 0x54b5 0x9752 0xcf6 0xc0d 0xbaa 0x566f 0x9714 0xcf9 0xc11 0xbad 0x582a 0x96d5 0xd04 0xc1b 0xbb7 0x59e5 0x969e 0xd04 0xc1b 0xbb7 0x5b9f 0x9667 0xd04 0xc1b 0xbb7 0x5d5a 0x962b 0xd13 0xc28 0xbc4 0x5f14 0x95fb 0xd2b 0xc3f 0xbda 0x60cf 0x95c8 0xd3d 0xc4f 0xbea 0x6289 0x9597 0xd4a 0xc5c 0xbf6 0x6444 0x956b 0xd5d 0xc6e 0xc07 0x65fe 0x953f 0xd76 0xc85 0xc1d 0x67b9 0x9514 0xd83 0xc91 0xc29 0x6973 0x94ee 0xd91 0xc9e 0xc35 0x6b2e 0x94cd 0xdbb 0xcc5 0xc5b 0x6ce9 0x94a2 0xdc0 0xcca 0xc60 0x6ea3 0x947f 0xdc0 0xcca 0xc60 0x705e 0x9461 0xdc8 0xcd1 0xc67 0x7218 0x9448 0xde2 0xcea 0xc7f 0x73d3 0x9432 0xe06 0xd0b 0xc9f 0x758d 0x941b 0xe1f 0xd22 0xcb6 0x7748 0x9401 0xe31 0xd33 0xcc6 0x7902 0x93f6 0xe68 0xd66 0xcf7 0x7abd 0x93e6 0xe9d 0xd97 0xd27 0x7c77 0x93d0 0xed4 0xdcb 0xd59 0x7e32 0x93b7 0xf02 0xdf5 0xd82 0x7fed 0x939b 0xf43 0xe32 0xdbd 0x81a7 0x9379 0xf7d 0xe68 0xdf1 0x8362 0x934f 0xfb4 0xe9a 0xe22 0x851c 0x9326 0x1019 0xef8 0xe7d 0x86d7 0x92f5 0x1063 0xf3d 0xebf 0x8891 0x92be 0x10dc 0xfae 0xf2d 0x8a4c 0x9281 0x114a 0x1014 0xf8f 0x8c06 0x9237 0x11c3 0x1084 0xffc 0x8dc1 0x91f2 0x1250 0x1108 0x107c 0x8f7c 0x91b1 0x12ef 0x119c 0x110b 0x9136 0x9168 0x139b 0x123b 0x11a5 0x92f1 0x9113 0x144a 0x12de 0x1242 0x94ab 0x90b9 0x14f4 0x137c 0x12dc 0x9666 0x9078 0x15c3 0x143d 0x1396 0x9820 0x9051 0x16d4 0x153a 0x148b 0x99db 0x9030 0x180b 0x165c 0x15a4 0x9b95 0x900f 0x1952 0x178c 0x16ca 0x9d50 0x8fe7 0x1b27 0x1940 0x1870 0x9f0a 0x8fab 0x1d99 0x1b86 0x1aa3 0xa0c5 0x8f24 0x2079 0x1e33 0x1d3a 0xa280 0x8e06 0x2407 0x2181 0x206d 0xa43a 0x8c2b 0x2993 0x26aa 0x256a 0xa5f5 0x89b4 0x33c2 0x3022 0x2e95 0xa7af 0x89ab 0x33e5 0x3043 0x2eb5 0xa96a 0x89ab 0x33e5 0x3043 0x2eb5 0xab24 0x89ab 0x33e5 0x3043 0x2eb5>;
		battery0_profile_t4_col = <0x5>;
		battery0_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100 = <0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x60 0x60 0x60 0x60 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		g_FG_PSEUDO100_T0 = <0x62>;
		g_FG_PSEUDO100_T1 = <0x60>;
		g_FG_PSEUDO100_T2 = <0x60>;
		g_FG_PSEUDO100_T3 = <0x5d>;
		g_FG_PSEUDO100_T4 = <0x5d>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100_row = <0x4>;
		g_FG_charge_PSEUDO100 = <0x62 0x62 0x62 0x62 0x60 0x60 0x60 0x60 0x60 0x60 0x60 0x60 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x5d 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		g_FG_charge_PSEUDO100_col = <0xa>;
		g_FG_charge_PSEUDO100_row = <0x4>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_QMAX_SYS_VOL = <0x80e8 0x80e8 0x80e8 0x80e8 0x7f26 0x7f26 0x7f26 0x7f26 0x80e8 0x80e8 0x80e8 0x80e8 0x83a4 0x83a4 0x83a4 0x83a4 0x82dc 0x82dc 0x82dc 0x82dc 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL_row = <0x4>;
		phandle = <0x1b0>;
	};

	boot_dramboost {
		boost_opp = <0x0>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0x12e>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	brisket {
		brisket_doe_bren = <0xf0>;
		brisket_doe_brisket05 = <0x110842>;
		brisket_doe_brisket06 = <0xfbf1>;
		brisket_doe_brisket07 = <0xfff>;
		brisket_doe_brisket08 = <0xc8a>;
		brisket_doe_brisket09 = <0x3e00>;
		brisket_doe_pllclken = <0xf0>;
		brisket_doe_ptp = <0xff>;
		compatible = "mediatek,brisket";
		phandle = <0x15a>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
		interrupts = <0x0 0x178 0x4 0x0 0x179 0x4>;
		phandle = <0x37>;
		reg = <0x0 0x18000000 0x0 0x1000 0x0 0x18001000 0x0 0x1000 0x0 0x18050000 0x0 0x1000 0x0 0x18060000 0x0 0x1000 0x0 0x18800000 0x0 0x1000 0x0 0x18812000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x3c 0x1d 0x3c 0x70>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x9e 0x4 0x0 0x98 0x4 0x0 0x99 0x4>;
		phandle = <0x38>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000d80 0x0 0x80 0x0 0x11000e00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0xc9 0x4>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30 0x70>;
		mediatek,enabled_tracer = <0x0 0x1 0x0>;
		mediatek,err_flag = <0xfbf8ffff>;
		mediatek,num_tracer = <0x3>;
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100 0x0 0xd040a00 0x0 0x100>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x0>;
		interrupts = <0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4 0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x0 0x4>;
		version = <0x2>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x13e 0x4>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x13f 0x4>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0x140 0x4>;
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam_smi_subcom1@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x56 0x17>;
		compatible = "mediatek,cam_smi_subcom1", "mediatek,smi_common";
		mediatek,smi-id = <0x1e>;
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	cam_smi_subcom2@1a00e000 {
		clock-names = "scp-cam";
		clocks = <0x56 0x17>;
		compatible = "mediatek,cam_smi_subcom2", "mediatek,smi_common";
		mediatek,smi-id = <0x1f>;
		reg = <0x0 0x1a00e000 0x0 0x1000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x56 0x17>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1d>;
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x188>;
	};

	camsv1@1a090000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x143 0x4>;
		reg = <0x0 0x1a090000 0x0 0x1000>;
	};

	camsv2@1a091000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x144 0x4>;
		reg = <0x0 0x1a091000 0x0 0x1000>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x145 0x4>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x146 0x4>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x0 0x147 0x4>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x0 0x148 0x4>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x0 0x14c 0x4>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x0 0x14d 0x4>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		clock-names = "ISP_SCP_SYS_MDP", "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "ISP_SCP_SYS_RAWC", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_CAMSV3_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_LARB15_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "CAMSYS_RAWCLARB18_CGPDN", "CAMSYS_RAWCCAM_CGPDN", "CAMSYS_RAWCTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x56 0x13 0x56 0x17 0x56 0x18 0x56 0x19 0x56 0x1a 0xa7 0x4 0xa7 0x5 0xa7 0x9 0xa7 0xa 0xa7 0xb 0xa7 0xc 0xa7 0x1 0xa7 0x6 0xa7 0x7 0xa7 0xd 0xa7 0x8 0xa8 0x1 0xa8 0x2 0xa8 0x3 0xa9 0x1 0xa9 0x2 0xa9 0x3 0xaa 0x1 0xaa 0x2 0xaa 0x3 0x3a 0xc 0x3a 0x3b>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0xa7>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsys_rawa@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa", "syscon";
		phandle = <0xa8>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb", "syscon";
		phandle = <0xa9>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_rawc@1a08f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawc", "syscon";
		phandle = <0xaa>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	ccu@1a101000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_TOP_MUX", "CAM_PWR", "MDP_PWR";
		clocks = <0xa7 0xd 0x3a 0xc 0x56 0x17 0x56 0x13>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x149 0x4>;
		reg = <0x0 0x1a101000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x240>;
		pe40_r_cable_2a_lower = <0x1b3>;
		pe40_r_cable_3a_lower = <0x125>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x1c3>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xf2>;
	};

	clocks {

		clk12m {
			#clock-cells = <0x0>;
			clock-frequency = <0xb71b00>;
			compatible = "fixed-clock";
			phandle = <0x75>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x3b>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xfc>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xfb>;
		};
	};

	cmdq-bw-mon {
		bw_mon_gpr = [0d];
		compatible = "mediatek,cmdq-bw-mon";
		mboxes = <0x71 0x16 0xffffffff 0x1>;
		smi_mon = <0x78 0x79>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x71 0x17 0x0 0x1 0x76 0x17 0xffffffff 0x1 0x77 0xb 0x0 0x1>;
		mediatek,gce = <0x71>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x6b>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18000000 {
		clock-names = "conn";
		clocks = <0x56 0x1>;
		compatible = "mediatek,mt6893-consys";
		phandle = <0x18c>;
		reg = <0x0 0x18000000 0x0 0x1000 0x0 0x18001000 0x0 0x1000 0x0 0x18060000 0x0 0x10000 0x0 0x10001000 0x0 0x1000 0x0 0x10007000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18005000 0x0 0x1000 0x0 0x18003000 0x0 0x1000 0x0 0x18050000 0x0 0x10000 0x0 0x10005000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18070000 0x0 0x10000 0x0 0x18002000 0x0 0x1000 0x0 0x11ea0000 0x0 0x1000 0x0 0x1800f000 0x0 0x1000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0x14a>;
		state = <0x0>;
	};

	cpupm-sysram@0011b000 {
		compatible = "mediatek,cpupm-sysram";
		phandle = <0xf8>;
		reg = <0x0 0x11b000 0x0 0x500>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};

				doe {
					phandle = <0xf3>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xf>;
				};

				core1 {
					cpu = <0x10>;
				};

				core2 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0xf4>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xf5>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x300>;
		};

		cpu@100 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x400>;
		};

		cpu@101 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x500>;
		};

		cpu@102 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x11>;
			reg = <0x600>;
		};

		cpu@200 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x12>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0xa>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x6>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x9>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x5>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x7>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x8>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x3c 0x4f>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4>;
		nr_channel = <0x4>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
	};

	credit_didt {
		compatible = "mediatek,credit_didt";
		credit_didt4_doe_ls_credit = <0x6>;
		credit_didt4_doe_ls_low_freq_enable = <0x0>;
		credit_didt4_doe_ls_low_freq_period = <0x7>;
		credit_didt4_doe_ls_period = <0x6>;
		credit_didt4_doe_vx_credit = <0x6>;
		credit_didt4_doe_vx_low_freq_enable = <0x0>;
		credit_didt4_doe_vx_low_freq_period = <0x7>;
		credit_didt4_doe_vx_period = <0x6>;
		credit_didt5_doe_ls_credit = <0x6>;
		credit_didt5_doe_ls_low_freq_enable = <0x0>;
		credit_didt5_doe_ls_low_freq_period = <0x7>;
		credit_didt5_doe_ls_period = <0x6>;
		credit_didt5_doe_vx_credit = <0x6>;
		credit_didt5_doe_vx_low_freq_enable = <0x0>;
		credit_didt5_doe_vx_low_freq_period = <0x7>;
		credit_didt5_doe_vx_period = <0x6>;
		credit_didt6_doe_ls_credit = <0x6>;
		credit_didt6_doe_ls_low_freq_enable = <0x0>;
		credit_didt6_doe_ls_low_freq_period = <0x7>;
		credit_didt6_doe_ls_period = <0x6>;
		credit_didt6_doe_vx_credit = <0x6>;
		credit_didt6_doe_vx_low_freq_enable = <0x0>;
		credit_didt6_doe_vx_low_freq_period = <0x7>;
		credit_didt6_doe_vx_period = <0x6>;
		credit_didt7_doe_ls_credit = <0x6>;
		credit_didt7_doe_ls_low_freq_enable = <0x0>;
		credit_didt7_doe_ls_low_freq_period = <0x7>;
		credit_didt7_doe_ls_period = <0x6>;
		credit_didt7_doe_vx_credit = <0x6>;
		credit_didt7_doe_vx_low_freq_enable = <0x0>;
		credit_didt7_doe_vx_low_freq_period = <0x7>;
		credit_didt7_doe_vx_period = <0x6>;
		credit_didt_doe_enable = <0xf000>;
		credit_didt_doe_ptp = <0xff>;
		phandle = <0x15b>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x0 0xd000000 0x0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0xae 0x4>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd100000 0x0 0x80000>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6885-dcm";
		infra_disable = <0x0>;
		mcu_disable = <0x0>;
		phandle = <0xfd>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x10238000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10248000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10258000 0x0 0x1000 0x0 0x10265000 0x0 0x1000 0x0 0x10268000 0x0 0x1000 0x0 0x1030e000 0x0 0x1000 0x0 0x10400000 0x0 0x50000 0x0 0x11210000 0x0 0x1000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "emi", "sub_emi", "chn0_emi", "dramc_ch0_top5", "chn1_emi", "dramc_ch1_top5", "chn2_emi", "dramc_ch2_top5", "chn3_emi", "dramc_ch3_top5", "sub_infracfg_ao_mem", "sspm", "audio", "mp_cpusys_top", "cpccfg_reg";
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		interrupts = <0x0 0x168 0x4>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x3c 0x2b>;
		compatible = "mediatek,mt6885-devapc";
		interrupts = <0x0 0xbb 0x4>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x11021000 0x0 0x1000 0x0 0x11022000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10022000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10024000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10025000 0x0 0x1000>;
	};

	devapc_ao_infra_peri_debug1@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug1";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_infra_peri_debug2@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug2";
		reg = <0x0 0x10025000 0x0 0x1000>;
	};

	devapc_ao_infra_peri_debug3@1002b000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug3";
		reg = <0x0 0x1002b000 0x0 0x1000>;
	};

	devapc_ao_infra_peri_debug4@1002e000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug4";
		reg = <0x0 0x1002e000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		interrupts = <0x0 0xc8 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xbc 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	device_mpu_sub@1021b000 {
		compatible = "mediatek,device_mpu_sub";
		interrupts = <0x0 0xfa 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x4c08>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x158>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x158 0x4>;
		reg = <0x0 0x15021000 0x0 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip2";
		interrupts = <0x0 0x15f 0x4>;
		reg = <0x0 0x15821000 0x0 0xc000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	disp_aal@14009000 {
		aal_dre3 = <0xa2>;
		clocks = <0x62 0x23>;
		compatible = "mediatek,disp_aal0", "mediatek,mt6885-disp-aal";
		interrupts = <0x0 0x103 0x4>;
		phandle = <0x16c>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_aal@14109000 {
		aal_dre3 = <0xa4>;
		clocks = <0x62 0x24>;
		compatible = "mediatek,disp_aal1", "mediatek,mt6885-disp-aal";
		interrupts = <0x0 0x10e 0x4>;
		phandle = <0x17c>;
		reg = <0x0 0x14109000 0x0 0x1000>;
	};

	disp_ccorr@14008000 {
		clocks = <0x62 0x17>;
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6885-disp-ccorr";
		interrupts = <0x0 0x102 0x4>;
		phandle = <0x16b>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_ccorr@14108000 {
		clocks = <0x62 0x18>;
		compatible = "mediatek,disp_ccorr1", "mediatek,mt6885-disp-ccorr";
		interrupts = <0x0 0x10d 0x4>;
		phandle = <0x17b>;
		reg = <0x0 0x14108000 0x0 0x1000>;
	};

	disp_color@14007000 {
		clocks = <0x62 0x19>;
		compatible = "mediatek,disp_color0", "mediatek,mt6885-disp-color";
		interrupts = <0x0 0x101 0x4>;
		phandle = <0x16a>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	disp_color@14107000 {
		clocks = <0x62 0x1a>;
		compatible = "mediatek,disp_color1", "mediatek,mt6885-disp-color";
		interrupts = <0x0 0x10c 0x4>;
		phandle = <0x17a>;
		reg = <0x0 0x14107000 0x0 0x1000>;
	};

	disp_dither@1400b000 {
		clocks = <0x62 0x1d>;
		compatible = "mediatek,disp_dither0", "mediatek,mt6885-disp-dither";
		interrupts = <0x0 0x105 0x4>;
		phandle = <0x16e>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_dither@1410b000 {
		clocks = <0x62 0x1e>;
		compatible = "mediatek,disp_dither1", "mediatek,mt6885-disp-dither";
		interrupts = <0x0 0x110 0x4>;
		phandle = <0x17e>;
		reg = <0x0 0x1410b000 0x0 0x1000>;
	};

	disp_dsc_wrap@14124000 {
		clocks = <0x62 0x2b>;
		compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6885-disp-dsc";
		interrupts = <0x0 0x119 0x4>;
		phandle = <0x184>;
		reg = <0x0 0x14124000 0x0 0x1000>;
	};

	disp_gamma@1400a000 {
		clocks = <0x62 0x21>;
		compatible = "mediatek,disp_gamma0", "mediatek,mt6885-disp-gamma";
		interrupts = <0x0 0x104 0x4>;
		phandle = <0x16d>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	disp_gamma@1410a000 {
		clocks = <0x62 0x22>;
		compatible = "mediatek,disp_gamma1", "mediatek,mt6885-disp-gamma";
		interrupts = <0x0 0x10f 0x4>;
		phandle = <0x17d>;
		reg = <0x0 0x1410a000 0x0 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0xc>;
			max-brightness = <0xfff>;
			trans-bits = <0xc>;
		};
	};

	disp_merge@14015000 {
		clocks = <0x62 0x2d>;
		compatible = "mediatek,disp_merge0", "mediatek,mt6885-disp-merge";
		interrupts = <0x0 0x117 0x4>;
		phandle = <0x173>;
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	disp_merge@14115000 {
		clocks = <0x62 0x2e>;
		compatible = "mediatek,disp_merge1", "mediatek,mt6885-disp-merge";
		interrupts = <0x0 0x118 0x4>;
		phandle = <0x182>;
		reg = <0x0 0x14115000 0x0 0x1000>;
	};

	disp_mutex@14117000 {
		clocks = <0x62 0x14>;
		compatible = "mediatek,disp_mutex0", "mediatek,mt6885-disp-mutex";
		interrupts = <0x0 0xfb 0x4>;
		phandle = <0x183>;
		reg = <0x0 0x14117000 0x0 0x1000>;
	};

	disp_ovl@14000000 {
		clocks = <0x62 0x3>;
		compatible = "mediatek,disp_ovl0", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0xfd 0x4>;
		iommus = <0xa1 0x5 0xa1 0x2>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x164>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	disp_ovl@14001000 {
		clocks = <0x62 0x11>;
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0xfe 0x4>;
		iommus = <0xa1 0x26 0xa1 0x23>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x165>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl@14002000 {
		clocks = <0x62 0x13>;
		compatible = "mediatek,disp_ovl2_2l", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0x113 0x4>;
		iommus = <0xa1 0x27 0xa1 0x24>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x166>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	disp_ovl@14100000 {
		clocks = <0x62 0x15>;
		compatible = "mediatek,disp_ovl1", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0x108 0x4>;
		iommus = <0xa1 0x25 0xa1 0x22>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x174>;
		reg = <0x0 0x14100000 0x0 0x1000>;
	};

	disp_ovl@14101000 {
		clocks = <0x62 0x12>;
		compatible = "mediatek,disp_ovl1_2l", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0x109 0x4>;
		iommus = <0xa1 0x6 0xa1 0x3>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x175>;
		reg = <0x0 0x14101000 0x0 0x1000>;
	};

	disp_ovl@14102000 {
		clocks = <0x62 0x16>;
		compatible = "mediatek,disp_ovl3_2l", "mediatek,mt6885-disp-ovl";
		interrupts = <0x0 0x114 0x4>;
		iommus = <0xa1 0x7 0xa1 0x4>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x176>;
		reg = <0x0 0x14102000 0x0 0x1000>;
	};

	disp_postmask@1400d000 {
		clocks = <0x62 0x1b>;
		compatible = "mediatek,disp_postmask0", "mediatek,mt6885-disp-postmask";
		interrupts = <0x0 0x115 0x4>;
		iommus = <0xa1 0x0>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x170>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_postmask@1410d000 {
		clocks = <0x62 0x1c>;
		compatible = "mediatek,disp_postmask1", "mediatek,mt6885-disp-postmask";
		interrupts = <0x0 0x116 0x4>;
		iommus = <0xa1 0x20>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x180>;
		reg = <0x0 0x1410d000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x2>;
		clock-names = "main", "mm", "pwm_src";
		clocks = <0x3c 0x37 0x3a 0x27 0x3a 0x8a>;
		compatible = "mediatek,disp_pwm0", "mediatek,mt6885-disp-pwm";
		interrupts = <0x0 0x97 0x8>;
		phandle = <0x55>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma@14003000 {
		clocks = <0x62 0x27>;
		compatible = "mediatek,disp_rdma0", "mediatek,mt6885-disp-rdma";
		interrupts = <0x0 0xff 0x4>;
		iommus = <0xa1 0xc>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x167>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	disp_rdma@14005000 {
		clocks = <0x62 0x29>;
		compatible = "mediatek,disp_rdma4", "mediatek,mt6885-disp-rdma";
		interrupts = <0x0 0x127 0x4>;
		iommus = <0xa1 0xe>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x168>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	disp_rdma@14103000 {
		clocks = <0x62 0x28>;
		compatible = "mediatek,disp_rdma1", "mediatek,mt6885-disp-rdma";
		interrupts = <0x0 0x10a 0x4>;
		iommus = <0xa1 0x2c>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x177>;
		reg = <0x0 0x14103000 0x0 0x1000>;
	};

	disp_rdma@14105000 {
		clocks = <0x62 0x2a>;
		compatible = "mediatek,disp_rdma5", "mediatek,mt6885-disp-rdma";
		interrupts = <0x0 0x128 0x4>;
		iommus = <0xa1 0x2e>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x1>;
		phandle = <0x178>;
		reg = <0x0 0x14105000 0x0 0x1000>;
	};

	disp_rsz@1400c000 {
		clocks = <0x62 0x1>;
		compatible = "mediatek,disp_rsz0", "mediatek,mt6885-disp-rsz";
		interrupts = <0x0 0x107 0x4>;
		phandle = <0x16f>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_rsz@1410c000 {
		clocks = <0x62 0x2>;
		compatible = "mediatek,disp_rsz1", "mediatek,mt6885-disp-rsz";
		interrupts = <0x0 0x112 0x4>;
		phandle = <0x17f>;
		reg = <0x0 0x1410c000 0x0 0x1000>;
	};

	disp_smi_subcom1@14121000 {
		clock-names = "scp-dis";
		clocks = <0x56 0x14>;
		compatible = "mediatek,disp_smi_subcom1", "mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x0 0x14121000 0x0 0x3000>;
	};

	disp_smi_subcom@14120000 {
		clock-names = "scp-dis";
		clocks = <0x56 0x14>;
		compatible = "mediatek,disp_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x0 0x14120000 0x0 0x1000>;
	};

	disp_wdma@14006000 {
		clocks = <0x62 0x25>;
		compatible = "mediatek,disp_wdma0", "mediatek,mt6885-disp-wdma";
		interrupts = <0x0 0x100 0x4>;
		iommus = <0xa1 0xb>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x0>;
		phandle = <0x169>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	disp_wdma@14106000 {
		clocks = <0x62 0x26>;
		compatible = "mediatek,disp_wdma1", "mediatek,mt6885-disp-wdma";
		interrupts = <0x0 0x10b 0x4>;
		iommus = <0xa1 0x2b>;
		mediatek,larb = <0x5a>;
		mediatek,smi-id = <0x0>;
		phandle = <0x179>;
		reg = <0x0 0x14106000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_GALS", "MMSYS_SMI_INFRA", "MMSYS_SMI_IOMMU", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL1", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_OVL1_2L", "MMSYS_DISP_OVL2_2L", "MMSYS_DISP_OVL3_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_RDMA1", "MMSYS_DISP_RDMA4", "MMSYS_DISP_RDMA5", "MMSYS_DISP_WDMA0", "MMSYS_DISP_WDMA1", "MMSYS_DISP_COLOR0", "MMSYS_DISP_COLOR1", "MMSYS_DISP_CCORR0", "MMSYS_DISP_CCORR1", "MMSYS_DISP_AAL0", "MMSYS_DISP_AAL1", "MMSYS_DISP_MDP_AAL4", "MMSYS_DISP_MDP_AAL5", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_GAMMA1", "MMSYS_DISP_POSTMASK0", "MMSYS_DISP_POSTMASK1", "MMSYS_DISP_DITHER0", "MMSYS_DISP_DITHER1", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_RSZ0", "MMSYS_DISP_MUTEX0", "MMSYS_DISP_MERGE1", "MMSYS_DP_INTF0", "MM_DP_INTF0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL_D6_D4", "TOP_OSC_D2", "TOP_OSC_D4", "TOP_OSC_D16";
		clocks = <0x62 0x14 0x62 0x2f 0x62 0x30 0x62 0x31 0x62 0x32 0x62 0x3 0x62 0x15 0x62 0x11 0x62 0x12 0x62 0x13 0x62 0x16 0x62 0x27 0x62 0x28 0x62 0x29 0x62 0x2a 0x62 0x25 0x62 0x26 0x62 0x19 0x62 0x1a 0x62 0x17 0x62 0x18 0x62 0x23 0x62 0x24 0x62 0x7 0x62 0x8 0x62 0x21 0x62 0x22 0x62 0x1b 0x62 0x1c 0x62 0x1d 0x62 0x1e 0x62 0x1f 0x62 0x33 0x62 0x36 0x62 0x1 0x62 0x14 0x62 0x2e 0x62 0x2c 0x62 0x35 0xa0 0x11 0x3a 0x27 0x3c 0x37 0x3b 0x3a 0x6c 0x3a 0x89 0x3a 0x8a 0x3a 0x8c>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x59>;
	};

	dispsys_config@14116000 {
		#clock-cells = <0x1>;
		clock-num = <0x3>;
		clocks = <0x56 0x14 0x62 0x36 0x62 0x14>;
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6885-mmsys";
		fake-engine = <0x59 0xe 0x5a 0x2e>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_TRIG_LOOP1", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
		gce-event-names = "disp_mutex0_eof", "disp_mutex1_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_wait_dp_intf0_te", "disp_dp_intf0_eof", "disp_mutex2_eof", "disp_wdma1_eof2", "disp_dsi0_sof0";
		gce-events = <0x71 0x80 0x71 0x3a 0x71 0x280 0x71 0x93 0x71 0x281 0x71 0x39 0x71 0x282 0x71 0x44 0x71 0x3c 0x71 0x283 0x71 0x284 0x71 0x3c 0x71 0x1f 0x71 0x3a 0x71 0x3a 0x71 0x3b 0x71 0x9>;
		gce-subsys = <0x71 0x14000000 0x1 0x71 0x14010000 0x2 0x71 0x14020000 0x3>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x1>;
		iommus = <0xa1 0x26>;
		mboxes = <0x71 0x0 0x0 0x4 0x71 0x1 0x0 0x4 0x71 0x2 0x0 0x4 0x71 0x3 0xffffffff 0x2 0x71 0x5 0xffffffff 0x2 0x71 0x4 0x0 0x4 0x71 0x6 0x0 0x4 0x77 0x8 0x0 0x3 0x77 0x9 0x0 0x3 0x77 0x9 0x0 0x3>;
		mediatek,larb = <0x5a>;
		mediatek,mailbox-gce = <0x71>;
		phandle = <0x62>;
		reg = <0x0 0x14116000 0x0 0x1000>;
	};

	dma-controller@11000a80 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x3c 0x70>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4>;
		phandle = <0x72>;
		reg = <0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	dp_intf@14125000 {
		clock-names = "hf_fmm_ck", "hf_fdp_ck", "MUX_DP", "TVDPLL_D2", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK";
		clocks = <0x62 0x2c 0x62 0x35 0x3a 0x25 0x3a 0x7f 0x3a 0x80 0x3a 0x81 0x3a 0x82 0x3a 0x7e>;
		compatible = "mediatek,dp_intf", "mediatek,mt6885-dp-intf";
		interrupts = <0x0 0x11a 0x4>;
		phandle = <0x185>;
		phy-names = "dp_tx";
		phys = <0xa6>;
		reg = <0x0 0x14125000 0x0 0x1000>;
	};

	dp_tx@14800000 {
		clock-names = "dp_tx_faxi";
		clocks = <0x56 0x1b>;
		compatible = "mediatek,dp_tx", "mediatek,mt6885-dp_tx";
		interrupts = <0x0 0x1ae 0x4>;
		phandle = <0xa6>;
		reg = <0x0 0x14800000 0x0 0x8000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xd1 0x4>;
		mediatek,dpmaif_capability = <0x6>;
		phandle = <0x12f>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
		cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
		compatible = "mediatek,mt6885-dramc", "mediatek,common-dramc";
		crystal_freq = <0x34>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
		fmeter_version = <0x1>;
		mr4_rg = <0x90 0xffff 0x0>;
		mr4_version = <0x1>;
		pll_id = <0x50c 0x100 0x8>;
		pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
		posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10250000 0x0 0x2000 0x0 0x10260000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10254000 0x0 0x1000 0x0 0x10264000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10258000 0x0 0x2000 0x0 0x10268000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10256000 0x0 0x1000 0x0 0x10266000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x0 0x10236000 0x0 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x0 0x10238000 0x0 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x0 0x1023a000 0x0 0x2000>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0x0 0x10230000 0x0 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0x0 0x10232000 0x0 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0x0 0x10234000 0x0 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10246000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10248000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1024a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10256000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10258000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1025a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10266000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10268000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1026a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10900000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10940000 0x0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a00000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a40000 0x0 0xc0000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10240000 0x0 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10250000 0x0 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10260000 0x0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10242000 0x0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10252000 0x0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10262000 0x0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10244000 0x0 0x1000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10264000 0x0 0x1000>;
	};

	dsi@1400e000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x62 0x1f 0x62 0x33 0xa3>;
		compatible = "mediatek,dsi0", "mediatek,mt6885-dsi";
		interrupts = <0x0 0x106 0x4>;
		phandle = <0x171>;
		phy-names = "dphy";
		phys = <0xa3>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	dsi@1410e000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x62 0x20 0x62 0x34 0xa5>;
		compatible = "mediatek,dsi1", "mediatek,mt6885-dsi";
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x181>;
		phy-names = "dphy";
		phys = <0xa5>;
		reg = <0x0 0x1410e000 0x0 0x1000>;
		status = "disabled";
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x172>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@0011bc00 {
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6885-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0x148>;
		proc1-supply = <0x6f>;
		proc2-supply = <0x70>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf9 0x4>;
		phandle = <0x12d>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
	};

	dvp@1b100800 {
		EVENT_IPE_DVP_DONE = <0x85>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x3a 0xa 0xb0 0x7>;
		compatible = "mediatek,dvp";
		interrupts = <0x0 0x169 0x4>;
		iommus = <0xa1 0x260>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dvs@1b100000 {
		EVENT_IPE_DVS_DONE = <0x84>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x3a 0xa 0xb0 0x7>;
		compatible = "mediatek,dvs";
		interrupts = <0x0 0x168 0x4>;
		iommus = <0xa1 0x260>;
		mboxes = <0x76 0x10 0x0 0x1>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xd0 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	edma {
		compatible = "mtk,edma";
		mediatek,edma-sub = <0x33 0x34>;
		phandle = <0x1bb>;
		sub_nr = <0x2>;
	};

	edma0@19027000 {
		compatible = "mtk,edma-sub";
		interrupts = <0x0 0x19f 0x4>;
		phandle = <0x33>;
		reg = <0x0 0x19027000 0x0 0x1000>;
	};

	edma1@19028000 {
		compatible = "mtk,edma-sub";
		interrupts = <0x0 0x1a0 0x4>;
		phandle = <0x34>;
		reg = <0x0 0x19028000 0x0 0x1000>;
	};

	eem_fsm@11278000 {
		clock-names = "therm-main";
		clocks = <0x3c 0xc>;
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0xa8 0x4>;
		phandle = <0x15c>;
		reg = <0x0 0x11278000 0x0 0x1000>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		eemg-clamp-gpu = <0x0>;
		eemg-initmon-gpu = <0xf>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x1>;
		interrupts = <0x0 0xa7 0x4>;
		phandle = <0x15d>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	emicen@10219000 {
		a2d_disph = <0xe>;
		compatible = "mediatek,mt6885-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x6d>;
		phandle = <0x6e>;
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6885-emichn", "mediatek,common-emichn";
		phandle = <0x6d>;
		reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10265000 0x0 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6885-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x0>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x0 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6885-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xbd 0x4>;
		mediatek,emi-reg = <0x6e>;
		reg = <0x0 0x10226000 0x0 0x1000 0x0 0x10225000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x74>;
	};

	fdvt@1b001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0xb0 0x4>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0x81>;
		interrupts = <0x0 0x165 0x4>;
		mboxes = <0x76 0x11 0x0 0x1 0x9f 0xb 0x0 0x1>;
		reg = <0x0 0x1b001000 0x0 0x1000>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		interrupts = <0x0 0x167 0x4>;
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200>;
	};

	fingerprint {
		compatible = "goodix,goodix_fp";
		phandle = <0x1ad>;
	};

	fixedregulator@0 {
		compatible = "regulator-fixed";
		phandle = <0x153>;
		status = "disabled";
	};

	fixedregulator@1 {
		compatible = "regulator-fixed";
		phandle = <0x154>;
		status = "disabled";
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x189>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x1>;
		phandle = <0x18a>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	fm@18000000 {
		compatible = "mediatek,fm";
		interrupts = <0x0 0x17c 0x4>;
		phandle = <0x18d>;
	};

	g3d_config@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,g3d_config", "syscon";
		phandle = <0x9b>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10318000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsv_0_2_pass1_done = <0xc5>;
		camsv_0_pass1_done = <0xc4>;
		camsv_1_pass1_done = <0xc6>;
		camsv_2_pass1_done = <0xc7>;
		camsv_3_pass1_done = <0xc8>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER", "GCE2";
		clocks = <0x3c 0xa 0x3c 0x1b 0x3c 0xb>;
		compatible = "mediatek,gce";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread0_frame_done = <0x1>;
		dip2_cq_thread10_frame_done = <0xb>;
		dip2_cq_thread11_frame_done = <0xc>;
		dip2_cq_thread12_frame_done = <0xd>;
		dip2_cq_thread13_frame_done = <0xe>;
		dip2_cq_thread14_frame_done = <0xf>;
		dip2_cq_thread15_frame_done = <0x10>;
		dip2_cq_thread16_frame_done = <0x11>;
		dip2_cq_thread17_frame_done = <0x12>;
		dip2_cq_thread18_frame_done = <0x13>;
		dip2_cq_thread19_frame_done = <0x14>;
		dip2_cq_thread1_frame_done = <0x2>;
		dip2_cq_thread20_frame_done = <0x15>;
		dip2_cq_thread21_frame_done = <0x16>;
		dip2_cq_thread22_frame_done = <0x17>;
		dip2_cq_thread23_frame_done = <0x18>;
		dip2_cq_thread2_frame_done = <0x3>;
		dip2_cq_thread3_frame_done = <0x4>;
		dip2_cq_thread4_frame_done = <0x5>;
		dip2_cq_thread5_frame_done = <0x6>;
		dip2_cq_thread6_frame_done = <0x7>;
		dip2_cq_thread7_frame_done = <0x8>;
		dip2_cq_thread8_frame_done = <0x9>;
		dip2_cq_thread9_frame_done = <0xa>;
		dip_cq_thread0_frame_done = <0x21>;
		dip_cq_thread10_frame_done = <0x2b>;
		dip_cq_thread11_frame_done = <0x2c>;
		dip_cq_thread12_frame_done = <0x2d>;
		dip_cq_thread13_frame_done = <0x2e>;
		dip_cq_thread14_frame_done = <0x2f>;
		dip_cq_thread15_frame_done = <0x30>;
		dip_cq_thread16_frame_done = <0x31>;
		dip_cq_thread17_frame_done = <0x32>;
		dip_cq_thread18_frame_done = <0x33>;
		dip_cq_thread19_frame_done = <0x34>;
		dip_cq_thread1_frame_done = <0x22>;
		dip_cq_thread20_frame_done = <0x35>;
		dip_cq_thread21_frame_done = <0x36>;
		dip_cq_thread22_frame_done = <0x37>;
		dip_cq_thread23_frame_done = <0x38>;
		dip_cq_thread2_frame_done = <0x23>;
		dip_cq_thread3_frame_done = <0x24>;
		dip_cq_thread4_frame_done = <0x25>;
		dip_cq_thread5_frame_done = <0x26>;
		dip_cq_thread6_frame_done = <0x27>;
		dip_cq_thread7_frame_done = <0x28>;
		dip_cq_thread8_frame_done = <0x29>;
		dip_cq_thread9_frame_done = <0x2a>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_mutex_reg = <0x14120000 0x1000>;
		dma_r1_error_m0_int = <0xdf>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x11d>;
		img_dl_relay2_sof = <0x11e>;
		img_dl_relay3_sof = <0x11f>;
		img_dl_relay_sof = <0x11c>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		ipe_event_tx_frame_done_0 = <0x81>;
		ipe_event_tx_frame_done_1 = <0x82>;
		ipe_event_tx_frame_done_2 = <0x83>;
		ipe_event_tx_frame_done_3 = <0x84>;
		ipe_event_tx_frame_done_4 = <0x85>;
		isp_frame_done_a = <0xc1>;
		isp_frame_done_b = <0xc2>;
		isp_frame_done_c = <0xc3>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x71 0x7 0xffffffff 0x2 0x76 0xc 0x0 0x1 0x76 0xd 0x0 0x1 0x76 0xe 0x0 0x1 0x76 0x15 0x0 0x1 0x76 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0x8b>;
		mdp_aal1 = <0x8c>;
		mdp_aal1_frame_done = <0x13c>;
		mdp_aal1_sof = <0x107>;
		mdp_aal2 = <0x8d>;
		mdp_aal2_frame_done = <0x13b>;
		mdp_aal2_sof = <0x108>;
		mdp_aal3 = <0x8e>;
		mdp_aal3_frame_done = <0x13a>;
		mdp_aal3_sof = <0x109>;
		mdp_aal_frame_done = <0x13d>;
		mdp_aal_sof = <0x106>;
		mdp_color0 = <0x8f>;
		mdp_color1 = <0x90>;
		mdp_color1_frame_done = <0x138>;
		mdp_color_frame_done = <0x139>;
		mdp_fg0 = <0x93>;
		mdp_fg0_frame_done = <0x137>;
		mdp_fg0_sof = <0x104>;
		mdp_fg1 = <0x94>;
		mdp_fg1_frame_done = <0x136>;
		mdp_fg1_sof = <0x105>;
		mdp_hdr0 = <0x91>;
		mdp_hdr0_frame_done = <0x135>;
		mdp_hdr0_sof = <0x10a>;
		mdp_hdr1 = <0x92>;
		mdp_hdr1_frame_done = <0x134>;
		mdp_hdr1_sof = <0x10b>;
		mdp_rdma0 = <0x7b>;
		mdp_rdma0_frame_done = <0x133>;
		mdp_rdma0_rst_done = <0x157>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1 = <0x7c>;
		mdp_rdma1_frame_done = <0x132>;
		mdp_rdma1_rst_done = <0x156>;
		mdp_rdma1_sof = <0x101>;
		mdp_rdma2 = <0x7d>;
		mdp_rdma2_frame_done = <0x131>;
		mdp_rdma2_sof = <0x102>;
		mdp_rdma2_sw_rst_done = <0x155>;
		mdp_rdma3 = <0x7e>;
		mdp_rdma3_frame_done = <0x130>;
		mdp_rdma3_sof = <0x103>;
		mdp_rdma3_sw_rst_done = <0x154>;
		mdp_rsz0 = <0x7f>;
		mdp_rsz0_frame_done = <0x12f>;
		mdp_rsz0_sof = <0x10c>;
		mdp_rsz1 = <0x80>;
		mdp_rsz1_frame_done = <0x12e>;
		mdp_rsz1_sof = <0x10d>;
		mdp_rsz2 = <0x81>;
		mdp_rsz2_frame_done = <0x12d>;
		mdp_rsz2_sof = <0x10e>;
		mdp_rsz3 = <0x82>;
		mdp_rsz3_frame_done = <0x12c>;
		mdp_rsz3_sof = <0x10f>;
		mdp_tcc0 = <0x95>;
		mdp_tcc0_frame_done = <0x12b>;
		mdp_tcc0_sof = <0x118>;
		mdp_tcc1 = <0x96>;
		mdp_tcc1_frame_done = <0x12a>;
		mdp_tcc1_sof = <0x119>;
		mdp_tcc2 = <0x97>;
		mdp_tcc2_frame_done = <0x129>;
		mdp_tcc2_sof = <0x11a>;
		mdp_tcc3 = <0x98>;
		mdp_tcc3_frame_done = <0x128>;
		mdp_tcc3_sof = <0x11b>;
		mdp_tdshp0 = <0x87>;
		mdp_tdshp0_frame_done = <0x127>;
		mdp_tdshp1 = <0x88>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp1_sof = <0x115>;
		mdp_tdshp2 = <0x89>;
		mdp_tdshp2_frame_done = <0x125>;
		mdp_tdshp2_sof = <0x116>;
		mdp_tdshp3 = <0x8a>;
		mdp_tdshp3_frame_done = <0x124>;
		mdp_tdshp3_sof = <0x117>;
		mdp_tdshp_sof = <0x114>;
		mdp_wrot0 = <0x83>;
		mdp_wrot0_rst_done = <0x153>;
		mdp_wrot0_sof = <0x110>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0x84>;
		mdp_wrot1_rst_done = <0x152>;
		mdp_wrot1_sof = <0x111>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot2 = <0x85>;
		mdp_wrot2_sof = <0x112>;
		mdp_wrot2_sw_rst_done = <0x151>;
		mdp_wrot2_write_frame_done = <0x121>;
		mdp_wrot3 = <0x86>;
		mdp_wrot3_sof = <0x113>;
		mdp_wrot3_sw_rst_done = <0x150>;
		mdp_wrot3_write_frame_done = <0x120>;
		mediatek,mailbox-gce = <0x71>;
		mm_mutex = <0x7a>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x6b>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		mraw_0_pass1_done = <0xc9>;
		mraw_1_pass1_done = <0xca>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		reg = <0x0 0x10318000 0x0 0x4000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		seninf_0_fifo_full = <0xcb>;
		seninf_1_fifo_full = <0xcc>;
		seninf_2_fifo_full = <0xcd>;
		seninf_3_fifo_full = <0xce>;
		seninf_4_fifo_full = <0xcf>;
		seninf_5_fifo_full = <0xd0>;
		seninf_6_fifo_full = <0xd1>;
		seninf_7_fifo_full = <0xd2>;
		seninf_cam10_fifo_full = <0xd5>;
		seninf_cam11_fifo_full = <0xd6>;
		seninf_cam12_fifo_full = <0xd7>;
		seninf_cam8_fifo_full = <0xd3>;
		seninf_cam9_fifo_full = <0xd4>;
		stream_done_0 = <0x140>;
		stream_done_1 = <0x141>;
		stream_done_10 = <0x14a>;
		stream_done_11 = <0x14b>;
		stream_done_12 = <0x14c>;
		stream_done_13 = <0x14d>;
		stream_done_14 = <0x14e>;
		stream_done_15 = <0x14f>;
		stream_done_2 = <0x142>;
		stream_done_3 = <0x143>;
		stream_done_4 = <0x144>;
		stream_done_5 = <0x145>;
		stream_done_6 = <0x146>;
		stream_done_7 = <0x147>;
		stream_done_8 = <0x148>;
		stream_done_9 = <0x149>;
		tg_graberr_a_int_dly = <0xd9>;
		tg_graberr_b_int_dly = <0xdb>;
		tg_graberr_c_int = <0xdd>;
		tg_ovrun_a_int_dly = <0xd8>;
		tg_ovrun_b_int_dly = <0xda>;
		tg_ovrun_c_int = <0xdc>;
		tg_ovrun_m0_int = <0xde>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
	};

	gce_clock@10228000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,gce_clock", "syscon";
		phandle = <0x14b>;
		reg = <0x0 0x10228000 0x0 0x1000>;
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x3c 0xa 0x3c 0x1b>;
		compatible = "mediatek,mt6885-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xcb 0x4>;
		phandle = <0x71>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_m@10318000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x3c 0xb 0x3c 0x1b>;
		compatible = "mediatek,mailbox-gce", "mediatek,mt6885-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xcd 0x4>;
		phandle = <0x76>;
		reg = <0x0 0x10318000 0x0 0x4000>;
	};

	gce_mbox_m_sec@10318000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x3c 0xb>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x76 0xf 0xffffffff 0x1>;
		phandle = <0x9f>;
		reg = <0x0 0x10318000 0x0 0x4000>;
	};

	gce_mbox_sec@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x3c 0xa>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x71 0xf 0xffffffff 0x1>;
		phandle = <0x77>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x9e>;
		phandle = <0x161>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x3d>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x132>;
	};

	gps@18C00000 {
		compatible = "mediatek,mt6885-gps";
		interrupts = <0x0 0x17f 0x4 0x0 0x180 0x4 0x0 0x181 0x4 0x0 0x182 0x4 0x0 0x183 0x4 0x0 0x184 0x4 0x0 0x185 0x4>;
		phandle = <0x18e>;
		reg = <0x0 0x18000000 0x0 0x100000 0x0 0x18c00000 0x0 0x100000 0x0 0x10003304 0x0 0x4 0x0 0x1001c018 0x0 0xc>;
		reg-names = "conn_infra_base", "conn_gps_base", "status_dummy_cr", "tia_gps";
	};

	gpufreq {
		_vgpu-supply = <0x9c>;
		_vsram_gpu-supply = <0x9d>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1_2", "mtcmos_mfg_core3_4", "mtcmos_mfg_core5_6", "mtcmos_mfg_core7_8";
		clocks = <0x3a 0x16 0x3a 0xa2 0x3a 0x52 0x9b 0x1 0x56 0x2 0x56 0x3 0x56 0x4 0x56 0x5 0x56 0x6 0x56 0x7 0x56 0x8>;
		compatible = "mediatek,gpufreq";
		phandle = <0x9e>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xe6 0x4>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hcp@0 {
		compatible = "mediatek,hcp";
		phandle = <0x18f>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0x145>;
	};

	i2c0@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb4 0x1 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x20>;
		gpio_start = <0x11f20000>;
		id = <0x0>;
		interrupts = <0x0 0x70 0x4>;
		mem_len = <0x200>;
		phandle = <0x36>;
		pu_cfg = <0x80>;
		reg = <0x0 0x11015000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0xcc>;
		sda-gpio-id = <0xcd>;
	};

	i2c10@11017000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xb4 0x2>;
		compatible = "mediatek,i2c";
		id = <0xa>;
		interrupts = <0x0 0x7a 0x4>;
		mediatek,fifo_only;
		phandle = <0x1a8>;
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	i2c11@1101A000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xb4 0x3>;
		compatible = "mediatek,i2c";
		id = <0xb>;
		interrupts = <0x0 0x7b 0x4>;
		mediatek,fifo_only;
		phandle = <0x1a9>;
		reg = <0x0 0x1101a000 0x0 0x1000>;
	};

	i2c12@1101B000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xb4 0x4>;
		compatible = "mediatek,i2c";
		id = <0xc>;
		interrupts = <0x0 0x7c 0x4>;
		mediatek,fifo_only;
		phandle = <0x1aa>;
		reg = <0x0 0x1101b000 0x0 0x1000>;
	};

	i2c13@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0xb4 0x5>;
		compatible = "mediatek,i2c";
		id = <0xd>;
		interrupts = <0x0 0x7d 0x4>;
		mediatek,fifo_only;
		phandle = <0x1ab>;
		reg = <0x0 0x11007000 0x0 0x1000>;
	};

	i2c1@11D00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb5 0x1 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x1>;
		interrupts = <0x0 0x71 0x4>;
		mem_len = <0x200>;
		phandle = <0x19d>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x76>;
		sda-gpio-id = <0x77>;
	};

	i2c2@11D01000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb5 0x2 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x2>;
		interrupts = <0x0 0x72 0x4>;
		mem_len = <0x200>;
		phandle = <0x19e>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
	};

	i2c3@11CB0000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb6 0x1 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x20>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x73 0x4>;
		mem_len = <0x200>;
		phandle = <0x19f>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x11000300 0x0 0x80>;
		rsel_cfg = <0xb0>;
		scl-gpio-id = <0xa0>;
		sda-gpio-id = <0xa1>;
	};

	i2c4@11D02000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb5 0x3 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x4>;
		interrupts = <0x0 0x74 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a0>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d02000 0x0 0x1000 0x0 0x11000380 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x8b>;
		sda-gpio-id = <0x8c>;
	};

	i2c5@11F00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb7 0x1 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11f30000>;
		id = <0x5>;
		interrupts = <0x0 0x75 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a1>;
		pu_cfg = <0x90>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x11000500 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0xca>;
		sda-gpio-id = <0xcb>;
	};

	i2c6@11F01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb7 0x2 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11f30000>;
		id = <0x6>;
		interrupts = <0x0 0x76 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a2>;
		pu_cfg = <0x90>;
		reg = <0x0 0x11f01000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0xc8>;
		sda-gpio-id = <0xc9>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0xed>;
			reg = <0x99>;
			status = "disabled";
		};
	};

	i2c7@11D03000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb5 0x4 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x7>;
		interrupts = <0x0 0x77 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a3>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d03000 0x0 0x1000 0x0 0x11000600 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x7c>;
		sda-gpio-id = <0x7d>;
	};

	i2c8@11D04000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb5 0x5 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x8>;
		interrupts = <0x0 0x78 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a4>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d04000 0x0 0x1000 0x0 0x11000780 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x7a>;
		sda-gpio-id = <0x7b>;
	};

	i2c9@11CB1000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0xb6 0x2 0x3c 0x70>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d10000>;
		id = <0x9>;
		interrupts = <0x0 0x79 0x4>;
		mem_len = <0x200>;
		phandle = <0x1a5>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11cb1000 0x0 0x1000 0x0 0x11000900 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x78>;
		sda-gpio-id = <0x79>;

		ext_buck_vmddr@51 {
			compatible = "mediatek,ext_buck_vmddr";
			phandle = <0x1a6>;
			reg = <0x51>;
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "ext_buck_vmddr";
			status = "okay";
		};

		ext_buck_vufs12@56 {
			compatible = "mediatek,ext_buck_vufs12";
			phandle = <0x1a7>;
			reg = <0x56>;
			regulator-always-on;
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "ext_buck_vufs12";
			status = "okay";
		};
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		dma_ver = [01];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x19c>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	imgsys2_config@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imgsys2", "syscon";
		phandle = <0xac>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys_config@15020000 {
		#clock-cells = <0x1>;
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP2", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		clocks = <0xab 0x1 0xab 0x3 0xac 0x1 0xac 0x3 0xab 0x6 0xab 0x4>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0xab>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys_mfb@15020000 {
		compatible = "mediatek,imgsys_mfb";
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imp_iic_wrap_c@11008000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_c", "syscon";
		phandle = <0xb4>;
		reg = <0x0 0x11008000 0x0 0x1000>;
	};

	imp_iic_wrap_e@11cb2000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_e", "syscon";
		phandle = <0xb6>;
		reg = <0x0 0x11cb2000 0x0 0x1000>;
	};

	imp_iic_wrap_n@11f02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_n", "syscon";
		phandle = <0xb7>;
		reg = <0x0 0x11f02000 0x0 0x1000>;
	};

	imp_iic_wrap_s@11d05000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_s", "syscon";
		phandle = <0xb5>;
		reg = <0x0 0x11d05000 0x0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022d000 0x0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022e000 0x0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022f000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infraao_scp_0@10500000 {
		compatible = "mediatek,infraao_scp_0";
		reg = <0x0 0x10500000 0x0 0x2fb000>;
	};

	infraao_scp_1@107fb000 {
		compatible = "mediatek,infraao_scp_1";
		reg = <0x0 0x107fb000 0x0 0x1000>;
	};

	infraao_scp_2@107fc000 {
		compatible = "mediatek,infraao_scp_2";
		reg = <0x0 0x107fc000 0x0 0x1000>;
	};

	infraao_scp_3@107fd000 {
		compatible = "mediatek,infraao_scp_3";
		reg = <0x0 0x107fd000 0x0 0x1000>;
	};

	infraao_scp_4@107fe000 {
		compatible = "mediatek,infraao_scp_4";
		reg = <0x0 0x107fe000 0x0 0x1000>;
	};

	infraao_scp_5@107ff000 {
		compatible = "mediatek,infraao_scp_5";
		reg = <0x0 0x107ff000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		phandle = <0x3c>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	inlinerot@14126000 {
		compatible = "mediatek,inlinerot";
		reg = <0x0 0x14126000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x3f>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		phandle = <0x41>;
		reg = <0x0 0x11e70000 0x0 0x1000>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x40>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		phandle = <0x43>;
		reg = <0x0 0x11f20000 0x0 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x3e>;
		reg = <0x0 0x11c20000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x42>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iocfg_tm@11f30000 {
		compatible = "mediatek,iocfg_tm";
		phandle = <0x44>;
		reg = <0x0 0x11f30000 0x0 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0xa1 0xe>;
		phandle = <0x1bc>;
	};

	ipe_smi_subcom@1b00e000 {
		clock-names = "scp-ipe", "ipe-subcom";
		clocks = <0x56 0xe 0xb0 0x3>;
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x0 0x1b00e000 0x0 0x1000>;
	};

	ipesys_config@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys_config", "syscon";
		phandle = <0xb0>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x162>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x1c0>;
		pwm_ch = <0x3>;
		pwm_data_invert = <0x0>;
	};

	jpgdec@17040000 {
		clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1", "MT_CG_VENC_C1_JPGDEC";
		clocks = <0xae 0x4 0xae 0x5 0xaf 0x4>;
		compatible = "mediatek,jpgdec";
		interrupts = <0x0 0x136 0x4 0x0 0x137 0x4 0x0 0x13b 0x4>;
		reg = <0x0 0x17040000 0x0 0x10000 0x0 0x17050000 0x0 0x10000 0x0 0x17840000 0x0 0x10000>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0xae 0x3>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x135 0x4>;
		iommus = <0xa1 0xe7>;
		mediatek,larb = <0x5c>;
		port-id = <0xe7 0xe8 0xe9 0xea>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	jpgenc@17830000 {
		clock-names = "jpgenc";
		clocks = <0xaf 0x3>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x13a 0x4>;
		iommus = <0xa1 0x107>;
		mediatek,larb = <0x66>;
		port-id = <0x107 0x108 0x109 0x10a>;
		reg = <0x0 0x17830000 0x0 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x186>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4a 0x1>;
		phandle = <0x2d>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x1c2>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@1411a000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		clock-names = "disp-infra-ck", "disp-iommu-ck", "power";
		clocks = <0x62 0x31 0x62 0x32 0x56 0x14>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x12c 0x4>;
		mediatek,larbs = <0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61>;
		phandle = <0xa1>;
		reg = <0x0 0x1411a000 0x0 0x1000>;
	};

	m4u@1411b000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0x12d 0x4>;
		phandle = <0x135>;
		reg = <0x0 0x1411b000 0x0 0x1000>;
	};

	m4u@1411c000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0x12e 0x4>;
		phandle = <0x136>;
		reg = <0x0 0x1411c000 0x0 0x1000>;
	};

	m4u@1411d000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0x12f 0x4>;
		phandle = <0x137>;
		reg = <0x0 0x1411d000 0x0 0x1000>;
	};

	m4u@1411e000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x0 0x130 0x4>;
		phandle = <0x141>;
		reg = <0x0 0x1411e000 0x0 0x1000>;
	};

	m4u@19010000 {
		#iommu-cells = <0x1>;
		cell-index = <0x2>;
		clock-names = "clock", "power";
		clocks = <0x6c 0xf 0x56 0x1d>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x189 0x4>;
		phandle = <0xb8>;
		reg = <0x0 0x19010000 0x0 0x1000>;
	};

	m4u@19011000 {
		cell-index = <0x2>;
		compatible = "mediatek,bank1_m4u2";
		interrupts = <0x0 0x18a 0x4>;
		phandle = <0x13b>;
		reg = <0x0 0x19011000 0x0 0x1000>;
	};

	m4u@19012000 {
		cell-index = <0x2>;
		compatible = "mediatek,bank2_m4u2";
		interrupts = <0x0 0x18b 0x4>;
		phandle = <0x13c>;
		reg = <0x0 0x19012000 0x0 0x1000>;
	};

	m4u@19013000 {
		cell-index = <0x2>;
		compatible = "mediatek,bank3_m4u2";
		interrupts = <0x0 0x18c 0x4>;
		phandle = <0x13d>;
		reg = <0x0 0x19013000 0x0 0x1000>;
	};

	m4u@19014000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u2";
		interrupts = <0x0 0x18d 0x4>;
		phandle = <0x143>;
		reg = <0x0 0x19014000 0x0 0x1000>;
	};

	m4u@19015000 {
		#iommu-cells = <0x1>;
		cell-index = <0x3>;
		clock-names = "clock", "power";
		clocks = <0x6c 0x10 0x56 0x1d>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x18e 0x4>;
		phandle = <0xc3>;
		reg = <0x0 0x19015000 0x0 0x1000>;
	};

	m4u@19016000 {
		cell-index = <0x3>;
		compatible = "mediatek,bank1_m4u3";
		interrupts = <0x0 0x18f 0x4>;
		phandle = <0x13e>;
		reg = <0x0 0x19016000 0x0 0x1000>;
	};

	m4u@19017000 {
		cell-index = <0x3>;
		compatible = "mediatek,bank2_m4u3";
		interrupts = <0x0 0x190 0x4>;
		phandle = <0x13f>;
		reg = <0x0 0x19017000 0x0 0x1000>;
	};

	m4u@19018000 {
		cell-index = <0x3>;
		compatible = "mediatek,bank3_m4u3";
		interrupts = <0x0 0x191 0x4>;
		phandle = <0x140>;
		reg = <0x0 0x19018000 0x0 0x1000>;
	};

	m4u@19019000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u3";
		interrupts = <0x0 0x192 0x4>;
		phandle = <0x144>;
		reg = <0x0 0x19019000 0x0 0x1000>;
	};

	m4u@1f027000 {
		#iommu-cells = <0x1>;
		cell-index = <0x1>;
		clock-names = "mdp-smi2-ck", "power";
		clocks = <0x6b 0x2b 0x56 0x13>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x1f2 0x4>;
		mediatek,larbs = <0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a>;
		phandle = <0xc2>;
		reg = <0x0 0x1f027000 0x0 0x1000>;
	};

	m4u@1f028000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank1_m4u1";
		interrupts = <0x0 0x1f3 0x4>;
		phandle = <0x138>;
		reg = <0x0 0x1f028000 0x0 0x1000>;
	};

	m4u@1f029000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank2_m4u1";
		interrupts = <0x0 0x1f4 0x4>;
		phandle = <0x139>;
		reg = <0x0 0x1f029000 0x0 0x1000>;
	};

	m4u@1f02a000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank3_m4u1";
		interrupts = <0x0 0x1f5 0x4>;
		phandle = <0x13a>;
		reg = <0x0 0x1f02a000 0x0 0x1000>;
	};

	m4u@1f02b000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u1";
		interrupts = <0x0 0x1f6 0x4>;
		phandle = <0x142>;
		reg = <0x0 0x1f02b000 0x0 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4>;
		phandle = <0x35>;
		reg = <0x0 0x13000000 0x0 0x4000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0x0 0x13fbb000 0x0 0x1000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist@17860000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17860000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x39>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x39>;
	};

	mcupm@10300000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xb2 0x4 0x0 0xb3 0x4 0x0 0xb4 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4>;
		reg = <0x0 0x10301000 0x0 0xb800 0x0 0x1031fce0 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fd80 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fe20 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fec0 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031ff60 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv";
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		phandle = <0xf9>;
		reg = <0x0 0xc53a000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x1cb>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x1cc>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x57 0x2>;
		phandle = <0x131>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x0 0x1025d000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md", "infra-ccif5-md";
		clocks = <0x56 0x0 0x3c 0x69 0x3c 0x38 0x3c 0x2c 0x3c 0x2f 0x3c 0x27 0x3c 0x28 0x3c 0x5f 0x3c 0x60 0x3c 0x6b 0x3c 0x5e>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4e 0x1 0x0 0xc2 0x4 0x0 0xc3 0x4>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0x2e>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdla@19036000 {
		compatible = "mtk,mdla";
		interrupts = <0x0 0x19d 0x4 0x0 0x19e 0x4>;
		phandle = <0x32>;
		reg = <0x0 0x19034000 0x0 0x1000 0x0 0x19036000 0x0 0x1000 0x0 0x19035000 0x0 0x1000 0x0 0x19038000 0x0 0x1000 0x0 0x1903a000 0x0 0x1000 0x0 0x19039000 0x0 0x1000 0x0 0x1d000000 0x0 0x100000 0x0 0x19020000 0x0 0x40000>;
	};

	mdp_aal0@1f00c000 {
		clock-names = "MDP_AAL0";
		clocks = <0x6b 0x4>;
		compatible = "mediatek,mdp_aal0";
		interrupts = <0x0 0x1d9 0x4>;
		phandle = <0x8b>;
		reg = <0x0 0x1f00c000 0x0 0x1000>;
	};

	mdp_aal1@1f00d000 {
		clock-names = "MDP_AAL1";
		clocks = <0x6b 0x14>;
		compatible = "mediatek,mdp_aal1";
		interrupts = <0x0 0x1da 0x4>;
		phandle = <0x8c>;
		reg = <0x0 0x1f00d000 0x0 0x1000>;
	};

	mdp_aal2@1f00e000 {
		clock-names = "MDP_AAL2";
		clocks = <0x6b 0xa>;
		compatible = "mediatek,mdp_aal2";
		interrupts = <0x0 0x1db 0x4>;
		phandle = <0x8d>;
		reg = <0x0 0x1f00e000 0x0 0x1000>;
	};

	mdp_aal3@1f00f000 {
		clock-names = "MDP_AAL3";
		clocks = <0x6b 0x1a>;
		compatible = "mediatek,mdp_aal3";
		interrupts = <0x0 0x1dc 0x4>;
		phandle = <0x8e>;
		reg = <0x0 0x1f00f000 0x0 0x1000>;
	};

	mdp_aal4@14010000 {
		clock-names = "DRE3_AAL0";
		clocks = <0x62 0x7>;
		compatible = "mediatek,mdp_aal4", "mediatek,mt6885-dmdp-aal";
		interrupts = <0x0 0x11d 0x4>;
		phandle = <0xa2>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	mdp_aal5@14110000 {
		clock-names = "DRE3_AAL1";
		clocks = <0x62 0x8>;
		compatible = "mediatek,mdp_aal5", "mediatek,mt6885-dmdp-aal";
		interrupts = <0x0 0x11d 0x4>;
		phandle = <0xa4>;
		reg = <0x0 0x14110000 0x0 0x1000>;
	};

	mdp_color0@1f02c000 {
		clock-names = "MDP_COLOR0";
		clocks = <0x6b 0xc>;
		compatible = "mediatek,mdp_color0";
		interrupts = <0x0 0x22b 0x4>;
		phandle = <0x8f>;
		reg = <0x0 0x1f02c000 0x0 0x1000>;
	};

	mdp_color1@1f02d000 {
		clock-names = "MDP_COLOR1";
		clocks = <0x6b 0x1c>;
		compatible = "mediatek,mdp_color1";
		interrupts = <0x0 0x22c 0x4>;
		phandle = <0x90>;
		reg = <0x0 0x1f02d000 0x0 0x1000>;
	};

	mdp_fg0@1f00a000 {
		clock-names = "MDP_FG0";
		clocks = <0x6b 0x2>;
		compatible = "mediatek,mdp_fg0";
		interrupts = <0x0 0x1d7 0x4>;
		phandle = <0x93>;
		reg = <0x0 0x1f00a000 0x0 0x1000>;
	};

	mdp_fg1@1f00b000 {
		clock-names = "MDP_FG1";
		clocks = <0x6b 0x12>;
		compatible = "mediatek,mdp_fb1";
		interrupts = <0x0 0x1d8 0x4>;
		phandle = <0x94>;
		reg = <0x0 0x1f00b000 0x0 0x1000>;
	};

	mdp_gce_clock@10318000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mdp_gce_clock", "syscon";
		phandle = <0x156>;
		reg = <0x0 0x10318000 0x0 0x1000>;
	};

	mdp_hdr0@1f010000 {
		clock-names = "MDP_HDR0";
		clocks = <0x6b 0x3>;
		compatible = "mediatek,mdp_hdr0";
		interrupts = <0x0 0x1dd 0x4>;
		phandle = <0x91>;
		reg = <0x0 0x1f010000 0x0 0x1000>;
	};

	mdp_hdr1@1f011000 {
		clock-names = "MDP_HDR1";
		clocks = <0x6b 0x13>;
		compatible = "mediatek,mdp_hdr1";
		interrupts = <0x0 0x1de 0x4>;
		phandle = <0x92>;
		reg = <0x0 0x1f011000 0x0 0x1000>;
	};

	mdp_hdr4@14011000 {
		compatible = "mediatek,mdp_hdr4";
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	mdp_hdr5@14111000 {
		compatible = "mediatek,mdp_hdr5";
		reg = <0x0 0x14111000 0x0 0x1000>;
	};

	mdp_mutex@1f001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x6b 0x10>;
		compatible = "mediatek,mdp_mutex";
		interrupts = <0x0 0x1d2 0x4>;
		phandle = <0x7a>;
		reg = <0x0 0x1f001000 0x0 0x1000>;
	};

	mdp_rdma0@1f006000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsv_0_2_pass1_done = <0xc5>;
		camsv_0_pass1_done = <0xc4>;
		camsv_1_pass1_done = <0xc6>;
		camsv_2_pass1_done = <0xc7>;
		camsv_3_pass1_done = <0xc8>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		clocks = <0x6b 0x1 0x3c 0xb 0x3c 0x1b>;
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread0_frame_done = <0x1>;
		dip2_cq_thread10_frame_done = <0xb>;
		dip2_cq_thread11_frame_done = <0xc>;
		dip2_cq_thread12_frame_done = <0xd>;
		dip2_cq_thread13_frame_done = <0xe>;
		dip2_cq_thread14_frame_done = <0xf>;
		dip2_cq_thread15_frame_done = <0x10>;
		dip2_cq_thread16_frame_done = <0x11>;
		dip2_cq_thread17_frame_done = <0x12>;
		dip2_cq_thread18_frame_done = <0x13>;
		dip2_cq_thread19_frame_done = <0x14>;
		dip2_cq_thread1_frame_done = <0x2>;
		dip2_cq_thread20_frame_done = <0x15>;
		dip2_cq_thread21_frame_done = <0x16>;
		dip2_cq_thread23_frame_done = <0x18>;
		dip2_cq_thread2_frame_done = <0x3>;
		dip2_cq_thread3_frame_done = <0x4>;
		dip2_cq_thread4_frame_done = <0x5>;
		dip2_cq_thread5_frame_done = <0x6>;
		dip2_cq_thread6_frame_done = <0x7>;
		dip2_cq_thread7_frame_done = <0x8>;
		dip2_cq_thread8_frame_done = <0x9>;
		dip2_cq_thread9_frame_done = <0xa>;
		dip_cq_thread0_frame_done = <0x21>;
		dip_cq_thread10_frame_done = <0x2b>;
		dip_cq_thread11_frame_done = <0x2c>;
		dip_cq_thread12_frame_done = <0x2d>;
		dip_cq_thread13_frame_done = <0x2e>;
		dip_cq_thread14_frame_done = <0x2f>;
		dip_cq_thread15_frame_done = <0x30>;
		dip_cq_thread16_frame_done = <0x31>;
		dip_cq_thread17_frame_done = <0x32>;
		dip_cq_thread18_frame_done = <0x33>;
		dip_cq_thread19_frame_done = <0x34>;
		dip_cq_thread1_frame_done = <0x22>;
		dip_cq_thread20_frame_done = <0x35>;
		dip_cq_thread21_frame_done = <0x36>;
		dip_cq_thread23_frame_done = <0x38>;
		dip_cq_thread2_frame_done = <0x23>;
		dip_cq_thread3_frame_done = <0x24>;
		dip_cq_thread4_frame_done = <0x25>;
		dip_cq_thread5_frame_done = <0x26>;
		dip_cq_thread6_frame_done = <0x27>;
		dip_cq_thread7_frame_done = <0x28>;
		dip_cq_thread8_frame_done = <0x29>;
		dip_cq_thread9_frame_done = <0x2a>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_mutex_reg = <0x14120000 0x1000>;
		dma_r1_error_m0_int = <0xdf>;
		dre30_hist_sram_start = <0x600>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x11d>;
		img_dl_relay2_sof = <0x11e>;
		img_dl_relay3_sof = <0x11f>;
		img_dl_relay_sof = <0x11c>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interrupts = <0x0 0x1d3 0x4>;
		ipe_event_tx_frame_done_0 = <0x81>;
		ipe_event_tx_frame_done_1 = <0x82>;
		ipe_event_tx_frame_done_3 = <0x84>;
		ipe_event_tx_frame_done_4 = <0x85>;
		isp_frame_done_a = <0xc1>;
		isp_frame_done_b = <0xc2>;
		isp_frame_done_c = <0xc3>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x9f 0xa 0x0 0x1 0x76 0xc 0x0 0x1 0x76 0xd 0x0 0x1 0x76 0xe 0x0 0x1 0x76 0x15 0x0 0x1 0x76 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0x8b>;
		mdp_aal1 = <0x8c>;
		mdp_aal1_frame_done = <0x13c>;
		mdp_aal1_sof = <0x107>;
		mdp_aal2 = <0x8d>;
		mdp_aal2_frame_done = <0x13b>;
		mdp_aal2_sof = <0x108>;
		mdp_aal3 = <0x8e>;
		mdp_aal3_frame_done = <0x13a>;
		mdp_aal3_sof = <0x109>;
		mdp_aal_frame_done = <0x13d>;
		mdp_aal_sof = <0x106>;
		mdp_color0 = <0x8f>;
		mdp_color1 = <0x90>;
		mdp_color1_frame_done = <0x138>;
		mdp_color_frame_done = <0x139>;
		mdp_fg0 = <0x93>;
		mdp_fg0_frame_done = <0x137>;
		mdp_fg0_sof = <0x104>;
		mdp_fg1 = <0x94>;
		mdp_fg1_frame_done = <0x136>;
		mdp_fg1_sof = <0x105>;
		mdp_hdr0 = <0x91>;
		mdp_hdr0_frame_done = <0x135>;
		mdp_hdr0_sof = <0x10a>;
		mdp_hdr1 = <0x92>;
		mdp_hdr1_frame_done = <0x134>;
		mdp_hdr1_sof = <0x10b>;
		mdp_rdma0 = <0x7b>;
		mdp_rdma0_frame_done = <0x133>;
		mdp_rdma0_rst_done = <0x157>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1 = <0x7c>;
		mdp_rdma1_frame_done = <0x132>;
		mdp_rdma1_rst_done = <0x156>;
		mdp_rdma1_sof = <0x101>;
		mdp_rdma2 = <0x7d>;
		mdp_rdma2_frame_done = <0x131>;
		mdp_rdma2_sof = <0x102>;
		mdp_rdma2_sw_rst_done = <0x155>;
		mdp_rdma3 = <0x7e>;
		mdp_rdma3_frame_done = <0x130>;
		mdp_rdma3_sof = <0x103>;
		mdp_rdma3_sw_rst_done = <0x154>;
		mdp_rsz0 = <0x7f>;
		mdp_rsz0_frame_done = <0x12f>;
		mdp_rsz0_sof = <0x10c>;
		mdp_rsz1 = <0x80>;
		mdp_rsz1_frame_done = <0x12e>;
		mdp_rsz1_sof = <0x10d>;
		mdp_rsz2 = <0x81>;
		mdp_rsz2_frame_done = <0x12d>;
		mdp_rsz2_sof = <0x10e>;
		mdp_rsz3 = <0x82>;
		mdp_rsz3_frame_done = <0x12c>;
		mdp_rsz3_sof = <0x10f>;
		mdp_tcc0 = <0x95>;
		mdp_tcc0_frame_done = <0x12b>;
		mdp_tcc0_sof = <0x118>;
		mdp_tcc1 = <0x96>;
		mdp_tcc1_frame_done = <0x12a>;
		mdp_tcc1_sof = <0x119>;
		mdp_tcc2 = <0x97>;
		mdp_tcc2_frame_done = <0x129>;
		mdp_tcc2_sof = <0x11a>;
		mdp_tcc3 = <0x98>;
		mdp_tcc3_frame_done = <0x128>;
		mdp_tcc3_sof = <0x11b>;
		mdp_tdshp0 = <0x87>;
		mdp_tdshp1 = <0x88>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp1_sof = <0x115>;
		mdp_tdshp2 = <0x89>;
		mdp_tdshp2_frame_done = <0x125>;
		mdp_tdshp2_sof = <0x116>;
		mdp_tdshp3 = <0x8a>;
		mdp_tdshp3_frame_done = <0x124>;
		mdp_tdshp3_sof = <0x117>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x114>;
		mdp_wrot0 = <0x83>;
		mdp_wrot0_rst_done = <0x153>;
		mdp_wrot0_sof = <0x110>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0x84>;
		mdp_wrot1_rst_done = <0x152>;
		mdp_wrot1_sof = <0x111>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot2 = <0x85>;
		mdp_wrot2_sof = <0x112>;
		mdp_wrot2_sw_rst_done = <0x151>;
		mdp_wrot2_write_frame_done = <0x121>;
		mdp_wrot3 = <0x86>;
		mdp_wrot3_sof = <0x113>;
		mdp_wrot3_sw_rst_done = <0x150>;
		mdp_wrot3_write_frame_done = <0x120>;
		mediatek,mailbox-gce = <0x71>;
		mediatek,mailbox-gce-m = <0x76>;
		mm_mutex = <0x7a>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x6b>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		mraw_0_pass1_done = <0xc9>;
		mraw_1_pass1_done = <0xca>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0x7b>;
		reg = <0x0 0x1f006000 0x0 0x1000>;
		rsc_frame_done = <0x83>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		seninf_0_fifo_full = <0xcb>;
		seninf_1_fifo_full = <0xcc>;
		seninf_2_fifo_full = <0xcd>;
		seninf_3_fifo_full = <0xce>;
		seninf_4_fifo_full = <0xcf>;
		seninf_5_fifo_full = <0xd0>;
		seninf_6_fifo_full = <0xd1>;
		seninf_7_fifo_full = <0xd2>;
		seninf_cam10_fifo_full = <0xd5>;
		seninf_cam11_fifo_full = <0xd6>;
		seninf_cam12_fifo_full = <0xd7>;
		seninf_cam8_fifo_full = <0xd3>;
		seninf_cam9_fifo_full = <0xd4>;
		stream_done_0 = <0x140>;
		stream_done_1 = <0x141>;
		stream_done_10 = <0x14a>;
		stream_done_11 = <0x14b>;
		stream_done_12 = <0x14c>;
		stream_done_13 = <0x14d>;
		stream_done_14 = <0x14e>;
		stream_done_15 = <0x14f>;
		stream_done_2 = <0x142>;
		stream_done_3 = <0x143>;
		stream_done_4 = <0x144>;
		stream_done_5 = <0x145>;
		stream_done_6 = <0x146>;
		stream_done_7 = <0x147>;
		stream_done_8 = <0x148>;
		stream_done_9 = <0x149>;
		tg_graberr_a_int_dly = <0xd9>;
		tg_graberr_b_int_dly = <0xdb>;
		tg_graberr_c_int = <0xdd>;
		tg_ovrun_a_int_dly = <0xd8>;
		tg_ovrun_b_int_dly = <0xda>;
		tg_ovrun_c_int = <0xdc>;
		tg_ovrun_m0_int = <0xde>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wpe_a_frame_done = <0x37>;
		wpe_b_frame_done = <0x17>;
	};

	mdp_rdma1@1f007000 {
		clock-names = "MDP_RDMA1";
		clocks = <0x6b 0x11>;
		compatible = "mediatek,mdp_rdma1";
		interrupts = <0x0 0x1d4 0x4>;
		phandle = <0x7c>;
		reg = <0x0 0x1f007000 0x0 0x1000>;
	};

	mdp_rdma2@1f008000 {
		clock-names = "MDP_RDMA2";
		clocks = <0x6b 0x9>;
		compatible = "mediatek,mdp_rdma2";
		interrupts = <0x0 0x1d5 0x4>;
		phandle = <0x7d>;
		reg = <0x0 0x1f008000 0x0 0x1000>;
	};

	mdp_rdma3@1f009000 {
		clock-names = "MDP_RDMA3";
		clocks = <0x6b 0x19>;
		compatible = "mediatek,mdp_rdma3";
		interrupts = <0x0 0x1d6 0x4>;
		phandle = <0x7e>;
		reg = <0x0 0x1f009000 0x0 0x1000>;
	};

	mdp_rdma4@1400f000 {
		compatible = "mediatek,mdp_rdma4";
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	mdp_rdma5@1410f000 {
		compatible = "mediatek,mdp_rdma5";
		reg = <0x0 0x1410f000 0x0 0x1000>;
	};

	mdp_rsz0@1f012000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x6b 0x5>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0x1df 0x4>;
		phandle = <0x7f>;
		reg = <0x0 0x1f012000 0x0 0x1000>;
	};

	mdp_rsz1@1f013000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x6b 0x15>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0x1e0 0x4>;
		phandle = <0x80>;
		reg = <0x0 0x1f013000 0x0 0x1000>;
	};

	mdp_rsz2@1f014000 {
		clock-names = "MDP_RSZ2";
		clocks = <0x6b 0xb>;
		compatible = "mediatek,mdp_rsz2";
		interrupts = <0x0 0x1e1 0x4>;
		phandle = <0x81>;
		reg = <0x0 0x1f014000 0x0 0x1000>;
	};

	mdp_rsz3@1f015000 {
		clock-names = "MDP_RSZ3";
		clocks = <0x6b 0x1b>;
		compatible = "mediatek,mdp_rsz3";
		interrupts = <0x0 0x1e2 0x4>;
		phandle = <0x82>;
		reg = <0x0 0x1f015000 0x0 0x1000>;
	};

	mdp_rsz4@14012000 {
		compatible = "mediatek,mdp_rsz4";
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	mdp_rsz5@14112000 {
		compatible = "mediatek,mdp_rsz5";
		reg = <0x0 0x14112000 0x0 0x1000>;
	};

	mdp_smi_common@1f002000 {
		clock-names = "scp-mdp", "mdp-smi1", "mdp-smi2";
		clocks = <0x56 0x13 0x6b 0x29 0x6b 0x2b>;
		compatible = "mediatek,mdp_smi_common", "mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		phandle = <0x79>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	mdp_smi_subcom1@1f024000 {
		clock-names = "scp-mdp";
		clocks = <0x56 0x13>;
		compatible = "mediatek,mdp_smi_subcom1", "mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x0 0x1f024000 0x0 0x3000>;
	};

	mdp_smi_subcom@1f023000 {
		clock-names = "scp-mdp";
		clocks = <0x56 0x13>;
		compatible = "mediatek,mdp_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x0 0x1f023000 0x0 0x1000>;
	};

	mdp_tcc0@1f01e000 {
		clock-names = "MDP_TCC0";
		clocks = <0x6b 0x7>;
		compatible = "mediatek,mdp_tcc0";
		interrupts = <0x0 0x1eb 0x4>;
		phandle = <0x95>;
		reg = <0x0 0x1f01e000 0x0 0x1000>;
	};

	mdp_tcc1@1f01f000 {
		clock-names = "MDP_TCC1";
		clocks = <0x6b 0x17>;
		compatible = "mediatek,mdp_tcc1";
		interrupts = <0x0 0x1ec 0x4>;
		phandle = <0x96>;
		reg = <0x0 0x1f01f000 0x0 0x1000>;
	};

	mdp_tcc2@1f010000 {
		clock-names = "MDP_TCC2";
		clocks = <0x6b 0xe>;
		compatible = "mediatek,mdp_tcc2";
		interrupts = <0x0 0x1ed 0x4>;
		phandle = <0x97>;
		reg = <0x0 0x1f020000 0x0 0x1000>;
	};

	mdp_tcc3@1f011000 {
		clock-names = "MDP_TCC3";
		clocks = <0x6b 0x1e>;
		compatible = "mediatek,mdp_tcc3";
		interrupts = <0x0 0x1ee 0x4>;
		phandle = <0x98>;
		reg = <0x0 0x1f021000 0x0 0x1000>;
	};

	mdp_tdshp0@1f01a000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x6b 0x6>;
		compatible = "mediatek,mdp_tdshp0";
		interrupts = <0x0 0x1e7 0x4>;
		phandle = <0x87>;
		reg = <0x0 0x1f01a000 0x0 0x1000>;
	};

	mdp_tdshp1@1f01b000 {
		clock-names = "MDP_TDSHP1";
		clocks = <0x6b 0x16>;
		compatible = "mediatek,mdp_tdshp1";
		interrupts = <0x0 0x1e8 0x4>;
		phandle = <0x88>;
		reg = <0x0 0x1f01b000 0x0 0x1000>;
	};

	mdp_tdshp2@1f01c000 {
		clock-names = "MDP_TDSHP2";
		clocks = <0x6b 0xd>;
		compatible = "mediatek,mdp_tdshp2";
		interrupts = <0x0 0x1e9 0x4>;
		phandle = <0x89>;
		reg = <0x0 0x1f01c000 0x0 0x1000>;
	};

	mdp_tdshp3@1f01d000 {
		clock-names = "MDP_TDSHP3";
		clocks = <0x6b 0x1d>;
		compatible = "mediatek,mdp_tdshp3";
		interrupts = <0x0 0x1ea 0x4>;
		phandle = <0x8a>;
		reg = <0x0 0x1f01d000 0x0 0x1000>;
	};

	mdp_tdshp4@14013000 {
		compatible = "mediatek,mdp_tdshp4";
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	mdp_tdshp5@14113000 {
		compatible = "mediatek,mdp_tdshp5";
		reg = <0x0 0x14113000 0x0 0x1000>;
	};

	mdp_wrot0@1f016000 {
		clock-names = "MDP_WROT0";
		clocks = <0x6b 0x8>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0x1e3 0x4>;
		phandle = <0x83>;
		reg = <0x0 0x1f016000 0x0 0x1000>;
	};

	mdp_wrot1@1f017000 {
		clock-names = "MDP_WROT1";
		clocks = <0x6b 0x18>;
		compatible = "mediatek,mdp_wrot1";
		interrupts = <0x0 0x1e4 0x4>;
		phandle = <0x84>;
		reg = <0x0 0x1f017000 0x0 0x1000>;
	};

	mdp_wrot2@1f018000 {
		clock-names = "MDP_WROT2";
		clocks = <0x6b 0xf>;
		compatible = "mediatek,mdp_wrot2";
		interrupts = <0x0 0x1e5 0x4>;
		phandle = <0x85>;
		reg = <0x0 0x1f018000 0x0 0x1000>;
	};

	mdp_wrot3@1f019000 {
		clock-names = "MDP_WROT3";
		clocks = <0x6b 0x1f>;
		compatible = "mediatek,mdp_wrot3";
		interrupts = <0x0 0x1e6 0x4>;
		phandle = <0x86>;
		reg = <0x0 0x1f019000 0x0 0x1000>;
	};

	mdpsys_config@1f000000 {
		#clock-cells = <0x1>;
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_ASYNC2", "MDP_IMG_DL_ASYNC3", "MDP_IMG0_IMG_DL_ASYNC0", "MDP_IMG0_IMG_DL_ASYNC1", "MDP_IMG1_IMG_DL_ASYNC2", "MDP_IMG1_IMG_DL_ASYNC3", "MDP_APB_BUS", "MDP_APMCU_GALS";
		clocks = <0x6b 0x26 0x6b 0x27 0x6b 0x28 0x6b 0x2a 0x6b 0x2c 0x6b 0x2d 0x6b 0x2e 0x6b 0x2f 0x6b 0x20 0x6b 0x22>;
		compatible = "mediatek,mdpsys_config", "syscon";
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x6b>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x191>;
		prot-sharedmem-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@15810000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mfb@15812000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0@10217000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1@10218000 {
		compatible = "mediatek,mipi_rx_ana_csi1";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	mipi_tx_config@11e50000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x3b>;
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6885-mipi-tx";
		phandle = <0xa3>;
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mipi_tx_config@11e60000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx1_pll";
		clocks = <0x3b>;
		compatible = "mediatek,mipi_tx_config1", "mediatek,mt6885-mipi-tx";
		phandle = <0xa5>;
		reg = <0x0 0x11e60000 0x0 0x1000>;
		status = "disabled";
	};

	mm_vpu_m0_sub_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x1025e000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10309000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1025f000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030a000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030b000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030c000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	mmc@11230000 {
		clock-names = "source", "hclk", "source_cg";
		clocks = <0x75 0x75 0x75>;
		compatible = "mediatek,mt6885-mmc";
		interrupts = <0x0 0x63 0x4>;
		phandle = <0x152>;
		reg = <0x0 0x11230000 0x0 0x1000>;
		status = "disabled";
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2", "cam_step3";
		cam_larb = <0xd 0xe 0x10 0x11 0x12 0x17 0x18>;
		cam_step0 = <0x270 0x1 0x2 0x10>;
		cam_step1 = <0x1f3 0x1 0x2 0x11>;
		cam_step2 = <0x188 0x1 0x2 0x12>;
		cam_step3 = <0x138 0x1 0x2 0xc>;
		ccu_freq = "ccu_step0", "ccu_step1", "ccu_step2", "ccu_step3";
		ccu_step0 = <0x1f3 0x1 0x9 0x11>;
		ccu_step1 = <0x188 0x1 0x9 0x12>;
		ccu_step2 = <0x16c 0x1 0x9 0x15>;
		ccu_step3 = <0x138 0x1 0x9 0xc>;
		clock-names = "TOP_MUX_DISP", "TOP_MUX_MDP", "TOP_MUX_CAM", "TOP_MUX_IMG1", "TOP_MUX_IMG2", "TOP_MUX_VENC", "TOP_MUX_VDEC", "TOP_MUX_DPE", "TOP_MUX_IPE", "TOP_MUX_CCU", "TOP_MAINPLL_D4", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D5_D2", "TOP_TVDPLL_CK", "TOP_MAINPLL_D4_D2", "TOP_UNIVPLL_D4", "TOP_UNIVPLL_D5", "TOP_MMPLL_D7", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6", "TOP_MAINPLL_D6", "TOP_MUX_DP";
		clocks = <0x3a 0x5 0x3a 0x6 0x3a 0xb 0x3a 0x7 0x3a 0x8 0x3a 0x38 0x3a 0x39 0x3a 0xa 0x3a 0x9 0x3a 0xc 0x3a 0x4c 0x3a 0x6a 0x3a 0x62 0x3a 0x66 0x3a 0x7e 0x3a 0x4d 0x3a 0x61 0x3a 0x65 0x3a 0x7b 0x3a 0x74 0x3a 0x79 0x3a 0x55 0x3a 0x25>;
		comm_freq = "disp_freq", "mdp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "disp_step0", "disp_step1", "disp_step2", "disp_step3";
		disp_step0 = <0x222 0x1 0x0 0xa>;
		disp_step1 = <0x1a0 0x1 0x0 0xb>;
		disp_step2 = <0x138 0x1 0x0 0xc>;
		disp_step3 = <0xf9 0x1 0x0 0xd>;
		dpe_freq = "dpe_step0", "dpe_step1", "dpe_step2", "dpe_step3";
		dpe_step0 = <0x222 0x1 0x7 0xa>;
		dpe_step1 = <0x1ca 0x1 0x7 0x14>;
		dpe_step2 = <0x16c 0x1 0x7 0x15>;
		dpe_step3 = <0x138 0x1 0x7 0xc>;
		fmeter_mux_ids = <0x5 0x6 0xb 0x7 0x8 0x38 0x39 0xa 0x9>;
		img2_freq = "img2_step0", "img2_step1", "img2_step2", "img2_step3";
		img2_step0 = <0x270 0x1 0x4 0x10>;
		img2_step1 = <0x1a0 0x1 0x4 0xb>;
		img2_step2 = <0x157 0x1 0x4 0x13>;
		img2_step3 = <0x111 0x1 0x4 0xf>;
		img_freq = "img_step0", "img_step1", "img_step2", "img_step3";
		img_step0 = <0x270 0x1 0x3 0x10>;
		img_step1 = <0x1a0 0x1 0x3 0xb>;
		img_step2 = <0x157 0x1 0x3 0x13>;
		img_step3 = <0x111 0x1 0x3 0xf>;
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2", "ipe_step3";
		ipe_step0 = <0x222 0x1 0x8 0xa>;
		ipe_step1 = <0x1a0 0x1 0x8 0xb>;
		ipe_step2 = <0x138 0x1 0x8 0xc>;
		ipe_step3 = <0x111 0x1 0x8 0xf>;
		larb0 = <0x8 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x9 0x8 0x7 0x7>;
		larb1 = <0x8 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x9 0x8 0x7 0x7>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb18 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb2 = <0x7 0x7 0x8 0x8 0x8 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x6 0x7>;
		larb3 = <0x7 0x7 0x8 0x8 0x8 0x8>;
		larb4 = <0x6 0x7 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x7>;
		larb5 = <0x7 0x7 0x6 0x7 0x7 0x8 0x7 0x7>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x7 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x8 0x7 0x8 0x8 0x7 0x8 0x8>;
		larb8 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x7 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x8 0x7 0x8 0x8 0x7 0x8 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb_groups = <0x0 0x1 0x2 0x3 0x4 0x5 0x7 0x8 0x9 0xb 0xd 0xe 0x10 0x11 0x12 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2", "mdp_step3";
		mdp_step0 = <0x252 0x1 0x1 0xe>;
		mdp_step1 = <0x1a0 0x1 0x1 0xb>;
		mdp_step2 = <0x138 0x1 0x1 0xc>;
		mdp_step3 = <0x111 0x1 0x1 0xf>;
		vcore-supply = <0x4b>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2", "vdec_step3";
		vdec_step0 = <0x222 0x1 0x6 0xa>;
		vdec_step1 = <0x1a0 0x1 0x6 0xb>;
		vdec_step2 = <0x138 0x1 0x6 0xc>;
		vdec_step3 = <0xf9 0x1 0x6 0xd>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2", "venc_step3";
		venc_step0 = <0x270 0x1 0x5 0x10>;
		venc_step1 = <0x1a0 0x1 0x5 0xb>;
		venc_step2 = <0x138 0x1 0x5 0xc>;
		venc_step3 = <0x111 0x1 0x5 0xf>;
		vopp_steps = <0x1 0x2 0x3 0x4>;
	};

	mmsram@1f005000 {
		clock-names = "scp_mdp", "mdp_apmcu_gals", "mdp_smi0", "mdp_smi1", "mdp_smi2", "mdp_mmsysram";
		clocks = <0x56 0x13 0x6b 0x22 0x6b 0x25 0x6b 0x29 0x6b 0x2b 0x6b 0x21>;
		compatible = "mediatek,mmsram";
		interrupts = <0x0 0x1ef 0x4>;
		reg = <0x0 0x1f005000 0x0 0x1000 0x0 0x1e000000 0x0 0x160000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x1f8 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x1c7>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11e10000 0x0 0x1000>;
	};

	msdc@11230000 {
		#clock-cells = <0x1>;
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x3c 0x21 0x3c 0x1f 0x3c 0x51>;
		compatible = "mediatek,msdc", "syscon";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x63 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xfe>;
		pinctl = <0x46>;
		pinctl_hs200 = <0x48>;
		pinctl_hs400 = <0x47>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x49>;
		status = "disable";
		vcore-supply = <0x4b>;
		vmmc-supply = <0x4a>;
	};

	msdc@11240000 {
		bus-width = <0x4>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		cd-gpios = <0x2 0x17 0x0>;
		cd_level = [00];
		clk_src = [04];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x3c 0x2a 0x3c 0x20>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x67 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		phandle = <0xff>;
		pinctl = <0x4c>;
		pinctl_ddr50 = <0x4f>;
		pinctl_hs200 = <0x50>;
		pinctl_sdr104 = <0x4d>;
		pinctl_sdr50 = <0x4e>;
		reg = <0x0 0x11240000 0x0 0x1000>;
		register_setting = <0x51>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "disabled";
		vmmc-supply = <0x52>;
		vqmmc-supply = <0x53>;
	};

	msf@15010000 {
		clock-names = "MFB_CG_IMG1_LARB9", "MFB_CG_IMG1_MSS", "MFB_CG_IMG1_MFB";
		clocks = <0xab 0x1 0xab 0x6 0xab 0x4>;
		compatible = "mediatek,msf";
		interrupts = <0x0 0x15a 0x4>;
		mboxes = <0x76 0x14 0x0 0x1>;
		msf_frame_done = [00 36];
		msf_token = [02 9a];
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	msfdl@15010000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x0 0x15a 0x4>;
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	mss@15012000 {
		compatible = "mediatek,mss";
		interrupts = <0x0 0x15d 0x4>;
		mboxes = <0x76 0x13 0x0 0x1>;
		mss_frame_done = [00 38];
		mss_token = [02 99];
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mssdl@15012000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x0 0x15d 0x4>;
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mt6315_them_intr {
		compatible = "mediatek,mt6315_therm_intr";
		interrupt-names = "6315_6_temp_l", "6315_6_temp_h", "6315_6_rcs0", "6315_7_temp_l", "6315_7_temp_h", "6315_7_rcs0";
		interrupts-extended = <0x99 0x4 0x1 0x99 0x5 0x1 0x99 0x6 0x4 0x9a 0x4 0x1 0x9a 0x5 0x1 0x9a 0x6 0x4>;
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x54>;
		phandle = <0xea>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		phandle = <0xef>;
		status = "ok";

		ldo1 {
			phandle = <0xf0>;
			regulator-always-on;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0xf1>;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x53>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x52>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x325aa0>;
			regulator-min-microvolt = <0x325aa0>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		phandle = <0xee>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-always-on;
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x2>;
		interrupt-controller;
		mt6360,intr_gpio = <0x2 0x3 0x0>;
		mt6360,intr_gpio_num = <0x3>;
		phandle = <0x3>;
		status = "ok";

		adc {
			#io-channel-cells = <0x1>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			interrupt-parent = <0x3>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			phandle = <0x4>;
		};

		chg {
			aicc_once = <0x1>;
			aicr = <0x7a120>;
			batoc_notify = <0x0>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x426030>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			ichg = <0x1e8480>;
			ieoc = <0x249f0>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			io-channels = <0x4 0x0 0x4 0x1 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x8 0x4 0xa>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			mivr = <0x432380>;
			post_aicc = <0x1>;
			safety_timer = <0xc>;
		};

		core {
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x1>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			ldo5_otp_en = <0x0>;
			mren = <0x1>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			interrupt-parent = <0x3>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
		};
	};

	mt6360_pmu_eint {
		phandle = <0x1c5>;
	};

	mt6885-afe-pcm@11210000 {
		apmixed = <0xa0>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_i2s6_m_sel", "top_i2s7_m_sel", "top_i2s8_m_sel", "top_i2s9_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_apll12_div6", "top_apll12_div7", "top_apll12_div8", "top_apll12_div9", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0xc5 0x1 0xc5 0x8 0xc5 0x9 0xc5 0x7 0xc5 0x16 0xc5 0x2 0xc5 0x3 0xc5 0x5 0xc5 0x4 0xc5 0x6 0xc5 0xa 0xc5 0xb 0xc5 0x13 0xc5 0x14 0xc5 0x15 0xc5 0x17 0xc5 0x18 0xc5 0x19 0xc5 0x1a 0xc5 0x1b 0x56 0x15 0x3c 0x2e 0x3c 0x39 0x3a 0x20 0x3a 0x21 0x3a 0x4e 0x3a 0x34 0x3a 0x70 0x3a 0x35 0x3a 0x71 0x3a 0x30 0x3a 0x9d 0x3a 0x31 0x3a 0xa0 0x3a 0xa4 0x3a 0xa5 0x3a 0xa6 0x3a 0xa7 0x3a 0xa8 0x3a 0xa9 0x3a 0xaa 0x3a 0xab 0x3a 0xac 0x3a 0xad 0x3a 0xae 0x3a 0xaf 0x3a 0xb0 0x3a 0xb1 0x3a 0xb2 0x3a 0xb3 0x3a 0xb4 0x3a 0xb5 0x3a 0xb6 0x3a 0xb7 0x3a 0xb8 0x3a 0x3d 0x3b>;
		compatible = "mediatek,mt6885-sound";
		infracfg_ao = <0x3c>;
		interrupts = <0x0 0xca 0x4>;
		phandle = <0xeb>;
		pinctrl-0 = <0xc6>;
		pinctrl-1 = <0xc7>;
		pinctrl-10 = <0xd0>;
		pinctrl-11 = <0xd1>;
		pinctrl-12 = <0xd2>;
		pinctrl-13 = <0xd3>;
		pinctrl-14 = <0xd4>;
		pinctrl-15 = <0xd5>;
		pinctrl-16 = <0xd6>;
		pinctrl-17 = <0xd7>;
		pinctrl-18 = <0xd8>;
		pinctrl-19 = <0xd9>;
		pinctrl-2 = <0xc8>;
		pinctrl-20 = <0xda>;
		pinctrl-21 = <0xdb>;
		pinctrl-22 = <0xdc>;
		pinctrl-23 = <0xdd>;
		pinctrl-24 = <0xde>;
		pinctrl-25 = <0xdf>;
		pinctrl-26 = <0xe0>;
		pinctrl-27 = <0xe1>;
		pinctrl-28 = <0xe2>;
		pinctrl-29 = <0xe3>;
		pinctrl-3 = <0xc9>;
		pinctrl-30 = <0xe4>;
		pinctrl-31 = <0xe5>;
		pinctrl-32 = <0xe6>;
		pinctrl-33 = <0xe7>;
		pinctrl-34 = <0xe8>;
		pinctrl-35 = <0xe9>;
		pinctrl-4 = <0xca>;
		pinctrl-5 = <0xcb>;
		pinctrl-6 = <0xcc>;
		pinctrl-7 = <0xcd>;
		pinctrl-8 = <0xce>;
		pinctrl-9 = <0xcf>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "aud_gpio_i2s6_off", "aud_gpio_i2s6_on", "aud_gpio_i2s7_off", "aud_gpio_i2s7_on", "aud_gpio_i2s8_off", "aud_gpio_i2s8_on", "aud_gpio_i2s9_off", "aud_gpio_i2s9_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso_ch34_off", "aud_dat_miso_ch34_on";
		reg = <0x0 0x11210000 0x0 0x2000>;
		topckgen = <0x3a>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x1c1>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0x149>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x1>;
		interrupts = <0x0 0x175 0x4>;
		mediatek,infracfg = <0x3c>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0xc4>;
		reg = <0x0 0x18830000 0x0 0x2000 0x0 0x18840000 0x0 0x20000>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x2a 0x2b 0x2c>;
		irq-remain = <0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24>;
		phandle = <0xf6>;
		ranges;
		resource-ctrl = <0x25 0x26 0x27 0x28 0x29>;
		suspend-method = "s2idle";

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				phandle = <0x2a>;
				value = <0x1>;
			};

			rc_dram {
				id = <0x2>;
				phandle = <0x2c>;
				value = <0x1>;
			};

			rc_syspll {
				id = <0x1>;
				phandle = <0x2b>;
				value = <0x1>;
			};
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x13>;
				target = <0x2d>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x14>;
				target = <0x2e>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_bt {
				phandle = <0x24>;
				target = <0x37>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_btif_rx {
				phandle = <0x23>;
				target = <0x38>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_btif_tx {
				phandle = <0x22>;
				target = <0x38>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_edma0 {
				phandle = <0x1a>;
				target = <0x33>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_edma1 {
				phandle = <0x1b>;
				target = <0x34>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_i2c0 {
				phandle = <0x21>;
				target = <0x36>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali0 {
				phandle = <0x1c>;
				target = <0x35>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali1 {
				phandle = <0x1d>;
				target = <0x35>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_mali2 {
				phandle = <0x1e>;
				target = <0x35>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_mali3 {
				phandle = <0x1f>;
				target = <0x35>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level_mali4 {
				phandle = <0x20>;
				target = <0x35>;
				value = <0x0 0x4 0x0 0x0>;
			};

			level_mtk_mdla0 {
				phandle = <0x18>;
				target = <0x32>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mtk_mdla1 {
				phandle = <0x19>;
				target = <0x32>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_vpu_core0 {
				phandle = <0x15>;
				target = <0x2f>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_vpu_core1 {
				phandle = <0x16>;
				target = <0x30>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_vpu_core2 {
				phandle = <0x17>;
				target = <0x31>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xf7>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x25>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x28>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x29>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x26>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x27>;
				value = <0x0>;
			};
		};
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0x163>;
	};

	mtu3_0@11200000 {
		clock-names = "sys_ck", "rel_clk";
		clocks = <0x3c 0x36 0x3c 0x53>;
		compatible = "mediatek,mt6885-mtu3";
		dr_mode = "otg";
		extcon = <0x74>;
		interrupt-names = "ssusb_mac";
		interrupts = <0x0 0x60 0x4>;
		phandle = <0x150>;
		phy-cells = <0x1>;
		phy-names = "port0_phy";
		phys = <0x73 0x0>;
		reg = <0x0 0x11201000 0x0 0x3000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "mac", "ippc";
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x190>;
	};

	oplus_fp_common {
		compatible = "oplus,fp_common";
		phandle = <0x1ac>;
	};

	oplus_secure_common {
		compatible = "oplus,secure_common";
		phandle = <0x1ae>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x1c4>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "syscon";
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6885-pinctrl";
		gpio-controller;
		gpio-ranges = <0x2 0x0 0x0 0xdc>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x2>;
		pins-are-numbered;
		reg_base_eint = <0x45>;
		reg_bases = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44>;

		aud_clk_mosi_off {
			phandle = <0xc6>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xd600>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xd700>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0xc7>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xd601>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xd701>;
			};
		};

		aud_dat_miso2_off {
			phandle = <0xd2>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc700>;
			};
		};

		aud_dat_miso2_on {
			phandle = <0xd3>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc701>;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0xe8>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc700>;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0xe9>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc701>;
			};
		};

		aud_dat_miso_off {
			phandle = <0xca>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xda00>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0xdb00>;
			};
		};

		aud_dat_miso_on {
			phandle = <0xcb>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xda01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xdb01>;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0xe6>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc400>;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0xe7>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc401>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0xc8>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xd800>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xd900>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0xc9>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xd801>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xd901>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0xd4>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2200>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0xd5>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2201>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0xd6>;
		};

		aud_gpio_i2s1_on {
			phandle = <0xd7>;
		};

		aud_gpio_i2s2_off {
			phandle = <0xd8>;
		};

		aud_gpio_i2s2_on {
			phandle = <0xd9>;
		};

		aud_gpio_i2s3_off {
			phandle = <0xda>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2000>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2100>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2300>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0xdb>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2001>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2101>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2301>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0xdc>;
		};

		aud_gpio_i2s5_on {
			phandle = <0xdd>;
		};

		aud_gpio_i2s6_off {
			phandle = <0xde>;
		};

		aud_gpio_i2s6_on {
			phandle = <0xdf>;
		};

		aud_gpio_i2s7_off {
			phandle = <0xe0>;
		};

		aud_gpio_i2s7_on {
			phandle = <0xe1>;
		};

		aud_gpio_i2s8_off {
			phandle = <0xe2>;
		};

		aud_gpio_i2s8_on {
			phandle = <0xe3>;
		};

		aud_gpio_i2s9_off {
			phandle = <0xe4>;
		};

		aud_gpio_i2s9_on {
			phandle = <0xe5>;
		};

		aud_nle_mosi_off {
			phandle = <0xd0>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc500>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc600>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0xd1>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc501>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc601>;
			};
		};

		msdc0@default {
			phandle = <0x46>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x48>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x47>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x49>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@ddr50 {
			phandle = <0x4f>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x4c>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x50>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x51>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x4d>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x4e>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		vow_clk_miso_off {
			phandle = <0xce>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xdb00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0xcf>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xdb02>;
			};
		};

		vow_dat_miso_off {
			phandle = <0xcc>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xda00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0xcd>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xda02>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output-impedance = <0x6 0x6 0x4 0x6 0x0 0x0 0x4>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x1c6>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0xa1 0xe>;
	};

	pseudo_m4u-ccu-larb {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x2c0>;
		mediatek,larbid = <0x1c>;
	};

	pseudo_m4u-ccu-node {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x0 0xa1 0x1 0xa1 0x2 0xa1 0x3 0xa1 0x4 0xa1 0x5 0xa1 0x6 0xa1 0x7 0xa1 0x8 0xa1 0x9 0xa1 0xa 0xa1 0xb 0xa1 0xc 0xa1 0xd 0xa1 0xe>;
		mediatek,larbid = <0x0>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x20 0xa1 0x21 0xa1 0x22 0xa1 0x23 0xa1 0x24 0xa1 0x25 0xa1 0x26 0xa1 0x27 0xa1 0x28 0xa1 0x29 0xa1 0x2a 0xa1 0x2b 0xa1 0x2c 0xa1 0x2d 0xa1 0x2e>;
		mediatek,larbid = <0x1>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x160 0xa1 0x161 0xa1 0x162 0xa1 0x163 0xa1 0x164 0xa1 0x165 0xa1 0x166 0xa1 0x167 0xa1 0x168 0xa1 0x169 0xa1 0x16a 0xa1 0x16b 0xa1 0x16c 0xa1 0x16d 0xa1 0x16e 0xa1 0x16f 0xa1 0x170 0xa1 0x171 0xa1 0x172 0xa1 0x173 0xa1 0x174 0xa1 0x175 0xa1 0x176 0xa1 0x177 0xa1 0x178 0xa1 0x179 0xa1 0x17a 0xa1 0x17b 0xa1 0x17c>;
		mediatek,larbid = <0xb>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x1a0 0xc2 0x1a1 0xc2 0x1a2 0xc2 0x1a3 0xc2 0x1a4 0xc2 0x1a5 0xc2 0x1a6 0xc2 0x1a7 0xc2 0x1a8 0xc2 0x1a9 0xc2 0x1aa 0xc2 0x1ab>;
		mediatek,larbid = <0xd>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x1c0 0xa1 0x1c1 0xa1 0x1c2 0xa1 0x1c3 0xa1 0x1c4 0xa1 0x1c5>;
		mediatek,larbid = <0xe>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x200 0xc2 0x201 0xc2 0x202 0xc2 0x203 0xc2 0x204 0xc2 0x205 0xc2 0x206 0xc2 0x207 0xc2 0x208 0xc2 0x209 0xc2 0x20a 0xc2 0x20b 0xc2 0x20c 0xc2 0x20d 0xc2 0x20e 0xc2 0x20f 0xc2 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x220 0xa1 0x221 0xa1 0x222 0xa1 0x223 0xa1 0x224 0xa1 0x225 0xa1 0x226 0xa1 0x227 0xa1 0x228 0xa1 0x229 0xa1 0x22a 0xa1 0x22b 0xa1 0x22c 0xa1 0x22d 0xa1 0x22e 0xa1 0x22f 0xa1 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x240 0xc2 0x241 0xc2 0x242 0xc2 0x243 0xc2 0x244 0xc2 0x245 0xc2 0x246 0xc2 0x247 0xc2 0x248 0xc2 0x249 0xc2 0x24a 0xc2 0x24b 0xc2 0x24c 0xc2 0x24d 0xc2 0x24e 0xc2 0x24f 0xc2 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x260 0xa1 0x261 0xa1 0x262 0xa1 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x40 0xc2 0x41 0xc2 0x42 0xc2 0x43 0xc2 0x44 0xc2 0x45>;
		mediatek,larbid = <0x2>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0x280 0xa1 0x281 0xa1 0x282 0xa1 0x283 0xa1 0x284 0xa1 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb3 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x60 0xc2 0x61 0xc2 0x62 0xc2 0x63 0xc2 0x64 0xc2 0x65>;
		mediatek,larbid = <0x3>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x80 0xc2 0x81 0xc2 0x82 0xc2 0x83 0xc2 0x84 0xc2 0x85 0xc2 0x86 0xc2 0x87 0xc2 0x88 0xc2 0x89 0xc2 0x8a>;
		mediatek,larbid = <0x4>;
	};

	pseudo_m4u-larb5 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0xa0 0xa1 0xa1 0xa1 0xa2 0xa1 0xa3 0xa1 0xa4 0xa1 0xa5 0xa1 0xa6 0xa1 0xa7>;
		mediatek,larbid = <0x5>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0xe0 0xa1 0xe1 0xa1 0xe2 0xa1 0xe3 0xa1 0xe4 0xa1 0xe5 0xa1 0xe6 0xa1 0xe7 0xa1 0xe8 0xa1 0xe9 0xa1 0xea 0xa1 0xeb 0xa1 0xec 0xa1 0xed 0xa1 0xee 0xa1 0xef 0xa1 0xf0 0xa1 0xf1 0xa1 0xf2 0xa1 0xf3 0xa1 0xf4 0xa1 0xf5 0xa1 0xf6 0xa1 0xf7 0xa1 0xf8 0xa1 0xf9 0xa1 0xfa>;
		mediatek,larbid = <0x7>;
	};

	pseudo_m4u-larb8 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x100 0xc2 0x101 0xc2 0x102 0xc2 0x103 0xc2 0x104 0xc2 0x105 0xc2 0x106 0xc2 0x107 0xc2 0x108 0xc2 0x109 0xc2 0x10a 0xc2 0x10b 0xc2 0x10c 0xc2 0x10d 0xc2 0x10e 0xc2 0x10f 0xc2 0x110 0xc2 0x111 0xc2 0x112 0xc2 0x113 0xc2 0x114 0xc2 0x115 0xc2 0x116 0xc2 0x117 0xc2 0x118 0xc2 0x119 0xc2 0x11a>;
		mediatek,larbid = <0x8>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc2 0x120 0xc2 0x121 0xc2 0x122 0xc2 0x123 0xc2 0x124 0xc2 0x125 0xc2 0x126 0xc2 0x127 0xc2 0x128 0xc2 0x129 0xc2 0x12a 0xc2 0x12b 0xc2 0x12c 0xc2 0x12d 0xc2 0x12e 0xc2 0x12f 0xc2 0x130 0xc2 0x131 0xc2 0x132 0xc2 0x133 0xc2 0x134 0xc2 0x135 0xc2 0x136 0xc2 0x137 0xc2 0x138 0xc2 0x139 0xc2 0x13a 0xc2 0x13b 0xc2 0x13c>;
		mediatek,larbid = <0x9>;
	};

	pseudo_m4u-misc-disp {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xa1 0xe>;
		mediatek,larbid = <0x18>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xb8 0x2a0>;
		mediatek,larbid = <0x19>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xc3 0x2a1>;
		mediatek,larbid = <0x1a>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0xb8 0x2a2>;
		mediatek,larbid = <0x1b>;
	};

	ptp3 {
		brisket2_InitPath = <0x10>;
		cinst_doe_init = <0x0>;
		cinst_doe_ls_const_en = <0x0>;
		cinst_doe_ls_credit = <0xff>;
		cinst_doe_ls_enable = <0xf0>;
		cinst_doe_ls_low_en = <0x0>;
		cinst_doe_ls_low_period = <0xff>;
		cinst_doe_ls_period = <0xff>;
		cinst_doe_vx_const_en = <0x0>;
		cinst_doe_vx_credit = <0xff>;
		cinst_doe_vx_enable = <0xf0>;
		cinst_doe_vx_low_en = <0x0>;
		cinst_doe_vx_low_period = <0xff>;
		cinst_doe_vx_period = <0xff>;
		compatible = "mediatek,ptp3";
		cttBitEn = <0xf>;
		cttImaxDelta_0 = <0xc8>;
		cttImaxDelta_1 = <0xc8>;
		cttImaxDelta_2 = <0xc8>;
		cttImaxDelta_3 = <0xc8>;
		cttImax_0 = <0x1ffe>;
		cttImax_1 = <0x1ffe>;
		cttImax_2 = <0x1ffe>;
		cttImax_3 = <0x1ffe>;
		cttTmaxDelta_0 = <0xa>;
		cttTmaxDelta_1 = <0xa>;
		cttTmaxDelta_2 = <0xa>;
		cttTmaxDelta_3 = <0xa>;
		cttTmax_0 = <0xff>;
		cttTmax_1 = <0xff>;
		cttTmax_2 = <0xff>;
		cttTmax_3 = <0xff>;
		drcc0_Code = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_EdgeSel = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_EdgeSel = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_EdgeSel = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_EdgeSel = <0xff>;
		drcc7_Vref = <0xff>;
		drcc_state = <0x0>;
		dt_state = <0xf1>;
		dt_state_pinctl = <0x0>;
		igBitEn = <0xf0>;
		lreBitEn = <0xf0>;
		pdp_state = <0xf2>;
		pdp_state_pinctl = <0x0>;
		phandle = <0x1cd>;
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x3c 0x12 0x3c 0x13 0x3c 0x14 0x3c 0x15 0x3c 0x11 0x3c 0x16>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xd2 0x4>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x55 0x0 0x99d9>;
		};
	};

	pwrap@10026000 {
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		clocks = <0x3c 0x3 0x3c 0x2 0x3a 0x22 0x3a 0x8d>;
		compatible = "mediatek,mt6885-pwrap";
		interrupts = <0x0 0xdc 0x4>;
		phandle = <0x54>;
		reg = <0x0 0x10026000 0x0 0x1000 0x0 0x10028000 0x0 0x1000>;
		reg-names = "pwrap", "spi_mst";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x2>;
			interrupts = <0xde 0x4 0xde 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0x102>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0x104>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359p-misc";
				phandle = <0x12b>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0x12a>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupt-names = "VPU", "VCORE", "VGPU11", "VMODEM", "VPROC1", "VPROC2", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_1_BT", "VCN33_2_BT", "VCN13", "VCN18", "VA09", "VA12", "VAUX18", "VAUD18", "VIO18", "VSRAM_PROC1", "VSRAM_PROC2", "VSRAM_OTHERS", "VSRAM_MD", "VEMC", "VUSB", "VRFCK", "VBIF28", "VIO28", "VM18", "VUFS";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1b 0x4 0x1c 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x26 0x4 0x27 0x4 0x29 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4>;
				phandle = <0x106>;

				buck_vcore {
					phandle = <0x10a>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x4b>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0x108>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0x10c>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0xb9>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0xba>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0x109>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0x107>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0x10b>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0x123>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0x122>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0x10d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0x11a>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0x127>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0x11e>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0x114>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0x117>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0x115>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0x118>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0x119>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0x120>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0x121>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0x11b>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x4a>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0x116>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x10f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0x113>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0x11f>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0x126>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0x110>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0x124>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0x11d>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0x10e>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0x129>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0xbb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0x9d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0x128>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x112>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0x125>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0x111>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0x11c>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0x105>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0x103>;
			};
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x10026000 0x0 0x1000>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x54>;
		phandle = <0x12c>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x130>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xfa>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x450000>;
		};

		gps-reserve-memory {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0x0 0x100000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x0 0x200000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x910000>;
			status = "okay";
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0xb3>;
			size = <0x0 0xf20000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x2d000000>;
		};
	};

	reserved@14004000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	reserved@14014000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	reserved@14104000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14104000 0x0 0x1000>;
	};

	reserved@14114000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14114000 0x0 0x1000>;
	};

	rsc@1b003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0xb0 0x6>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x76 0x83>;
		interrupts = <0x0 0x166 0x4>;
		mboxes = <0x76 0x12 0x0 0x1>;
		mediatek,larb = <0x61>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10700000 {
		compatible = "mediatek,scp";
		core_0 = "enable";
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4>;
		phandle = <0x157>;
		reg = <0x0 0x10500000 0x0 0x180000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x1000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		scp_sramSize = <0x180000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x3a 0x3 0x3b 0x3a 0x65 0x3a 0x56 0x3a 0x55 0x3a 0x6a 0x3a 0x4d 0x3a 0x52 0x3a 0x62>;
		compatible = "mediatek,scp_dvfs";
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys";
		phandle = <0x56>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x10000000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf7@1a00a000 {
		compatible = "mediatek,seninf7";
		reg = <0x0 0x1a00a000 0x0 0x1000>;
	};

	seninf8@1a00b000 {
		compatible = "mediatek,seninf8";
		reg = <0x0 0x1a00b000 0x0 0x1000>;
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_MDP", "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_SENINF3", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_MUX_CAMTG6", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
		clocks = <0x56 0x13 0x56 0x17 0xa7 0x8 0x3a 0x2b 0x3a 0x2c 0x3a 0x2d 0x3a 0x2e 0x3a 0x17 0x3a 0x18 0x3a 0x19 0x3a 0x1a 0x3a 0x3e 0x3a 0x3f 0x3b 0x3a 0x99 0x3a 0x6d 0x3a 0x98 0x3a 0x95 0x3a 0x9a 0x3a 0x9b>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x3b 0x3c 0x17>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x72 0x0 0x72 0x1>;
		interrupts = <0x0 0x6d 0x4>;
		phandle = <0x14c>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x3b 0x3c 0x18>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x72 0x2 0x72 0x3>;
		interrupts = <0x0 0x6e 0x4>;
		phandle = <0x14d>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	ses {
		compatible = "mediatek,ses";
		phandle = <0x159>;
		ses0_drphipct = <0x0>;
		ses0_drplopct = <0x0>;
		ses0_reg2 = <0x0>;
		ses0_reg3 = <0x0>;
		ses1_drphipct = <0x0>;
		ses1_drplopct = <0x0>;
		ses1_reg2 = <0x0>;
		ses1_reg3 = <0x0>;
		ses2_drphipct = <0x0>;
		ses2_drplopct = <0x0>;
		ses2_reg2 = <0x0>;
		ses2_reg3 = <0x0>;
		ses3_drphipct = <0x0>;
		ses3_drplopct = <0x0>;
		ses3_reg2 = <0x0>;
		ses3_reg3 = <0x0>;
		ses4_drphipct = <0x0>;
		ses4_drplopct = <0x0>;
		ses4_reg2 = <0x0>;
		ses4_reg3 = <0x0>;
		ses5_drphipct = <0x0>;
		ses5_drplopct = <0x0>;
		ses5_reg2 = <0x0>;
		ses5_reg3 = <0x0>;
		ses6_drphipct = <0x0>;
		ses6_drplopct = <0x0>;
		ses6_reg2 = <0x0>;
		ses6_reg3 = <0x0>;
		ses7_drphipct = <0x0>;
		ses7_drplopct = <0x0>;
		ses7_reg2 = <0x0>;
		ses7_reg3 = <0x0>;
		ses8_drphipct = <0x0>;
		ses8_drplopct = <0x0>;
		ses8_reg2 = <0x0>;
		ses8_reg3 = <0x0>;
		state = <0x100>;
	};

	shell_back {
		compatible = "oppo,shell-temp";
	};

	shell_frame {
		compatible = "oppo,shell-temp";
	};

	shell_front {
		compatible = "oppo,shell-temp";
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x1bf>;
		status = "enable";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001e000 0x0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001f000 0x0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10020000 0x0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10021000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x1ca>;
	};

	smi_common@1411f000 {
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		clocks = <0x56 0x14 0x62 0x2f 0x62 0x30 0x62 0x31 0x62 0x32>;
		compatible = "mediatek,smi_common";
		mediatek,smi-cnt = <0x20>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x62>;
		phandle = <0x78>;
		reg = <0x0 0x1411f000 0x0 0x1000>;
	};

	smi_larb0@14118000 {
		clock-names = "scp-dis";
		clocks = <0x56 0x14>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x131 0x4>;
		mediatek,larb-id = <0x0>;
		mediatek,smi-id = <0x0>;
		phandle = <0x59>;
		reg = <0x0 0x14118000 0x0 0x1000>;
	};

	smi_larb10@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x56 0xc>;
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-id = <0xa>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2", "img2-larb11";
		clocks = <0x56 0xd 0xac 0x1>;
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		interrupts = <0x0 0x15e 0x4>;
		mediatek,larb-id = <0xb>;
		mediatek,smi-id = <0xb>;
		phandle = <0x5d>;
		reg = <0x0 0x1582e000 0x0 0x1000>;
	};

	smi_larb12@1582f000 {
		clock-names = "scp-isp2";
		clocks = <0x56 0xd>;
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		interrupts = <0x0 0x160 0x4>;
		mediatek,larb-id = <0xc>;
		mediatek,smi-id = <0xc>;
		reg = <0x0 0x1582f000 0x0 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam", "cam-larb13";
		clocks = <0x56 0x17 0xa7 0x1>;
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		interrupts = <0x0 0x13c 0x4>;
		mediatek,larb-id = <0xd>;
		mediatek,smi-id = <0xd>;
		phandle = <0x68>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam", "cam-larb14";
		clocks = <0x56 0x17 0xa7 0x6>;
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		interrupts = <0x0 0x14b 0x4>;
		mediatek,larb-id = <0xe>;
		mediatek,smi-id = <0xe>;
		phandle = <0x5e>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam", "cam-larb15";
		clocks = <0x56 0x17 0xa7 0x7>;
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-id = <0xf>;
		phandle = <0x187>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa", "cam-rawa-larb";
		clocks = <0x56 0x18 0xa8 0x1>;
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		interrupts = <0x0 0x151 0x4>;
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x69>;
		reg = <0x0 0x1a00f000 0x0 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb", "cam-rawb-larb";
		clocks = <0x56 0x19 0xa9 0x1>;
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		interrupts = <0x0 0x152 0x4>;
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x5f>;
		reg = <0x0 0x1a010000 0x0 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawc", "cam-rawc-larb";
		clocks = <0x56 0x1a 0xaa 0x1>;
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		interrupts = <0x0 0x153 0x4>;
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x6a>;
		reg = <0x0 0x1a011000 0x0 0x1000>;
	};

	smi_larb19@1b10f000 {
		clock-names = "scp-ipe", "ipe-subcom", "ipe-larb19";
		clocks = <0x56 0xe 0xb0 0x3 0xb0 0x1>;
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		interrupts = <0x0 0x163 0x4>;
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x60>;
		reg = <0x0 0x1b10f000 0x0 0x1000>;
	};

	smi_larb1@14119000 {
		clock-names = "scp-dis";
		clocks = <0x56 0x14>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0x132 0x4>;
		mediatek,larb-id = <0x1>;
		mediatek,smi-id = <0x1>;
		phandle = <0x5a>;
		reg = <0x0 0x14119000 0x0 0x1000>;
	};

	smi_larb20@1b00f000 {
		clock-names = "scp-ipe", "ipe-subcom", "ipe-larb20";
		clocks = <0x56 0xe 0xb0 0x3 0xb0 0x2>;
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		interrupts = <0x0 0x164 0x4>;
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0x61>;
		reg = <0x0 0x1b00f000 0x0 0x1000>;
	};

	smi_larb2@1f003000 {
		clock-names = "scp-mdp";
		clocks = <0x56 0x13>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		interrupts = <0x0 0x1f0 0x4>;
		mediatek,larb-id = <0x2>;
		mediatek,smi-id = <0x2>;
		phandle = <0x63>;
		reg = <0x0 0x1f003000 0x0 0x1000>;
	};

	smi_larb3@1f004000 {
		clock-names = "scp-mdp";
		clocks = <0x56 0x13>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		interrupts = <0x0 0x1f1 0x4>;
		mediatek,larb-id = <0x3>;
		mediatek,smi-id = <0x3>;
		phandle = <0x64>;
		reg = <0x0 0x1f004000 0x0 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec2", "vdec-larb";
		clocks = <0x56 0x10 0xb2 0x1>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		interrupts = <0x0 0x1ac 0x4>;
		mediatek,larb-id = <0x4>;
		mediatek,smi-id = <0x4>;
		phandle = <0x65>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi_larb5@1600d000 {
		clock-names = "scp-vdec", "vdec-soc-larb";
		clocks = <0x56 0xf 0xb1 0x1>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		interrupts = <0x0 0x1aa 0x4>;
		mediatek,larb-id = <0x5>;
		mediatek,smi-id = <0x5>;
		phandle = <0x5b>;
		reg = <0x0 0x1600d000 0x0 0x1000>;
	};

	smi_larb6@1600e000 {
		clock-names = "scp-vdec2";
		clocks = <0x56 0x10>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		mediatek,larb-id = <0x6>;
		mediatek,smi-id = <0x6>;
		reg = <0x0 0x1600e000 0x0 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc", "venc-set1";
		clocks = <0x56 0x11 0xae 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x133 0x4>;
		mediatek,larb-id = <0x7>;
		mediatek,smi-id = <0x7>;
		phandle = <0x5c>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb8@17810000 {
		clock-names = "scp-venc-c1", "venc-c1-set1";
		clocks = <0x56 0x12 0xaf 0x2>;
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		interrupts = <0x0 0x138 0x4>;
		mediatek,larb-id = <0x8>;
		mediatek,smi-id = <0x8>;
		phandle = <0x66>;
		reg = <0x0 0x17810000 0x0 0x10000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp", "img1-larb9";
		clocks = <0x56 0xc 0xab 0x1>;
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		interrupts = <0x0 0x157 0x4>;
		mediatek,larb-id = <0x9>;
		mediatek,smi-id = <0x9>;
		phandle = <0x67>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x5 0x0 0x10 0x14 0x18000>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x1d 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0xffffffff 0x14 0x30000>;
		mtk_dsp_primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x1>;
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0xec>;
		swdsp_smartpa_process_enable = <0x5>;
	};

	sound {
		compatible = "mediatek,mt6885-mt6359-sound";
		mediatek,audio-codec = <0xea>;
		mediatek,platform = <0xeb>;
		mediatek,snd_audio_dsp = <0xec>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x1be>;

		mediatek,speaker-codec {
			sound-dai = <0xed>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x1e>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9f 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x192>;
		reg = <0x0 0x1100a000 0x0 0x100>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa0 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x193>;
		reg = <0x0 0x11010000 0x0 0x100>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa1 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x194>;
		reg = <0x0 0x11012000 0x0 0x100>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3e>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa2 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x195>;
		reg = <0x0 0x11013000 0x0 0x100>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x4d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa3 0x4>;
		mediatek,pad-select = <0x2>;
		phandle = <0x196>;
		reg = <0x0 0x11018000 0x0 0x100>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x4e>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa4 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x197>;
		reg = <0x0 0x11019000 0x0 0x100>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x6c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa5 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x198>;
		reg = <0x0 0x1101d000 0x0 0x100>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x6d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa6 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x199>;
		reg = <0x0 0x1101e000 0x0 0x100>;
	};

	spmi@10027000 {
		#address-cells = <0x2>;
		#size-cells = <0x0>;
		ap_swinf_no = <0x2>;
		clock-names = "pmif_sys_ck", "pmif_tmr_ck", "pmif_clk_mux", "pmif_clk_osc_d10", "pmif_clk26m", "spmimst_clk_mux", "spmimst_clk26m", "spmimst_clk_osc_d10";
		clocks = <0x3c 0x3 0x3c 0x2 0x3a 0x22 0x3a 0x8d 0x3b 0x3a 0x41 0x3b 0x3a 0x8d>;
		compatible = "mediatek,mt6885-pmif";
		grpid = <0xb>;
		interrupt-names = "pmif_irq";
		interrupts = <0x0 0xdd 0x4>;
		irq_event_en = <0x0 0x0 0x300000 0x100 0x0>;
		phandle = <0x1b1>;
		reg = <0x0 0x10027000 0x0 0xe00 0x0 0x10027f00 0x0 0x8c 0x0 0x10029000 0x0 0x100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		swinf_ch_start = <0x4>;

		mt6315@3 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0x1b6>;
			reg = <0x3 0x0 0xb 0x1>;

			mt6315_3_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-controller;
				interrupt-parent = <0x2>;
				interrupts = <0x2 0x4 0x2 0x0>;
				phandle = <0x1b7>;

				3_vbuck1 {
					phandle = <0x1b8>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck1";
				};

				3_vbuck3 {
					phandle = <0x1b9>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck3";
				};

				3_vbuck4 {
					phandle = <0x1ba>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck4";
				};
			};
		};

		mt6315@6 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0x1b2>;
			reg = <0x6 0x0 0xb 0x1>;

			mt6315_6_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_6-regulator";
				interrupt-controller;
				interrupt-parent = <0x2>;
				interrupts = <0x1 0x4 0x1 0x0>;
				phandle = <0x99>;

				6_vbuck1 {
					phandle = <0x6f>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "6_vbuck1";
				};

				6_vbuck3 {
					phandle = <0x1b3>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "6_vbuck3";
				};
			};
		};

		mt6315@7 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0x1b4>;
			reg = <0x7 0x0 0xb 0x1>;

			mt6315_7_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_7-regulator";
				interrupt-controller;
				interrupt-parent = <0x2>;
				interrupts = <0xa7 0x4 0xa7 0x0>;
				phandle = <0x9a>;

				7_vbuck1 {
					phandle = <0x9c>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "7_vbuck1";
				};

				7_vbuck3 {
					phandle = <0x70>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "7_vbuck3";
				};

				7_vbuck4 {
					phandle = <0x1b5>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "7_vbuck4";
				};
			};
		};
	};

	spmi_mpu@10027000 {
		compatible = "mediatek,spmi_mpu";
		reg = <0x0 0x10027000 0x0 0xe00>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0x100>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0xa0>;
		spm_twam_idle_sel = <0xa8>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0xa4>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	srclken@10006500 {
		compatible = "mediatek,srclken";
		reg = <0x0 0x10006500 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xf1 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
	};

	ssusb_ip_sleep {
		compatible = "mediatek,usb_ipsleep";
		interrupt-parent = <0x2>;
		interrupts = <0xdb 0x8 0xdf 0x0>;
		phandle = <0x1ce>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	swtp {
		phandle = <0x19a>;
	};

	swtp_1 {
		phandle = <0x19b>;
	};

	sys_timer@10017000 {
		clocks = <0x3a 0x94>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xe9 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	sysram_smi_common@1f022000 {
		clock-names = "scp-mdp", "mdp-smi0";
		clocks = <0x56 0x13 0x6b 0x25>;
		compatible = "mediatek,sysram_smi_common", "mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x0 0x1f022000 0x0 0x1000>;
	};

	tcpc_pd {
		phandle = <0x1c9>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x1f9 0x1>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x3c 0xc>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0xa9 0x4 0x0 0xaa 0x4>;
		reg = <0x0 0x1100b000 0x0 0x26e200>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x57 0x0>;
		phandle = <0x15e>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x57 0x1>;
		phandle = <0x15f>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x57 0x2>;
		phandle = <0x160>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		phandle = <0x146>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x3a>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x0 0x1b1 0x4>;
		phandle = <0x101>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0x1c8>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xcf 0x4>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x40 0x0>;
		mt-dual,supported_modes = <0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x0>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6360pd,intr_gpio = <0x2 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x2 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0x1cf>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_discover_svid;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,id-vdo-data = <0xd60029cf 0x0 0x63600000>;
			pd,id-vdo-size = <0x3>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x190c8 0x1912c>;
			pd,sink-pdo-size = <0x2>;
			pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk", "ufs-crypto-clk";
		clocks = <0x3c 0x50 0x3c 0x3f 0x3c 0x41 0x3c 0x51>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		highspeed-gear = <0x4>;
		interrupts = <0x0 0x69 0x4>;
		lanes-per-direction = <0x2>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0x155>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x4a>;
	};

	upower {
		compatible = "mediatek,mt6893-upower";
		phandle = <0x147>;
	};

	usb0phy@11e40000 {
		#phy-cells = <0x1>;
		compatible = "mediatek,mt6885-phy";
		phandle = <0x73>;
		reg = <0x0 0x11e40000 0x0 0x10000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "sif_base", "ippc";
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		debug_level = <0x6>;
		fpga_i2c_physical_base = <0x11d01100>;
		interrupt-names = "musb-hdrc";
		interrupts = <0x0 0x60 0x4>;
		phandle = <0x14e>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11203e00 0x0 0x100 0x0 0x11e40000 0x0 0x10000>;
		reg-names = "ssusb_base", "ssusb_ippc", "ssusb_sif2";
	};

	usb3_phy {
		#phy-cells = <0x1>;
		clock-names = "ssusb_clk", "sys_ck";
		clocks = <0x3c 0x36 0x3c 0x53>;
		compatible = "mediatek,usb3_phy";
		reg = <0x0 0x11e40000 0x0 0x10000>;
		reg-names = "sif_base";
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
	};

	usb_xhci@11200000 {
		clock-names = "sys_ck";
		clocks = <0x3c 0x53>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		interrupts = <0x0 0x61 0x4>;
		phandle = <0x151>;
		phy-names = "port0_phy";
		phys = <0x73 0x0>;
		reg = <0x0 0x11200000 0x0 0x1000>;
		reg-names = "mac";
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0x14f>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x1fa 0x1 0x0 0x1fb 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_eof_c1", "venc_wp_2nd_done", "venc_wp_3nd_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold", "vdec_lat_pic_start", "vdec_lat_decode_done", "vdec_lat_pause", "vdec_lat_dec_error", "vdec_lat_mc_busy_overflow_timeout", "vdec_lat_all_dram_req_done", "vdec_lat_ini_fetch_rdy", "vdec_lat_process_flag", "vdec_lat_search_start_code_done", "vdec_lat_ref_reorder_done", "vdec_lat_wp_tble_done", "vdec_lat_count_sram_clr_done", "vdec_lat_gce_cnt_op_threshold";
		gce-events = <0x71 0x1a1 0x71 0x181 0x71 0x1aa 0x71 0x1ab 0x71 0x1c0 0x71 0x1c1 0x71 0x1c2 0x71 0x1c3 0x71 0x1c4 0x71 0x1c5 0x71 0x1c6 0x71 0x1c7 0x71 0x1c8 0x71 0x1c9 0x71 0x1ca 0x71 0x1cb 0x71 0x1cf 0x71 0x100 0x71 0x101 0x71 0x102 0x71 0x103 0x71 0x104 0x71 0x105 0x71 0x106 0x71 0x107 0x71 0x108 0x71 0x109 0x71 0x10a 0x71 0x10b 0x71 0x10f>;
		gce-gpr = <0xa 0xb>;
		iommus = <0xa1 0x80>;
		mboxes = <0x71 0x10 0x0 0x1 0x71 0x11 0x0 0x1 0x71 0x12 0x0 0x1 0x77 0xc 0x0 0x1>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x2>;
		mediatek,mailbox-gce = <0x71>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0xad>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_SOC", "MT_CG_VDEC0", "MT_CG_VDEC1";
		clocks = <0xb1 0x5 0xb2 0x5 0xb1 0x2>;
		compatible = "mediatek,mt6885-vcodec-dec";
		interrupts = <0x0 0x1a8 0x4 0x0 0x1a9 0x4>;
		iommus = <0xa1 0x80>;
		mediatek,larb = <0x65>;
		mediatek,vcu = <0xad>;
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16025000 0x0 0x4000 0x0 0x16010000 0x0 0x1000 0x0 0x16011000 0x0 0x400 0x0 0x16004000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x1a8 0x4>;
		phandle = <0x18b>;
		reg = <0x0 0x16020000 0x0 0xd000>;
	};

	vdec_gcon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "syscon";
		phandle = <0xb2>;
		reg = <0x0 0x1602f000 0x0 0x10000>;
	};

	vdec_soc_gcon@1600f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_soc_gcon", "syscon";
		phandle = <0xb1>;
		reg = <0x0 0x1600f000 0x0 0x10000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC0", "MT_CG_VENC1";
		clocks = <0xae 0x2 0xaf 0x2>;
		compatible = "mediatek,mt6885-vcodec-enc";
		interrupts = <0x0 0x134 0x4>;
		iommus = <0xa1 0xe4>;
		mediatek,larb = <0x5c>;
		mediatek,vcu = <0xad>;
		reg = <0x0 0x17020000 0x0 0x2000 0x0 0x17820000 0x0 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x134 0x4>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc@17820000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x139 0x4>;
		reg = <0x0 0x17820000 0x0 0x10000>;
	};

	venc_c1_gcon@17800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_c1_gcon", "syscon";
		phandle = <0xaf>;
		reg = <0x0 0x17800000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "syscon";
		phandle = <0xae>;
		reg = <0x0 0x17000000 0x0 0x10000>;
	};

	vpu_core0@19030000 {
		compatible = "mediatek,vpu_core0";
		id = <0x0>;
		interrupts = <0x0 0x1a3 0x4>;
		iommus = <0xb8 0x2a0>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		phandle = <0x2f>;
		reg = <0x0 0x19030000 0x0 0x1000 0x0 0x1d100000 0x0 0x40000 0x0 0x1d140000 0x0 0x30000 0x0 0xd190000 0x0 0x4000>;
		reset-vector = <0x7da00000 0x100000 0x0>;
		work-buf = <0x0 0x12000 0xffffffff>;
	};

	vpu_core1@19031000 {
		compatible = "mediatek,vpu_core1";
		id = <0x1>;
		interrupts = <0x0 0x1a4 0x4>;
		iommus = <0xb8 0x2a0>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		phandle = <0x30>;
		reg = <0x0 0x19031000 0x0 0x1000 0x0 0x1d200000 0x0 0x40000 0x0 0x1d240000 0x0 0x30000 0x0 0xd194000 0x0 0x4000>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		work-buf = <0x0 0x12000 0xffffffff>;
	};

	vpu_core2@19032000 {
		compatible = "mediatek,vpu_core2";
		id = <0x2>;
		interrupts = <0x0 0x1a5 0x4>;
		iommus = <0xb8 0x2a0>;
		kernel-lib = <0x7f000000 0x500000 0xffffffff>;
		main-prog = <0x7ed00000 0x300000 0x900000>;
		phandle = <0x31>;
		reg = <0x0 0x19032000 0x0 0x1000 0x0 0x1d300000 0x0 0x40000 0x0 0x1d340000 0x0 0x30000 0x0 0xd198000 0x0 0x4000>;
		reset-vector = <0x7ec00000 0x100000 0x800000>;
		work-buf = <0x0 0x12000 0xffffffff>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x177 0x4 0x0 0x17a 0x4>;
		memory-region = <0xb3>;
		reg = <0x0 0x18000000 0x0 0x700000>;
	};

	wpe_a@15011000 {
		clock-names = "WPE_CLK_IMG_LARB9", "WPE_CLK_IMG_WPE_A";
		clocks = <0xab 0x1 0xab 0x5>;
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x15b 0x4>;
		reg = <0x0 0x15011000 0x0 0x1000>;
	};

	wpe_b@15811000 {
		clock-names = "WPE_CLK_IMG_LARB11", "WPE_CLK_IMG_WPE_B";
		clocks = <0xac 0x1 0xac 0x5>;
		compatible = "mediatek,wpe_b";
		interrupts = <0x0 0x161 0x4>;
		reg = <0x0 0x15811000 0x0 0x1000>;
	};
};
