<h1 id="Ncore3.2NewMemoriesGenerationSupport-RevisionNotes">Revision Notes</h1><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Revision</th><th class="confluenceTh">Notes</th><th class="confluenceTh">Reviser</th></tr><tr><td class="confluenceTd">v1.0</td><td class="confluenceTd">Added additional details</td><td class="confluenceTd"><span style="letter-spacing: 0.0px;">Ro</span>bert Podnar</td></tr></tbody></table></div><p>Every memory instance, including memory instance for a bank</p><p>-has an entry in the memory generation object.</p><p>-has its module name and instance name specified by Maestro.</p><p>-has a corresponding generic interface for memory sideband signals if the memory instance is not of flop-based memory.</p><p>-has the parameters for the new memory wrapper (See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a>) </p><p>NOTE: Ncore 3.2 only uses single-port memory, either SRAM-based or flop-based.</p><p>NOTE: Ncore 3.2 does not use the new memory wrapper.</p><p><br/></p><p>See also:</p><p>hw-ncr/cpr/tachl/lib/memory.tachl.cpr</p><p>hw-ncr/cpr/tachl/dmi.tachl.cpr</p><p>hw-ncr/cpr/tachl/dce.tachl.cpr</p><p>hw-ncr/cpr/tachl/ioaiu.tachl.cpr</p><p><br/></p><p>Every memory instance in the new memory generation object has the following fields:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">field name</th><th class="confluenceTh">used by TACHL RTL ?</th><th class="confluenceTh">creation source</th><th class="confluenceTh">descriptions</th></tr><tr><td colspan="1" class="confluenceTd">interfaceObjType</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">interface object type</td></tr><tr><td class="confluenceTd">moduleName</td><td class="confluenceTd">yes</td><td class="confluenceTd">Maestro</td><td class="confluenceTd">module name for the memory instance</td></tr><tr><td class="confluenceTd">rtlPrefixString</td><td class="confluenceTd">yes</td><td class="confluenceTd">memory.tachl.cpr</td><td class="confluenceTd"><p>instance name for the memory instance.</p><p>This is appended with &quot;_&quot; to look up the &quot;name&quot; field in the New Memory Interface object array to get the memory sideband signals.</p></td></tr><tr><td class="confluenceTd">MemType</td><td class="confluenceTd">yes</td><td class="confluenceTd"><p>memory.tachl.cpr overridden by</p><p>&lt;dmi/dce/ioaiu&gt;.tachl.cpr</p></td><td class="confluenceTd"><p>&lt;dmi/dce/ioaiu&gt;.tachl.cpr overrides this to:</p><p>&quot;NONE&quot; if fnMemType === 'Flop' else &quot;SYNOPSYS&quot;.</p></td></tr><tr><td colspan="1" class="confluenceTd">memoryType</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd"><p>Currently Maestro always set this to &quot;NONE&quot;.</p><p>Maestro should always set this to the same value of &quot;MemType&quot;, or get rid of this field entirely.</p></td></tr><tr><td colspan="1" class="confluenceTd">Signals</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><p>memory.tachl.cpr overriden by</p><p>&lt;dmi/dce/ioaiu&gt;.tachl.cpr</p></td><td colspan="1" class="confluenceTd"><p>&lt;dmi/dce/ioaiu&gt;.tachl.cpr overrides this to empty array.</p><p>This was used by TACHL RTL for the memory sideband signals.</p></td></tr><tr><td colspan="1" class="confluenceTd">nMemDataRatio</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr><tr><td colspan="1" class="confluenceTd">fnMemLatency</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr><tr><td colspan="1" class="confluenceTd">fnMemCycle</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr><tr><td colspan="1" class="confluenceTd">fnMemPorts</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr><tr><td colspan="1" class="confluenceTd">fnMemType</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd"><p>See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></p><p>NOTE: fnMemType is used by &lt;dmi/dce/ioaiu&gt;.tachl.cpr to override MemType.</p><p>If fnMemType === 'Flop', then MemType is overridden to &quot;NONE&quot;, else &quot;SYNOPSYS&quot;.</p></td></tr><tr><td colspan="1" class="confluenceTd">useMemWrBitEn</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr><tr><td colspan="1" class="confluenceTd">useMemExternal</td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160234/NCore+4.0+Memory+Wrapper" data-linked-resource-id="16160234" data-linked-resource-version="2" data-linked-resource-type="page">NCore 4.0 Memory Wrapper</a></td></tr></tbody></table></div><p><br/></p><p><br/></p><p><strong>New memory interface object.</strong></p><p>Every non-flop based memory has a corresponding memory interface instance for memory sideband signals. </p><p>The memory interface is the generic interface as specified by hw-lib/cpr/interface/InterfaceGeneric.interface.cpr</p><p>The memory interface object has a field &quot;name&quot; that has a matching &quot;rtlPrefixString&quot; entry in the memory generation object, where the field &quot;name&quot; is the corresponding field &quot;rtlPrefixString&quot; appended with &quot;_&quot;.</p><p><br/></p><p><strong>Example of new memory generation object.</strong> See Maestro generated directory output/debug/debug_json/<strong>dmi0_dmi.json</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">&quot;MemoryGeneration&quot;: {
&quot;tagMem&quot;: [
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_tagmem&quot;,
&quot;rtlPrefixString&quot;: &quot;TagMem0&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
},
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_tagmem&quot;,
&quot;rtlPrefixString&quot;: &quot;TagMem1&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
}
],
&quot;rpMem&quot;: [],
&quot;dataMem&quot;: [
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_datamem&quot;,
&quot;rtlPrefixString&quot;: &quot;DataMem0&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
},
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_datamem&quot;,
&quot;rtlPrefixString&quot;: &quot;DataMem1&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
},
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_datamem&quot;,
&quot;rtlPrefixString&quot;: &quot;DataMem2&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
},
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_datamem&quot;,
&quot;rtlPrefixString&quot;: &quot;DataMem3&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
}
],
&quot;wrDataMem&quot;: [
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_wrdatamem&quot;,
&quot;rtlPrefixString&quot;: &quot;WriteDataMem0&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
},
{
&quot;interfaceObjType&quot;: &quot;pipe&quot;,
&quot;moduleName&quot;: &quot;dmi_wrdatamem&quot;,
&quot;rtlPrefixString&quot;: &quot;WriteDataMem1&quot;,
&quot;memoryType&quot;: &quot;NONE&quot;,
&quot;nMemDataRatio&quot;: 1,
&quot;fnMemLatency&quot;: 1,
&quot;fnMemCycle&quot;: 1,
&quot;fnMemPorts&quot;: 1,
&quot;fnMemType&quot;: &quot;SRAM&quot;,
&quot;useMemWrBitEn&quot;: true,
&quot;useMemExternal&quot;: false,
&quot;Signals&quot;: [],
&quot;MemType&quot;: &quot;SYNOPSYS&quot;
}
]
},</pre>
</div></div><p class="auto-cursor-target"><strong>Example of new memory interface object.</strong> See Maestro generated directory output/debug/debug_json/<strong>dmi0_dmi.json</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">    &quot;memoryInt&quot;: [
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 5
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: [
            {
              &quot;name&quot;: &quot;mysig1&quot;,
              &quot;width&quot;: 2,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;mysig2&quot;,
              &quot;width&quot;: 3,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ]
        },
        &quot;name&quot;: &quot;WriteDataMem0_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 5
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: [
            {
              &quot;name&quot;: &quot;mysig1&quot;,
              &quot;width&quot;: 2,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;mysig2&quot;,
              &quot;width&quot;: 3,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ]
        },
        &quot;name&quot;: &quot;WriteDataMem1_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;TagMem0_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;DataMem0_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;TagMem1_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;DataMem1_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;DataMem2_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      },
      {
        &quot;params&quot;: {
          &quot;wIn&quot;: 13,
          &quot;wOut&quot;: 0
        },
        &quot;synonyms&quot;: {
          &quot;in&quot;: [
            {
              &quot;name&quot;: &quot;TEST1A&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;TEST1B&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEA&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMEB&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMA&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;RMB&quot;,
              &quot;width&quot;: 4,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            },
            {
              &quot;name&quot;: &quot;LS&quot;,
              &quot;width&quot;: 1,
              &quot;upf&quot;: &quot;&#39;h0&quot;,
              &quot;type&quot;: &quot;level&quot;
            }
          ],
          &quot;out&quot;: []
        },
        &quot;name&quot;: &quot;DataMem3_&quot;,
        &quot;interface&quot;: &quot;InterfaceGeneric&quot;,
        &quot;_SKIP_&quot;: false,
        &quot;interfaceObjType&quot;: &quot;&quot;,
        &quot;synonymsOn&quot;: true,
        &quot;synonymsExpand&quot;: false,
        &quot;direction&quot;: &quot;master&quot;
      }
    ],

</pre>
</div></div><p class="auto-cursor-target"><strong>Maestro-generated Verilog RTL gen_wrapper.v</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module gen_wrapper (
...
        input   dmi0_WriteDataMem0_TEST1A,
        input   dmi0_WriteDataMem0_TEST1B,
        input   dmi0_WriteDataMem0_RMEA,
        input   dmi0_WriteDataMem0_RMEB,
        input   [3:0]   dmi0_WriteDataMem0_RMA,
        input   [3:0]   dmi0_WriteDataMem0_RMB,
        input   dmi0_WriteDataMem0_LS,
        output  [1:0]   dmi0_WriteDataMem0_mysig1,
        output  [2:0]   dmi0_WriteDataMem0_mysig2,
        input   dmi0_WriteDataMem1_TEST1A,
        input   dmi0_WriteDataMem1_TEST1B,
        input   dmi0_WriteDataMem1_RMEA,
        input   dmi0_WriteDataMem1_RMEB,
        input   [3:0]   dmi0_WriteDataMem1_RMA,
        input   [3:0]   dmi0_WriteDataMem1_RMB,
        input   dmi0_WriteDataMem1_LS,
        output  [1:0]   dmi0_WriteDataMem1_mysig1,
        output  [2:0]   dmi0_WriteDataMem1_mysig2,
        input   dmi0_TagMem0_TEST1A,
        input   dmi0_TagMem0_TEST1B,
        input   dmi0_TagMem0_RMEA,
        input   dmi0_TagMem0_RMEB,
        input   [3:0]   dmi0_TagMem0_RMA,
        input   [3:0]   dmi0_TagMem0_RMB,
        input   dmi0_TagMem0_LS,
        input   dmi0_DataMem0_TEST1A,
        input   dmi0_DataMem0_TEST1B,
        input   dmi0_DataMem0_RMEA,
        input   dmi0_DataMem0_RMEB,
        input   [3:0]   dmi0_DataMem0_RMA,
        input   [3:0]   dmi0_DataMem0_RMB,
        input   dmi0_DataMem0_LS,
        input   dmi0_TagMem1_TEST1A,
        input   dmi0_TagMem1_TEST1B,
        input   dmi0_TagMem1_RMEA,
        input   dmi0_TagMem1_RMEB,
        input   [3:0]   dmi0_TagMem1_RMA,
        input   [3:0]   dmi0_TagMem1_RMB,
        input   dmi0_TagMem1_LS,
        input   dmi0_DataMem1_TEST1A,
        input   dmi0_DataMem1_TEST1B,
        input   dmi0_DataMem1_RMEA,
        input   dmi0_DataMem1_RMEB,
        input   [3:0]   dmi0_DataMem1_RMA,
        input   [3:0]   dmi0_DataMem1_RMB,
        input   dmi0_DataMem1_LS,
        input   dmi0_DataMem2_TEST1A,
        input   dmi0_DataMem2_TEST1B,
        input   dmi0_DataMem2_RMEA,
        input   dmi0_DataMem2_RMEB,
        input   [3:0]   dmi0_DataMem2_RMA,
        input   [3:0]   dmi0_DataMem2_RMB,
        input   dmi0_DataMem2_LS,
        input   dmi0_DataMem3_TEST1A,
        input   dmi0_DataMem3_TEST1B,
        input   dmi0_DataMem3_RMEA,
        input   dmi0_DataMem3_RMEB,
        input   [3:0]   dmi0_DataMem3_RMA,
        input   [3:0]   dmi0_DataMem3_RMB,
        input   dmi0_DataMem3_LS,
...</pre>
</div></div><p class="auto-cursor-target"><strong>Maestro generated Verilog RTL dmi_a.v</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module dmi_a (
...
input   [12:0]  WriteDataMem0_in,
output  [4:0]   WriteDataMem0_out,
input   [12:0]  WriteDataMem1_in,
output  [4:0]   WriteDataMem1_out,
input   [12:0]  TagMem0_in,
input   [12:0]  DataMem0_in,
input   [12:0]  TagMem1_in,
input   [12:0]  DataMem1_in,
input   [12:0]  DataMem2_in,
input   [12:0]  DataMem3_in);

dmi_wrdatamem_em_mem_external_a WriteDataMem0 (
...
  .in(WriteDataMem0_in),
  .out(WriteDataMem0_out));

dmi_wrdatamem_em_mem_external_a WriteDataMem1 (
...
  .in(WriteDataMem1_in),
  .out(WriteDataMem1_out));


dmi_tagmem_em_mem_external_a TagMem0 (
...
  .in(TagMem0_in),
  .out(TagMem0_out));

dmi_tagmem_em_mem_external_a TagMem1 (
...
  .in(TagMem1_in),
  .out(TagMem1_out));

dmi_datamem_em_mem_external_a DataMem0 (
...
  .in(DataMem0_in),
  .out(DataMem0_out));

dmi_datamem_em_mem_external_a DataMem1 (
...
  .in(DataMem1_in),
  .out(DataMem1_out));

dmi_datamem_em_mem_external_a DataMem2 (
...
  .in(DataMem2_in),
  .out(DataMem2_out));

dmi_datamem_em_mem_external_a DataMem3 (
...
  .in(DataMem3_in),
  .out(DataMem3_out));
</pre>
</div></div><p class="auto-cursor-target"><strong>NOTE:</strong><br/>hw-lib/js/lib_utils.js has a function <strong>dataBufferMemoryParams</strong>, please use it to create the data structure required to be passed into the em_mem_external module (the generic memory wrapper).</p>