

================================================================
== Vitis HLS Report for 'merge'
================================================================
* Date:           Wed Jun 14 16:04:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.996 ns|  39.996 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |       10|       10|         3|          2|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      109|    -|
|Register             |        -|     -|       76|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       76|      139|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_78_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_condition_122                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_197                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_fu_72_p2                |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    3|          6|
    |i_5_fu_40                    |   9|          2|    3|          6|
    |l_sum3_blk_n                 |   9|          2|    1|          2|
    |l_sum3_din                   |  14|          3|   64|        192|
    |l_sum_0_blk_n                |   9|          2|    1|          2|
    |l_sum_1_blk_n                |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         24|   78|        221|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_11_reg_99                  |   3|   0|    3|          0|
    |i_5_fu_40                    |   3|   0|    3|          0|
    |icmp_ln83_reg_95             |   1|   0|    1|          0|
    |l_sum_1_read_reg_104         |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  76|   0|   76|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         merge|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         merge|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         merge|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         merge|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         merge|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         merge|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         merge|  return value|
|l_sum3_din              |  out|   64|     ap_fifo|        l_sum3|       pointer|
|l_sum3_num_data_valid   |   in|    2|     ap_fifo|        l_sum3|       pointer|
|l_sum3_fifo_cap         |   in|    2|     ap_fifo|        l_sum3|       pointer|
|l_sum3_full_n           |   in|    1|     ap_fifo|        l_sum3|       pointer|
|l_sum3_write            |  out|    1|     ap_fifo|        l_sum3|       pointer|
|l_sum_0_dout            |   in|   64|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_num_data_valid  |   in|    2|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_fifo_cap        |   in|    2|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_empty_n         |   in|    1|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_read            |  out|    1|     ap_fifo|       l_sum_0|       pointer|
|l_sum_1_dout            |   in|   64|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_num_data_valid  |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_fifo_cap        |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_empty_n         |   in|    1|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_read            |  out|    1|     ap_fifo|       l_sum_1|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

