From 7c9c1afe753c57328173085582c92ed29a0d050b Mon Sep 17 00:00:00 2001
From: zexceed12300 <zexceed12300@gmail.com>
Date: Wed, 15 Apr 2020 00:43:23 +0700
Subject: [PATCH 1/2] gpu-rework-sdm450_rosy

---
 arch/arm/boot/dts/qcom/sdm450-gpu_rosy.dtsi | 162 ++++++++++++++++++++
 arch/arm/boot/dts/qcom/sdm450_rosy.dtsi     |  86 +----------
 drivers/clk/msm/clock-gcc-8953.c            |   1 +
 3 files changed, 165 insertions(+), 84 deletions(-)
 create mode 100644 arch/arm/boot/dts/qcom/sdm450-gpu_rosy.dtsi

diff --git a/arch/arm/boot/dts/qcom/sdm450-gpu_rosy.dtsi b/arch/arm/boot/dts/qcom/sdm450-gpu_rosy.dtsi
new file mode 100644
index 00000000..22c49397
--- /dev/null
+++ b/arch/arm/boot/dts/qcom/sdm450-gpu_rosy.dtsi
@@ -0,0 +1,162 @@
+/*
+ * Copyright (c) 2017, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "skeleton64.dtsi"
+#include "msm8953_rosy.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. SDM450";
+	compatible = "qcom,sdm450";
+	qcom,msm-id = <338 0x0>;
+	interrupt-parent = <&intc>;
+
+	soc: soc { };
+};
+
+&gpubw: qcom,gpubw {
+		compatible = "qcom,devbw";
+		governor = "bw_vbif";
+		qcom,src-dst-ports = <26 512>;
+		/*
+		 * active-only flag is used while registering the bus
+		 * governor.It helps release the bus vote when the CPU
+		 * subsystem is inactiv3
+		 */
+		qcom,active-only;
+		qcom,bw-tbl =
+			< 0    >, /* off */
+			< 1611 >, /* 1.  DDR: 211.20 MHz BIMC: 105.60 MHz */
+			< 2124 >, /* 2.  DDR: 278.40 MHz BIMC: 139.20 MHz */
+			< 2929 >, /* 3.  DDR: 384.00 MHz BIMC: 192.00 MHz */
+			< 3222 >, /* 4.  DDR: 422.40 MHz BIMC: 211.20 MHz */
+			< 4248 >, /* 5.  DDR: 556.80 MHz BIMC: 278.40 MHz */
+			< 5126 >, /* 6.  DDR: 672.00 MHz BIMC: 336.00 MHz */
+			< 5859 >, /* 7.  DDR: 768.00 MHz BIMC: 384.00 MHz */
+			< 6152 >, /* 8.  DDR: 806.40 MHz BIMC: 403.20 MHz */
+			< 6445 >, /* 9.  DDR: 844.80 MHz BIMC: 422.40 MHz */
+			< 7104 >; /* 10. DDR: 931.20 MHz BIMC: 465.60 MHz */
+};
+
+/* GPU Overrides */
+&msm_gpu {
+
+	/delete-node/qcom,gpu-pwrlevels;
+
+	/* Bus Scale Settings */
+		qcom,gpubw-dev = <&gpubw>;
+		qcom,bus-control;
+		qcom,bus-width = <16>;
+		qcom,msm-bus,name = "grp3d";
+		qcom,msm-bus,num-cases = <11>;
+		qcom,msm-bus,num-paths = <1>;
+		qcom,msm-bus,vectors-KBps =
+			<26 512 0 0>, /* off */
+			<26 512 0 1689600>, /* 1.  211.20 MHz */
+			<26 512 0 2227200>, /* 2.  278.40 MHz */
+			<26 512 0 3072000>, /* 3.  384.00 MHz */
+			<26 512 0 3379200>, /* 4.  422.40 MHz */
+			<26 512 0 4454400>, /* 5.  556.80 MHz */
+			<26 512 0 5376000>, /* 6.  672.00 MHz */
+			<26 512 0 6144000>, /* 7.  768.00 MHz */
+			<26 512 0 6451200>, /* 8.  806.40 MHz */
+			<26 512 0 6758400>, /* 9.  844.80 MHz */
+			<26 512 0 7449600>; /* 10. 931.20 MHz */
+
+	/* Power levels */
+	qcom,gpu-pwrlevels {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "qcom,gpu-pwrlevels";
+        
+        /* TURBO+ */
+		qcom,gpu-pwrlevel@0 {
+			reg = <0>;
+			qcom,gpu-freq = <650000000>;
+			qcom,bus-freq = <10>;
+			qcom,bus-min = <10>;
+			qcom,bus-max = <10>;
+		};
+        
+		/* TURBO */
+		qcom,gpu-pwrlevel@1 {
+			reg = <1>;
+			qcom,gpu-freq = <600000000>;
+			qcom,bus-freq = <10>;
+			qcom,bus-min = <9>;
+			qcom,bus-max = <10>;
+		};
+
+		/* NOM+ */
+		qcom,gpu-pwrlevel@2 {
+			reg = <2>;
+			qcom,gpu-freq = <560000000>;
+			qcom,bus-freq = <10>;
+			qcom,bus-min = <8>;
+			qcom,bus-max = <10>;
+		};
+
+		/* NOM */
+		qcom,gpu-pwrlevel@3 {
+			reg = <3>;
+			qcom,gpu-freq = <510000000>;
+			qcom,bus-freq = <9>;
+			qcom,bus-min = <6>;
+			qcom,bus-max = <9>;
+		};
+
+		/* SVS+ */
+		qcom,gpu-pwrlevel@4 {
+			reg = <4>;
+			qcom,gpu-freq = <400000000>;
+			qcom,bus-freq = <7>;
+			qcom,bus-min = <5>;
+			qcom,bus-max = <8>;
+		};
+
+		/* SVS */
+		qcom,gpu-pwrlevel@5 {
+			reg = <5>;
+			qcom,gpu-freq = <320000000>;
+			qcom,bus-freq = <4>;
+			qcom,bus-min = <2>;
+			qcom,bus-max = <6>;
+		};
+
+		/* Low SVS */
+		qcom,gpu-pwrlevel@6 {
+			reg = <6>;
+			qcom,gpu-freq = <216000000>;
+			qcom,bus-freq = <1>;
+			qcom,bus-min = <1>;
+			qcom,bus-max = <4>;
+		};
+
+		/* Min SVS */
+		qcom,gpu-pwrlevel@7 {
+			reg = <7>;
+			qcom,gpu-freq = <133300000>;
+			qcom,bus-freq = <1>;
+			qcom,bus-min = <1>;
+			qcom,bus-max = <4>;
+		};
+
+		/* XO */
+		qcom,gpu-pwrlevel@8 {
+			reg = <8>;
+			qcom,gpu-freq = <19200000>;
+			qcom,bus-freq = <0>;
+			qcom,bus-min = <0>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi b/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
index c50e9c1f..fa23697b 100644
--- a/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
+++ b/arch/arm/boot/dts/qcom/sdm450_rosy.dtsi
@@ -34,88 +34,6 @@
 		< 400000000   4 >,  /* SVS Plus  */
 		< 510000000   5 >,  /* NOM       */
 		< 560000000   6 >,  /* Nom Plus  */
-		< 600000000   7 >;  /* Turbo     */
-};
-
-/* GPU Overrides*/
-&msm_gpu {
-
-	/delete-node/qcom,gpu-pwrlevels;
-
-	qcom,gpu-pwrlevels {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		compatible = "qcom,gpu-pwrlevels";
-
-		/* TURBO */
-		qcom,gpu-pwrlevel@0 {
-			reg = <0>;
-			qcom,gpu-freq = <600000000>;
-			qcom,bus-freq = <10>;
-			qcom,bus-min = <10>;
-			qcom,bus-max = <10>;
-		};
-
-		/* NOM+ */
-		qcom,gpu-pwrlevel@1 {
-			reg = <1>;
-			qcom,gpu-freq = <560000000>;
-			qcom,bus-freq = <10>;
-			qcom,bus-min = <8>;
-			qcom,bus-max = <10>;
-		};
-
-		/* NOM */
-		qcom,gpu-pwrlevel@2 {
-			reg = <2>;
-			qcom,gpu-freq = <510000000>;
-			qcom,bus-freq = <9>;
-			qcom,bus-min = <6>;
-			qcom,bus-max = <10>;
-		};
-
-		/* SVS+ */
-		qcom,gpu-pwrlevel@3 {
-			reg = <3>;
-			qcom,gpu-freq = <400000000>;
-			qcom,bus-freq = <7>;
-			qcom,bus-min = <5>;
-			qcom,bus-max = <8>;
-		};
-
-		/* SVS */
-		qcom,gpu-pwrlevel@4 {
-			reg = <4>;
-			qcom,gpu-freq = <320000000>;
-			qcom,bus-freq = <4>;
-			qcom,bus-min = <2>;
-			qcom,bus-max = <6>;
-		};
-
-		/* Low SVS */
-		qcom,gpu-pwrlevel@5 {
-			reg = <5>;
-			qcom,gpu-freq = <216000000>;
-			qcom,bus-freq = <1>;
-			qcom,bus-min = <1>;
-			qcom,bus-max = <4>;
-		};
-
-		/* Min SVS */
-		qcom,gpu-pwrlevel@6 {
-			reg = <6>;
-			qcom,gpu-freq = <133300000>;
-			qcom,bus-freq = <1>;
-			qcom,bus-min = <1>;
-			qcom,bus-max = <4>;
-		};
-		/* XO */
-		qcom,gpu-pwrlevel@7 {
-			reg = <7>;
-			qcom,gpu-freq = <19200000>;
-			qcom,bus-freq = <0>;
-			qcom,bus-min = <0>;
-		};
-	};
+		< 600000000   7 >,  /* Turbo     */
+		< 650000000   8 >;  /* Turbo Plus */
 };
diff --git a/drivers/clk/msm/clock-gcc-8953.c b/drivers/clk/msm/clock-gcc-8953.c
index 948adeca..835555d5 100644
--- a/drivers/clk/msm/clock-gcc-8953.c
+++ b/drivers/clk/msm/clock-gcc-8953.c
@@ -407,6 +407,7 @@ static struct clk_freq_tbl ftbl_gfx3d_clk_src_sdm450[] = {
 	F_MM( 510000000,    1020000000,               gpll3,    1,    0,     0),
 	F_MM( 560000000,    1120000000,               gpll3,    1,    0,     0),
 	F_MM( 600000000,    1200000000,               gpll3,    1,    0,     0),
+	F_MM( 650000000,    1300000000,               gpll3,    1,    0,     0),
 	F_END
 };
 
-- 
2.25.1

