{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557052255790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557052255790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 18:30:55 2019 " "Processing started: Sun May 05 18:30:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557052255790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557052255790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557052255790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557052255915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "E:/digitallogic2173310627/lab10/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 clk_div.v(8) " "Verilog HDL Expression warning at clk_div.v(8): truncated literal to match 11 bits" {  } { { "clk_div.v" "" { Text "E:/digitallogic2173310627/lab10/clk_div.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557052255946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "E:/digitallogic2173310627/lab10/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab10 " "Found entity 1: lab10" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557052255946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab10 " "Elaborating entity \"lab10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557052255962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg inst2 " "Block or symbol \"seg\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 488 840 984 664 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1557052255962 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74163 inst6 " "Block or symbol \"74163\" of instance \"inst6\" overlaps another block or symbol" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 256 520 640 440 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1557052255962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst " "Elaborating entity \"74138\" for hierarchy \"74138:inst\"" {  } { { "lab10.bdf" "inst" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 272 824 944 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst " "Elaborated megafunction instantiation \"74138:inst\"" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 272 824 944 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557052255977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst6 " "Elaborating entity \"74163\" for hierarchy \"74163:inst6\"" {  } { { "lab10.bdf" "inst6" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 256 520 640 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst6 " "Elaborated megafunction instantiation \"74163:inst6\"" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 256 520 640 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557052255977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst6\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst6\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "d:/altera/13.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst6\|f74163:sub 74163:inst6 " "Elaborated megafunction instantiation \"74163:inst6\|f74163:sub\", which is child of megafunction instantiation \"74163:inst6\"" {  } { { "74163.tdf" "" { Text "d:/altera/13.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 256 520 640 440 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "lab10.bdf" "inst5" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 368 264 424 448 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clk_div.v(7) " "Verilog HDL assignment warning at clk_div.v(7): truncated value with size 32 to match size of target (21)" {  } { { "clk_div.v" "" { Text "E:/digitallogic2173310627/lab10/clk_div.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557052255993 "|clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst2 " "Elaborating entity \"seg\" for hierarchy \"seg:inst2\"" {  } { { "lab10.bdf" "inst2" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 488 840 984 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052255993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74162 74162:inst99 " "Elaborating entity \"74162\" for hierarchy \"74162:inst99\"" {  } { { "lab10.bdf" "inst99" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 520 512 632 704 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557052256024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74162:inst99 " "Elaborated megafunction instantiation \"74162:inst99\"" {  } { { "lab10.bdf" "" { Schematic "E:/digitallogic2173310627/lab10/lab10.bdf" { { 520 512 632 704 "inst99" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557052256024 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Quartus II" 0 -1 1557052256180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557052256196 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557052256196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557052256196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557052256196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557052256211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 18:30:56 2019 " "Processing ended: Sun May 05 18:30:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557052256211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557052256211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557052256211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557052256211 ""}
