0.6
2019.2
Nov  6 2019
21:57:16
C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,1579286445,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/logical.sv,,fulladder,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.sim/sim_4/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sim_4/new/Lab2b_Part4_test_32bit.sv,1579410600,systemVerilog,,,,Lab3_Part4_test_32bit,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/ALU.sv,1579410342,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder.sv,,ALU,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/comparator.sv,1579407228,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,,comparator,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/logical.sv,1579403268,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/shifter.sv,,logical,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/shifter.sv,1579371918,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sim_4/new/Lab2b_Part4_test_32bit.sv,,shifter,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder.sv,1579316683,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/addsub.sv,,adder,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/addsub.sv,1579316984,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2B/Lab2B.srcs/sources_1/new/comparator.sv,,addsub,,,,,,,,
