============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:13:18 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
  Gate    Instances    Area   Power (nW)     Library    
--------------------------------------------------------
ADDFX1          874  4483.620    283.376    fast_vdd1v0 
ADDHX1            4    15.048      1.075    fast_vdd1v0 
AND2XL            1     1.368      0.077    fast_vdd1v0 
AOI21XL           1     1.710      0.058    fast_vdd1v0 
INVXL             2     1.368      0.063    fast_vdd1v0 
NAND2BXL          2     2.736      0.172    fast_vdd1v0 
NAND2X1           1     1.026      0.070    fast_vdd1v0 
NAND2XL           4     4.104      0.188    fast_vdd1v0 
NOR2BX1           1     1.368      0.098    fast_vdd1v0 
XNOR2X1          19    45.486      3.392    fast_vdd1v0 
XOR2XL            6    16.416      1.009    fast_vdd1v0 
--------------------------------------------------------
total           915  4574.250    289.578                


                                           Leakage  Leakage 
     Type      Instances   Area   Area % Power (nW) Power % 
------------------------------------------------------------
inverter               2    1.368    0.0      0.063     0.0 
logic                913 4572.882  100.0    289.515   100.0 
physical_cells         0    0.000    0.0      0.000     0.0 
------------------------------------------------------------
total                915 4574.250  100.0    289.578   100.0 

