--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml led_demo.twx led_demo.ncd -o led_demo.twr led_demo.pcf
-ucf mercury.ucf

Design file:              led_demo.ncd
Physical constraint file: led_demo.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.821ns.
--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X7Y12.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_17 (FF)
  Destination:          count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.018 - 0.055)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_17 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.YQ        Tcko                  0.580   count<16>
                                                       count_17
    SLICE_X5Y7.F1        net (fanout=2)        1.435   count<17>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (2.938ns logic, 2.704ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.018 - 0.084)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_3 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y2.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X5Y6.G3        net (fanout=2)        1.255   count<3>
    SLICE_X5Y6.COUT      Topcyg                1.178   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.COUT      Tbyp                  0.130   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (3.051ns logic, 2.524ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_18 (FF)
  Destination:          count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.018 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_18 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.XQ       Tcko                  0.591   count<18>
                                                       count_18
    SLICE_X5Y7.F2        net (fanout=2)        1.272   count<18>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.949ns logic, 2.541ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point count_23 (SLICE_X7Y12.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_17 (FF)
  Destination:          count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.018 - 0.055)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_17 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.YQ        Tcko                  0.580   count<16>
                                                       count_17
    SLICE_X5Y7.F1        net (fanout=2)        1.435   count<17>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (2.938ns logic, 2.704ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.018 - 0.084)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_3 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y2.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X5Y6.G3        net (fanout=2)        1.255   count<3>
    SLICE_X5Y6.COUT      Topcyg                1.178   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.COUT      Tbyp                  0.130   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (3.051ns logic, 2.524ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_18 (FF)
  Destination:          count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.018 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_18 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.XQ       Tcko                  0.591   count<18>
                                                       count_18
    SLICE_X5Y7.F2        net (fanout=2)        1.272   count<18>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y12.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y12.CLK      Tsrck                 0.867   count<22>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.949ns logic, 2.541ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point count_24 (SLICE_X7Y13.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_17 (FF)
  Destination:          count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.018 - 0.055)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_17 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.YQ        Tcko                  0.580   count<16>
                                                       count_17
    SLICE_X5Y7.F1        net (fanout=2)        1.435   count<17>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y13.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y13.CLK      Tsrck                 0.867   count<24>
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (2.938ns logic, 2.704ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.018 - 0.084)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_3 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y2.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X5Y6.G3        net (fanout=2)        1.255   count<3>
    SLICE_X5Y6.COUT      Topcyg                1.178   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X5Y7.COUT      Tbyp                  0.130   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y13.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y13.CLK      Tsrck                 0.867   count<24>
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (3.051ns logic, 2.524ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_18 (FF)
  Destination:          count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.018 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    14.142ns

  Clock Uncertainty:          14.142ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  28.284ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_18 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.XQ       Tcko                  0.591   count<18>
                                                       count_18
    SLICE_X5Y7.F2        net (fanout=2)        1.272   count<18>
    SLICE_X5Y7.COUT      Topcyf                1.195   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.CIN       net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X5Y8.XB        Tcinxb                0.296   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X7Y13.SR       net (fanout=14)       1.269   count_cmp_eq0000
    SLICE_X7Y13.CLK      Tsrck                 0.867   count<24>
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.949ns logic, 2.541ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulse (SLICE_X2Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse (FF)
  Destination:          pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pulse to pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y3.YQ        Tcko                  0.541   pulse
                                                       pulse
    SLICE_X2Y3.BY        net (fanout=5)        0.428   pulse
    SLICE_X2Y3.CLK       Tckdi       (-Th)    -0.173   pulse
                                                       pulse
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.714ns logic, 0.428ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point count_18 (SLICE_X7Y10.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_18 (FF)
  Destination:          count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_18 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.XQ       Tcko                  0.473   count<18>
                                                       count_18
    SLICE_X7Y10.F3       net (fanout=2)        0.306   count<18>
    SLICE_X7Y10.CLK      Tckf        (-Th)    -0.847   count<18>
                                                       count<18>_rt
                                                       Mcount_count_xor<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.320ns logic, 0.306ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X7Y12.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_22 (FF)
  Destination:          count_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_22 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.XQ       Tcko                  0.473   count<22>
                                                       count_22
    SLICE_X7Y12.F3       net (fanout=2)        0.306   count<22>
    SLICE_X7Y12.CLK      Tckf        (-Th)    -0.847   count<22>
                                                       count<22>_rt
                                                       Mcount_count_xor<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.320ns logic, 0.306ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: pulse/CLK
  Logical resource: pulse/CK
  Location pin: SLICE_X2Y3.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: pulse/CLK
  Logical resource: pulse/CK
  Location pin: SLICE_X2Y3.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: pulse/CLK
  Logical resource: pulse/CK
  Location pin: SLICE_X2Y3.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   19.821|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1054 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:  19.821ns{1}   (Maximum frequency:  50.452MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 05 14:51:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



