{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1601942418870 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1601942418870 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1601942419762 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1601942419784 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1601942419784 ""}
{ "Info" "" "" "2020.10.05.19:00:36 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2020.10.05.19:00:36 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1601942436802 ""}
{ "Info" "" "" "2020.10.05.19:00:36 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.10.05.19:00:36 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1601942436811 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.10.05.19:00:52 Info: Saving generation log to C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Saving generation log to C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1601942452523 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1601942452524 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2020.10.05.19:00:52 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1601942452526 ""}
{ "Info" "soc_system.qsys" "" "2020.10.05.19:00:52 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1601942452553 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Reading input file" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Reading input file" 0 0 "Shell" 0 -1 1601942452928 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1601942452929 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1601942452930 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942452930 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1601942452930 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1601942452930 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1601942452931 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942452931 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1601942452931 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942452931 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1601942452931 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942452932 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1601942452932 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1601942452932 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1601942452934 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942452937 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1601942452937 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1601942452937 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1601942452938 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942452938 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1601942452938 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1601942452938 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1601942452938 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1601942452939 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1601942452939 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Building connections" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Building connections" 0 0 "Shell" 0 -1 1601942452940 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1601942452942 ""}
{ "Info" "" "" "2020.10.05.19:00:52 Info: Validating" {  } {  } 0 0 "2020.10.05.19:00:52 Info: Validating" 0 0 "Shell" 0 -1 1601942452943 ""}
{ "Info" "" "" "2020.10.05.19:00:59 Info: Done reading input file" {  } {  } 0 0 "2020.10.05.19:00:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1601942459887 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942463413 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942463413 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1601942463413 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1601942463413 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1601942463416 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1601942463416 ""}
{ "Info" "" "" "2020.10.05.19:01:03 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.05.19:01:03 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1601942463416 ""}
{ "Info" "" "" "2020.10.05.19:01:04 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.10.05.19:01:04 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1601942464364 ""}
{ "Info" "" "" "2020.10.05.19:01:09 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.10.05.19:01:09 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1601942469133 ""}
{ "Info" "" "" "2020.10.05.19:01:11 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.10.05.19:01:11 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1601942471806 ""}
{ "Info" "" "" "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1601942472747 ""}
{ "Info" "" "" "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1601942472748 ""}
{ "Info" "" "" "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1601942472748 ""}
{ "Info" "" "" "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.10.05.19:01:12 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1601942472748 ""}
{ "Warning" "" "" "2020.10.05.19:01:13 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.05.19:01:13 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1601942473273 ""}
{ "Warning" "" "" "2020.10.05.19:01:13 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.05.19:01:13 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1601942473273 ""}
{ "Warning" "" "" "2020.10.05.19:01:13 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.10.05.19:01:13 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1601942473274 ""}
{ "Warning" "" "" "2020.10.05.19:01:13 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.10.05.19:01:13 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1601942473274 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.10.05.19:01:19 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1601942479131 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.10.05.19:01:19 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1601942479138 ""}
{ "Info" "  ]" "" "2020.10.05.19:01:19 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen" {  } {  } 0 0 "2020.10.05.19:01:19 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1601942479138 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.10.05.19:01:19 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1601942479766 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.10.05.19:01:19 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1601942479772 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.10.05.19:01:19 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1601942479778 ""}
{ "Info" "  ]" "" "2020.10.05.19:01:19 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2020.10.05.19:01:19 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1601942479778 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.10.05.19:01:19 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1601942479969 ""}
{ "Info" "" "" "2020.10.05.19:01:19 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.10.05.19:01:19 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1601942479979 ""}
{ "Info" "" "" "2020.10.05.19:01:20 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.10.05.19:01:20 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1601942480767 ""}
{ "Info" "" "" "2020.10.05.19:01:20 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.10.05.19:01:20 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1601942480769 ""}
{ "Info" "" "" "2020.10.05.19:01:21 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.10.05.19:01:21 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1601942481265 ""}
{ "Info" "" "" "2020.10.05.19:01:21 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.05.19:01:21 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1601942481623 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.10.05.19:01:24 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1601942484143 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.05.19:01:24 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1601942484147 ""}
{ "Info" "  ]" "" "2020.10.05.19:01:24 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2020.10.05.19:01:24 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1601942484147 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.05.19:01:24 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1601942484394 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.10.05.19:01:24 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1601942484403 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.10.05.19:01:24 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1601942484408 ""}
{ "Info" "  ]" "" "2020.10.05.19:01:24 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen" {  } {  } 0 0 "2020.10.05.19:01:24 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1601942484408 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.10.05.19:01:24 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1601942484585 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.10.05.19:01:24 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1601942484592 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.10.05.19:01:24 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1601942484601 ""}
{ "Info" "" "" "2020.10.05.19:01:24 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.10.05.19:01:24 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1601942484608 ""}
{ "Info" "" "" "2020.10.05.19:01:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942485854 ""}
{ "Info" "" "" "2020.10.05.19:01:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.10.05.19:01:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1601942486668 ""}
{ "Info" "" "" "2020.10.05.19:01:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942490614 ""}
{ "Info" "" "" "2020.10.05.19:01:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942491002 ""}
{ "Info" "" "" "2020.10.05.19:01:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942491402 ""}
{ "Info" "" "" "2020.10.05.19:01:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942491785 ""}
{ "Info" "" "" "2020.10.05.19:01:32 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:32 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942492174 ""}
{ "Info" "" "" "2020.10.05.19:01:32 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:32 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942492563 ""}
{ "Info" "" "" "2020.10.05.19:01:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.10.05.19:01:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1601942495306 ""}
{ "Info" "" "" "2020.10.05.19:01:36 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.10.05.19:01:36 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1601942496517 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:01:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942498104 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1601942498890 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1601942498899 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1601942498901 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1601942498904 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1601942498930 ""}
{ "Info" "" "" "2020.10.05.19:01:38 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.10.05.19:01:38 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1601942498994 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1601942499010 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1601942499019 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1601942499025 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1601942499033 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1601942499044 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1601942499053 ""}
{ "Info" "" "" "2020.10.05.19:01:39 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.10.05.19:01:39 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1601942499056 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga_lite/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga_lite/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "ac_rom.s ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "inst_rom.s ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519600 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "sequencer_auto.h ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "sequencer_auto.h ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1601942519601 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga_lite/17.0/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga_lite/17.0/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1601942519602 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1601942519602 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/josne/AppData/Local/Temp/alt8541_6834805801428062356.dir/0006_s0_gen" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/josne/AppData/Local/Temp/alt8541_6834805801428062356.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1601942519602 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1601942519602 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:39 Info:" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:39 Info:" 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1601942519603 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1601942519604 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1601942519604 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1601942519604 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:42 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:42 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1601942519604 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:42 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:42 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1601942519604 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1601942519605 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1601942519605 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1601942519605 ""}
{ "Error" "22 $" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk:            \$Date: 2017/01" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.pll_ref_clk:            \$Date: 2017/01" 0 0 "Shell" 0 -1 1601942519605 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1601942519605 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Error" "22 $" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset:            \$Date: 2017/01" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset:            \$Date: 2017/01" 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1601942519606 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Warning" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:47 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:50 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:50 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1601942519607 ""}
{ "Error" "verbosity_pkg.sv" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: Reusing file C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: Reusing file C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1601942519608 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1601942519608 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1601942519608 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:53 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1601942519608 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:57 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:57 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1601942519608 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Error during execution of \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Error during execution of \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1601942519609 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Execution of command \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Execution of command \"\{C:/intelfpga_lite/17.0/quartus/../nios2eds" 0 0 "Shell" 0 -1 1601942519609 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga_lite/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: \]2;Altera Nios II EDS 17.0 \[gcc4\]C:/intelfpga_lite/17.0/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1601942519609 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Copyright (C) 2017  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "ac_rom.s ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "inst_rom.s ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519610 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519611 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519611 ""}
{ "Error" "sequencer_auto.h ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519611 ""}
{ "Error" "sequencer_auto.h ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1601942519611 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1601942519611 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1601942519612 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: C:/intelfpga_lite/17.0/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: C:/intelfpga_lite/17.0/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1601942519612 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: child process exited abnormally" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1601942519612 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: add_fileset_file: No such file C:/Users/josne/AppData/Local/Temp/alt8541_6834805801428062356.dir/0006_s0_gen" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: s0: add_fileset_file: No such file C:/Users/josne/AppData/Local/Temp/alt8541_6834805801428062356.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1601942519612 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1601942519613 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1601942519613 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1601942519613 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1601942519613 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1601942519613 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1601942519614 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1601942519615 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1601942519616 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1601942519616 ""}
{ "Error" "" "" "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2020.10.05.19:01:59 Error: fpga_interfaces: 2020.10.05.19:01:59 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1601942519616 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.10.05.19:02:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1601942520012 ""}
{ "Error" "" "" "2020.10.05.19:02:00 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2020.10.05.19:02:00 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1601942520041 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2020.10.05.19:02:00 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1601942520041 ""}
{ "Error" "" "" "2020.10.05.19:02:00 Error: qsys-generate failed with exit code 1: 91 Errors, 4 Warnings" {  } {  } 0 0 "2020.10.05.19:02:00 Error: qsys-generate failed with exit code 1: 91 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1601942520070 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1601942520070 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.10.05.19:02:00 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1601942520070 ""}
{ "Info" " --use-relative-paths=true" "" "2020.10.05.19:02:00 Info: sim-script-gen --spd=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: sim-script-gen --spd=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520070 ""}
{ "Info" " --use-relative-paths=true" "" "2020.10.05.19:02:00 Info: Doing: ip-make-simscript --spd=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Doing: ip-make-simscript --spd=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520073 ""}
{ "Info" " directory:" "" "2020.10.05.19:02:00 Info: Generating the following file(s) for MODELSIM simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Generating the following file(s) for MODELSIM simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520745 ""}
{ "Info" "msim_setup.tcl" "" "2020.10.05.19:02:00 Info:     mentor" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     mentor" 0 0 "Shell" 0 -1 1601942520746 ""}
{ "Info" " directory:" "" "2020.10.05.19:02:00 Info: Generating the following file(s) for VCS simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Generating the following file(s) for VCS simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520750 ""}
{ "Info" "vcs_setup.sh" "" "2020.10.05.19:02:00 Info:     synopsys/vcs" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1601942520751 ""}
{ "Info" " directory:" "" "2020.10.05.19:02:00 Info: Generating the following file(s) for VCSMX simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Generating the following file(s) for VCSMX simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520756 ""}
{ "Info" "synopsys_sim.setup" "" "2020.10.05.19:02:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1601942520757 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.10.05.19:02:00 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1601942520757 ""}
{ "Info" " directory:" "" "2020.10.05.19:02:00 Info: Generating the following file(s) for NCSIM simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Generating the following file(s) for NCSIM simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520764 ""}
{ "Info" "cds.lib" "" "2020.10.05.19:02:00 Info:     cadence" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     cadence" 0 0 "Shell" 0 -1 1601942520764 ""}
{ "Info" "hdl.var" "" "2020.10.05.19:02:00 Info:     cadence" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     cadence" 0 0 "Shell" 0 -1 1601942520774 ""}
{ "Info" "ncsim_setup.sh" "" "2020.10.05.19:02:00 Info:     cadence" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     cadence" 0 0 "Shell" 0 -1 1601942520774 ""}
{ "Info" " directory" "" "2020.10.05.19:02:00 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1601942520775 ""}
{ "Info" " directory:" "" "2020.10.05.19:02:00 Info: Generating the following file(s) for RIVIERA simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Generating the following file(s) for RIVIERA simulator in C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520778 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.10.05.19:02:00 Info:     aldec" {  } {  } 0 0 "2020.10.05.19:02:00 Info:     aldec" 0 0 "Shell" 0 -1 1601942520778 ""}
{ "Info" "." "" "2020.10.05.19:02:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.10.05.19:02:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1601942520778 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.10.05.19:02:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1601942520778 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.10.05.19:02:00 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1601942520778 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1601942520779 ""}
{ "Info" "" "" "2020.10.05.19:02:00 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2020.10.05.19:02:00 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1601942520779 ""}
{ "Info" "soc_system.qsys" "" "2020.10.05.19:02:00 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.10.05.19:02:00 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1601942520781 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Reading input file" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Reading input file" 0 0 "Shell" 0 -1 1601942521157 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1601942521158 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1601942521158 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942521158 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1601942521158 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1601942521158 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1601942521159 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1601942521162 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1601942521165 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1601942521166 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1601942521166 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1601942521166 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1601942521166 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Building connections" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Building connections" 0 0 "Shell" 0 -1 1601942521166 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1601942521167 ""}
{ "Info" "" "" "2020.10.05.19:02:01 Info: Validating" {  } {  } 0 0 "2020.10.05.19:02:01 Info: Validating" 0 0 "Shell" 0 -1 1601942521168 ""}
{ "Info" "" "" "2020.10.05.19:02:08 Info: Done reading input file" {  } {  } 0 0 "2020.10.05.19:02:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1601942528088 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942531537 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942531537 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1601942531537 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1601942531538 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1601942531539 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1601942531539 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.05.19:02:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1601942531539 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.10.05.19:02:11 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1601942531871 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.10.05.19:02:11 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1601942531871 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info:" {  } {  } 0 0 "2020.10.05.19:02:11 Info:" 0 0 "Shell" 0 -1 1601942531871 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.10.05.19:02:11 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1601942531871 ""}
{ "Info" "" "" "2020.10.05.19:02:11 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2020.10.05.19:02:11 Info: qsys-generate C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\code\\de10nano\\examples\\DE10-Nano_v.1.3.8_HWrevC_SystemCD\\Demonstrations\\SoC_FPGA\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1601942531871 ""}
{ "Info" "soc_system.qsys" "" "2020.10.05.19:02:11 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.10.05.19:02:11 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1601942531895 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Reading input file" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Reading input file" 0 0 "Shell" 0 -1 1601942532261 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1601942532262 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1601942532262 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1601942532263 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942532264 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1601942532264 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1601942532264 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1601942532265 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1601942532268 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1601942532269 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1601942532269 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1601942532269 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Building connections" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Building connections" 0 0 "Shell" 0 -1 1601942532269 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1601942532270 ""}
{ "Info" "" "" "2020.10.05.19:02:12 Info: Validating" {  } {  } 0 0 "2020.10.05.19:02:12 Info: Validating" 0 0 "Shell" 0 -1 1601942532270 ""}
{ "Info" "" "" "2020.10.05.19:02:19 Info: Done reading input file" {  } {  } 0 0 "2020.10.05.19:02:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1601942539131 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942542552 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1601942542552 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1601942542552 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1601942542552 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1601942542553 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1601942542553 ""}
{ "Info" "" "" "2020.10.05.19:02:22 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.05.19:02:22 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1601942542553 ""}
{ "Info" "" "" "2020.10.05.19:02:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.10.05.19:02:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1601942544176 ""}
{ "Info" "" "" "2020.10.05.19:02:28 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.10.05.19:02:28 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1601942548245 ""}
{ "Info" "" "" "2020.10.05.19:02:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.10.05.19:02:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1601942550380 ""}
{ "Info" "" "" "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1601942551285 ""}
{ "Info" "" "" "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1601942551285 ""}
{ "Info" "" "" "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1601942551285 ""}
{ "Info" "" "" "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.10.05.19:02:31 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1601942551285 ""}
{ "Warning" "" "" "2020.10.05.19:02:31 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.05.19:02:31 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1601942551785 ""}
{ "Warning" "" "" "2020.10.05.19:02:31 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.05.19:02:31 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1601942551785 ""}
{ "Warning" "" "" "2020.10.05.19:02:31 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.10.05.19:02:31 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1601942551785 ""}
{ "Warning" "" "" "2020.10.05.19:02:31 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.10.05.19:02:31 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1601942551785 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.10.05.19:02:37 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1601942557530 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.10.05.19:02:37 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1601942557535 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.05.19:02:37 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0024_button_pio_gen/" {  } {  } 0 0 "2020.10.05.19:02:37 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1601942557535 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.10.05.19:02:37 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1601942557718 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.10.05.19:02:37 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1601942557720 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.10.05.19:02:37 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1601942557724 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.05.19:02:37 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2020.10.05.19:02:37 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1601942557724 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.10.05.19:02:37 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1601942557911 ""}
{ "Info" "" "" "2020.10.05.19:02:37 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.10.05.19:02:37 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1601942557914 ""}
{ "Info" "" "" "2020.10.05.19:02:38 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.10.05.19:02:38 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1601942558705 ""}
{ "Info" "" "" "2020.10.05.19:02:38 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.10.05.19:02:38 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1601942558705 ""}
{ "Info" "" "" "2020.10.05.19:02:39 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.10.05.19:02:39 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1601942559215 ""}
{ "Info" "" "" "2020.10.05.19:02:39 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.05.19:02:39 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1601942559573 ""}
{ "Info" "" "" "2020.10.05.19:02:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.10.05.19:02:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1601942561706 ""}
{ "Info" "" "" "2020.10.05.19:02:41 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.05.19:02:41 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1601942561710 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.05.19:02:41 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2020.10.05.19:02:41 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1601942561711 ""}
{ "Info" "" "" "2020.10.05.19:02:41 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.05.19:02:41 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1601942561936 ""}
{ "Info" "" "" "2020.10.05.19:02:41 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.10.05.19:02:41 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1601942561944 ""}
{ "Info" "" "" "2020.10.05.19:02:41 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.10.05.19:02:41 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1601942561949 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.05.19:02:41 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0027_led_pio_gen/" {  } {  } 0 0 "2020.10.05.19:02:41 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/josne/AppData/Local/Temp/alt8541_960645278529126266.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1601942561949 ""}
{ "Info" "" "" "2020.10.05.19:02:42 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.10.05.19:02:42 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1601942562109 ""}
{ "Info" "" "" "2020.10.05.19:02:42 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.10.05.19:02:42 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1601942562111 ""}
{ "Info" "" "" "2020.10.05.19:02:42 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.10.05.19:02:42 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1601942562113 ""}
{ "Info" "" "" "2020.10.05.19:02:42 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.10.05.19:02:42 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1601942562115 ""}
{ "Info" "" "" "2020.10.05.19:02:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942563272 ""}
{ "Info" "" "" "2020.10.05.19:02:44 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.10.05.19:02:44 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1601942564072 ""}
{ "Info" "" "" "2020.10.05.19:02:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942568197 ""}
{ "Info" "" "" "2020.10.05.19:02:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942568590 ""}
{ "Info" "" "" "2020.10.05.19:02:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942568980 ""}
{ "Info" "" "" "2020.10.05.19:02:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942569374 ""}
{ "Info" "" "" "2020.10.05.19:02:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942569764 ""}
{ "Info" "" "" "2020.10.05.19:02:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942570157 ""}
{ "Info" "" "" "2020.10.05.19:02:52 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.10.05.19:02:52 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1601942572961 ""}
{ "Info" "" "" "2020.10.05.19:02:54 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.10.05.19:02:54 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1601942574168 ""}
{ "Info" "" "" "2020.10.05.19:02:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.05.19:02:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1601942575752 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1601942576541 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1601942576544 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1601942576546 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1601942576548 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1601942576550 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1601942576554 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1601942576559 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1601942576560 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1601942576561 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1601942576562 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1601942576563 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1601942576566 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1601942576568 ""}
{ "Info" "" "" "2020.10.05.19:02:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.10.05.19:02:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1601942576616 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1601942577409 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1601942577416 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1601942577429 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1601942577442 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1601942577461 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1601942577473 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1601942577521 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942577528 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942577529 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942577530 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1601942577537 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1601942577557 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1601942577560 ""}
{ "Info" "" "" "2020.10.05.19:02:57 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.05.19:02:57 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1601942577567 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:57 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942577575 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1601942578335 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1601942578343 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1601942578349 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1601942578362 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1601942578375 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1601942578388 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578396 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578396 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1601942578398 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1601942578405 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578406 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1601942578408 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1601942578415 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578416 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1601942578425 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578430 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578430 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578431 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1601942578442 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1601942578454 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1601942578457 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1601942578463 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578463 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1601942578465 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1601942578472 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578472 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1601942578481 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578482 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578482 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1601942578494 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1601942578505 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1601942578525 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1601942578531 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578531 ""}
{ "Info" "" "" "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.05.19:02:58 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1601942578537 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.05.19:02:58 Info: Reusing file C:/code/de10nano/examples/DE10-Nano_v.1.3.8_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1601942578537 ""}
{ "Info" "" "" "2020.10.05.19:02:59 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.10.05.19:02:59 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1601942579291 ""}
{ "Info" "" "" "2020.10.05.19:03:15 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.10.05.19:03:15 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1601942595594 ""}
{ "Info" "" "" "2020.10.05.19:03:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.05.19:03:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1601942595614 ""}
{ "Info" "" "" "2020.10.05.19:03:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.05.19:03:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1601942595618 ""}
{ "Info" "" "" "2020.10.05.19:03:15 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2020.10.05.19:03:15 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1601942595618 ""}
{ "Info" "" "" "2020.10.05.19:03:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.10.05.19:03:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1601942596231 ""}
{ "Info" "" "" "2020.10.05.19:03:16 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.10.05.19:03:16 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1601942596231 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1601942600952 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Qsys file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1601942600952 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1601942600952 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"soc_system.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1601942600952 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1601942605673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 87 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 87 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601942605673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 05 19:03:25 2020 " "Processing ended: Mon Oct 05 19:03:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601942605673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601942605673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601942605673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1601942605673 ""}
