# Auto-generated project tcl file to read all sources

set search_path [concat [list .] $search_path]
analyze -format sverilog -define { } -work work src/ece337_course-lib_ahb_model_updated_1.0.0/source/ahb_model_updated.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_ahb_sub_1.0.0/source/ahb_sub.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_flex_counter_1.0.0/source/flex_counter.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_multiply_by_2_1.0.0/source/multiply_by_2.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_signed_multiplier_1.0.0/source/signed_multiplier.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_sync_1.0.0/source/sync.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_PE_1.0.0/source/PE.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_activation_1.0.0/source/activation.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_bias_adder_1.0.0/source/bias_adder.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_edge_det_1.0.0/source/edge_det.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_controller_1.0.0/source/controller.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_sram_buffer_1.0.0/source/sram_buffer.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_systolic_array_1.0.0/source/systolic_array.sv
analyze -format sverilog -define { } -work work src/u337mg096_ece337_ai_accelerator_1.0.0/source/ai_accelerator.sv
