
*** Running vivado
    with args -log riscv_RocketChip_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_RocketChip_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_RocketChip_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.176 ; gain = 17.023 ; free physical = 5374 ; free virtual = 21216
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_RocketChip_0
Command: synth_design -top riscv_RocketChip_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19406
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.734 ; gain = 394.770 ; free physical = 4307 ; free virtual = 20201
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/synth/riscv_RocketChip_0.v:53]
INFO: [Synth 8-638] synthesizing module 'Rocket64b1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:385]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:11]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:11]
INFO: [Synth 8-3491] module 'RocketSystem' declared at '/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:103331' bound to instance 'rocket_system' of component 'RocketSystem' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:727]
INFO: [Synth 8-6157] synthesizing module 'RocketSystem' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:103331]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:1]
INFO: [Synth 8-6157] synthesizing module 'IntSyncAsyncCrossingSink' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:194]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w8_d3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:97]
INFO: [Synth 8-6157] synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:28]
INFO: [Synth 8-6155] done synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w8_d3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:97]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncAsyncCrossingSink' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:194]
INFO: [Synth 8-6157] synthesizing module 'SimpleClockGroupSource' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:235]
INFO: [Synth 8-6155] done synthesizing module 'SimpleClockGroupSource' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:235]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:8486]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:264]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:264]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:279]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:279]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:1519]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:7255]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2937]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2111]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2430]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2430]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2599]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2599]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2743]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2743]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:2937]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3548]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3278]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3278]
INFO: [Synth 8-6157] synthesizing module 'Queue_7' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3402]
INFO: [Synth 8-6155] done synthesizing module 'Queue_7' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3402]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:3548]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:4503]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:4255]
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:4255]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:4503]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:5787]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:5787]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:6447]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:5925]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:5925]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:6074]
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:6074]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:6447]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:7255]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:8486]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:10899]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:10899]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18012]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:10938]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:10938]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11955]
INFO: [Synth 8-6157] synthesizing module 'Queue_25' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11256]
INFO: [Synth 8-6155] done synthesizing module 'Queue_25' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11256]
INFO: [Synth 8-6157] synthesizing module 'Queue_26' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11711]
INFO: [Synth 8-6155] done synthesizing module 'Queue_26' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11711]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:11955]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12657]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12291]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12168]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12168]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12291]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12657]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_6' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16880]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13468]
INFO: [Synth 8-6157] synthesizing module 'Queue_27' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12770]
INFO: [Synth 8-6155] done synthesizing module 'Queue_27' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:12770]
INFO: [Synth 8-6157] synthesizing module 'Queue_28' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13224]
INFO: [Synth 8-6155] done synthesizing module 'Queue_28' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13224]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13468]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13677]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:13677]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14449]
INFO: [Synth 8-6157] synthesizing module 'Queue_29' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14129]
INFO: [Synth 8-6155] done synthesizing module 'Queue_29' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14129]
INFO: [Synth 8-6157] synthesizing module 'Queue_30' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14314]
INFO: [Synth 8-6155] done synthesizing module 'Queue_30' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14314]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:14449]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15322]
INFO: [Synth 8-6157] synthesizing module 'Queue_31' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15176]
INFO: [Synth 8-6155] done synthesizing module 'Queue_31' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15176]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15322]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16072]
INFO: [Synth 8-6157] synthesizing module 'Queue_35' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15627]
INFO: [Synth 8-6155] done synthesizing module 'Queue_35' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15627]
INFO: [Synth 8-6157] synthesizing module 'Queue_37' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15912]
INFO: [Synth 8-6155] done synthesizing module 'Queue_37' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:15912]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16072]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16772]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16772]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_6' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:16880]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18012]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23928]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18719]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18719]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18736]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:18736]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19200]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19200]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:20214]
INFO: [Synth 8-6157] synthesizing module 'Queue_38' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19676]
INFO: [Synth 8-6155] done synthesizing module 'Queue_38' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19676]
INFO: [Synth 8-6157] synthesizing module 'Queue_39' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19920]
INFO: [Synth 8-6155] done synthesizing module 'Queue_39' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:19920]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:20214]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:20379]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:20379]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21702]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21234]
INFO: [Synth 8-6157] synthesizing module 'Queue_40' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21085]
INFO: [Synth 8-6155] done synthesizing module 'Queue_40' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21085]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21234]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21565]
INFO: [Synth 8-6157] synthesizing module 'Queue_41' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'Queue_41' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21565]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21702]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_8' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22257]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21963]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21838]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21838]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:21963]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_8' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22257]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22801]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22507]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22382]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22382]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22507]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22801]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_11' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23345]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23051]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22926]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:22926]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23051]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_11' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23345]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_12' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23831]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23585]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23470]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23470]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23585]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_12' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23831]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:23928]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:44961]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25125]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25125]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25200]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25200]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_13' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:44067]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25446]
INFO: [Synth 8-6157] synthesizing module 'Queue_43' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25275]
INFO: [Synth 8-6155] done synthesizing module 'Queue_43' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25275]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:25446]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27059]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27059]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27576]
INFO: [Synth 8-6157] synthesizing module 'Queue_76' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27203]
INFO: [Synth 8-6155] done synthesizing module 'Queue_76' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27203]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:27576]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_13' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:44067]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:44961]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManagerWrapper' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:48934]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:47546]
INFO: [Synth 8-6157] synthesizing module 'BroadcastFilter' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:45979]
INFO: [Synth 8-6155] done synthesizing module 'BroadcastFilter' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:45979]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46146]
INFO: [Synth 8-6157] synthesizing module 'Queue_77' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46000]
INFO: [Synth 8-6155] done synthesizing module 'Queue_77' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46000]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46146]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46496]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46496]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46846]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_2' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:46846]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_3' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:47196]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_3' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:47196]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcast' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:47546]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManagerWrapper' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:48934]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:91552]
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:87537]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_8' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:49838]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_8' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:49838]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_1' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50179]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50179]
INFO: [Synth 8-6157] synthesizing module 'DCache' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:55430]
INFO: [Synth 8-6157] synthesizing module 'TLB' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50634]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50197]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50197]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50251]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50251]
INFO: [Synth 8-6155] done synthesizing module 'TLB' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:50634]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:54837]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:54837]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_ext' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/srams.v:122]
INFO: [Synth 8-6155] done synthesizing module 'tag_array' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:106165]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_ext' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/srams.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:105992]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:55064]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86432]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:887]
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:887]
INFO: [Synth 8-638] synthesizing module 'JtagSeries7' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:54]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'jtag' to cell 'BSCANE2' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:119]
INFO: [Synth 8-113] binding component instance 'tck_buf' to cell 'BUFG' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:137]
INFO: [Synth 8-256] done synthesizing module 'JtagSeries7' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'Rocket64b1' (0#1) [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:385]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_extra_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86731]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86788]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86791]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86844]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86849]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86859]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86864]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86058]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86055]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86055]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86058]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:87185]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86057]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:87199]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86060]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:94301]
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[16] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[2] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[1] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[0] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[127] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[126] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[125] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[124] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[123] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[122] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[121] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[120] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[119] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[118] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[117] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[116] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[115] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[114] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[113] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[112] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[111] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[110] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[109] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[108] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[107] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[106] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[105] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[104] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[103] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[102] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[101] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[100] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[99] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[98] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[97] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[96] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[95] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[94] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[93] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[92] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[91] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[90] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[89] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[88] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[87] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[86] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[85] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[84] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[83] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[82] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[81] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[80] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[79] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[78] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[77] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[76] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[75] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[74] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[73] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[72] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[71] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[70] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[69] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[68] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[67] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[66] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[65] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[64] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[2] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[1] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[0] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[1] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[0] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[6] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[5] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[1] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[0] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[29] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[27] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[26] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[25] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[24] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[23] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[22] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[21] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[20] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[19] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[18] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[17] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[16] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[15] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[14] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[13] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[12] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[11] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[10] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[9] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[8] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[7] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[6] in module TLDebugModuleOuter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2687.508 ; gain = 1018.543 ; free physical = 3654 ; free virtual = 19569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.508 ; gain = 1018.543 ; free physical = 3652 ; free virtual = 19567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 2687.508 ; gain = 1018.543 ; free physical = 3652 ; free virtual = 19567
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2687.508 ; gain = 0.000 ; free physical = 3653 ; free virtual = 19569
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2859.336 ; gain = 0.000 ; free physical = 3565 ; free virtual = 19484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.148 ; gain = 42.812 ; free physical = 3531 ; free virtual = 19451
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:01:41 . Memory (MB): peak = 2902.148 ; gain = 1233.184 ; free physical = 3526 ; free virtual = 19446
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:20680]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '40' to '12' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:56656]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '40' to '12' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:56637]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '34' to '21' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:56492]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_pipe_b_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:66868]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:70114]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:70116]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_fmt_reg' and it is trimmed from '2' to '1' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:70573]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typeTagOut_reg' and it is trimmed from '2' to '1' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:70490]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_typeTagIn_reg' and it is trimmed from '2' to '1' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:71178]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:75261]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:74772]
WARNING: [Synth 8-3936] Found unconnected internal register 'load_wb_typeTag_reg' and it is trimmed from '2' to '1' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:74610]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85986]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:87047]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:86974]
INFO: [Synth 8-802] inferred FSM for state register 'sbState_reg' in module 'SBToTL'
WARNING: [Synth 8-6430] The Block RAM "tag_array_ext:/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_ext:/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_ext:/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_ext:/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram8_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram9_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram10_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram11_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram12_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram13_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram14_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram15_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram16_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram17_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram18_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram19_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram20_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram21_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram22_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram23_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram24_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram25_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram26_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram27_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram28_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram29_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram30_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram31_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00100 |                              000
                 iSTATE0 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
                 iSTATE1 |                            00001 |                              011
                 iSTATE3 |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sbState_reg' using encoding 'one-hot' in module 'SBToTL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2914.070 ; gain = 1245.105 ; free physical = 112 ; free virtual = 15137
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/intsource_1' (IntSyncCrossingSource_1) to 'inst/rocket_system/tile_prci_domain/intsource_3'
RAM Pipeline Warning: Read Address Register Found For RAM ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram3_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 7     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   58 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 3     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 25    
	   3 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 104   
	   4 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 53    
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 17    
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 47    
	   4 Input    1 Bit       Adders := 260   
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     56 Bit         XORs := 16    
	   2 Input     40 Bit         XORs := 20    
	   2 Input     34 Bit         XORs := 50    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     31 Bit         XORs := 16    
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 26    
	   2 Input     21 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 11    
	   3 Input      9 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 22    
	   2 Input      1 Bit         XORs := 748   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 31    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 75    
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 19    
	               39 Bit    Registers := 16    
	               34 Bit    Registers := 24    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 35    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 31    
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 6     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 59    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 65    
	                8 Bit    Registers := 133   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 106   
	                3 Bit    Registers := 168   
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 1295  
+---Multipliers : 
	              53x53  Multipliers := 1     
	               9x65  Multipliers := 1     
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 8     
	               4K Bit	(512 X 8 bit)          RAMs := 32    
	               1K Bit	(31 X 64 bit)          RAMs := 1     
	               1K Bit	(64 X 23 bit)          RAMs := 4     
	               1K Bit	(64 X 24 bit)          RAMs := 4     
	              512 Bit	(8 X 64 bit)          RAMs := 10    
	              128 Bit	(2 X 64 bit)          RAMs := 12    
	              128 Bit	(16 X 8 bit)          RAMs := 32    
	               68 Bit	(2 X 34 bit)          RAMs := 5     
	               64 Bit	(8 X 8 bit)          RAMs := 4     
	               64 Bit	(16 X 4 bit)          RAMs := 64    
	               62 Bit	(2 X 31 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 10    
	               32 Bit	(8 X 4 bit)          RAMs := 16    
	               28 Bit	(4 X 7 bit)          RAMs := 4     
	               16 Bit	(2 X 8 bit)          RAMs := 8     
	               16 Bit	(8 X 2 bit)          RAMs := 6     
	               12 Bit	(2 X 6 bit)          RAMs := 4     
	               10 Bit	(2 X 5 bit)          RAMs := 2     
	                8 Bit	(2 X 4 bit)          RAMs := 22    
	                8 Bit	(8 X 1 bit)          RAMs := 6     
	                6 Bit	(2 X 3 bit)          RAMs := 19    
	                4 Bit	(2 X 2 bit)          RAMs := 14    
	                4 Bit	(4 X 1 bit)          RAMs := 4     
	                2 Bit	(2 X 1 bit)          RAMs := 32    
+---Muxes : 
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 37    
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 149   
	   4 Input   64 Bit        Muxes := 5     
	   3 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	  16 Input   64 Bit        Muxes := 1     
	 255 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 9     
	   2 Input   58 Bit        Muxes := 4     
	   2 Input   56 Bit        Muxes := 5     
	   2 Input   55 Bit        Muxes := 12    
	   2 Input   54 Bit        Muxes := 5     
	   2 Input   53 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 8     
	   3 Input   52 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 9     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   4 Input   44 Bit        Muxes := 16    
	   2 Input   44 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 55    
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 20    
	  11 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 36    
	   4 Input   34 Bit        Muxes := 1     
	  10 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 76    
	   2 Input   31 Bit        Muxes := 5     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 14    
	   2 Input   27 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   25 Bit        Muxes := 17    
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   23 Bit        Muxes := 8     
	   3 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 44    
	   2 Input   21 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 37    
	   2 Input   12 Bit        Muxes := 16    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 60    
	   4 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 164   
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 33    
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	  51 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 41    
	  54 Input    6 Bit        Muxes := 1     
	  63 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 79    
	  22 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 3     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  47 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 75    
	   5 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 278   
	   8 Input    3 Bit        Muxes := 2     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 13    
	   4 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	  28 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 211   
	  19 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1628  
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 40    
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ex_reg_ctrl_typeTagIn_reg[1]' (FDE) to 'ex_reg_ctrl_typeTagOut_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:72652]
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/io_out_pipe_b_exc_reg[1]' (FDE) to 'ifpu/io_out_pipe_b_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/io_out_pipe_b_exc_reg[2]' (FDE) to 'ifpu/io_out_pipe_b_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'ifpu/io_out_pipe_b_exc_reg[3]' (FDE) to 'ifpu/io_out_pipe_b_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\io_out_pipe_b_exc_reg[4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:78323]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:78326]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:83017]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
INFO: [Synth 8-4471] merging register 'ex_ctrl_zbk_reg' into 'ex_ctrl_zkn_reg' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85953]
INFO: [Synth 8-4471] merging register 'ex_ctrl_zks_reg' into 'ex_ctrl_zkn_reg' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85953]
INFO: [Synth 8-4471] merging register 'ex_ctrl_rocc_reg' into 'ex_ctrl_zkn_reg' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85795]
INFO: [Synth 8-4471] merging register 'ex_ctrl_mul_reg' into 'ex_ctrl_zkn_reg' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85794]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_rocc_reg' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:85807]
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[60]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[61]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[62]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[57]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[58]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[59]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[54]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[55]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[56]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[51]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[52]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[53]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[48]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[49]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[50]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[45]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[46]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[47]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[42]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[43]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[44]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[39]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[40]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[41]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[36]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[37]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[38]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[33]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[34]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[35]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[31]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[32]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_reg_hls_or_dv_reg)
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[60]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[61]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[62]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[57]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[58]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[59]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[54]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[55]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[56]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[51]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[52]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[53]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[48]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[49]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[50]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[45]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[46]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[47]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[42]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[43]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[44]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[39]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[40]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[41]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[36]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[37]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[38]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[33]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[34]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[35]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[31]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[32]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[33] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'history_reg[7:0]' into 'history_reg[7:0]' [/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/system-arty-a7-100t.v:66014]
INFO: [Synth 8-5544] ROM "_GEN_264" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/tag_array/tag_array_0_ext/ram0_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/tag_array/tag_array_0_ext/ram1_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/tag_array/tag_array_0_ext/ram2_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/tag_array/tag_array_0_ext/ram3_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram0_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram1_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram2_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram3_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram0_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram1_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram2_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram3_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2_update_meta1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_tl_out_a_bits_T_6_param1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GCB2 has port auto_buffer_out_c_bits_source[1] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram4_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram4_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram5_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram5_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram6_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram6_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram7_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram7_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram8_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram8_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram9_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram9_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram10_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram10_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram11_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram11_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram12_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram12_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram13_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram13_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram14_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram14_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram15_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram15_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram16_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram16_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram17_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram17_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram18_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram18_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram19_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram19_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram20_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram20_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram21_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram21_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram22_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram22_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram23_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram23_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram24_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram24_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram25_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram25_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram26_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram26_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram27_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram27_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram28_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram28_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram29_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram29_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram30_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram30_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram31_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/data_arrays_0/data_arrays_0_ext/ram31_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram31_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5587] ROM size for "coupler_to_port_named_mmio_port_axi4/tl2axi4/" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "coupler_to_port_named_mmio_port_axi4/tl2axi4/" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/out_back_q/ram_data_reg' and it is trimmed from '64' to '36' bits.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_10/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_11/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_60_63 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_54_59 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_48_53 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_42_47 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_36_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_30_35 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_24_29 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_18_23 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_12_17 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_6_11 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_0_5 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/coupler_from_port_named_slave_port_axi4/i_2/buffer/x1_a_q/ram_param_reg_0_1_0_2 from module TLInterconnectCoupler_6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_9/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_9/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_12/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/i_14/buffer/x1_a_q/ram_param_reg_0_1_0_2 from module FrontBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_31/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_37/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_52/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_52/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_53/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_56/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:12:17 ; elapsed = 00:14:54 . Memory (MB): peak = 2922.086 ; gain = 1253.121 ; free physical = 131 ; free virtual = 12821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|TLROM       | p_0_out    | 2048x64       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\frontend/icache  | tag_array/tag_array_0_ext/ram0_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram1_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram2_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram3_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram0_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram1_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram2_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram3_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram0_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram1_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram2_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram3_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram4_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram5_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram6_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram7_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram8_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram9_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram10_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram11_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram12_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram13_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram14_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram15_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram16_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram17_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram18_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram19_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram20_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram21_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram22_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram23_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram24_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram25_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram26_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram27_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram28_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram29_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram30_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram31_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                                                                                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|core                                                   | rf_reg                                                                                                | Implied   | 32 x 64              | RAM32M x 22    | 
|\frontend/btb                                          | table__reg                                                                                            | Implied   | 512 x 1              | RAM128X1D x 4  | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_param_reg                                                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_param_reg                                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_sink_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_param_reg                                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_address_reg                                                                 | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_param_reg                                                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_source_reg                                                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/x1_e_q/ram_sink_reg                                                                            | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_id_reg                                   | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_addr_reg                                 | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_len_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_size_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_cache_reg                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_prot_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_data_reg                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_strb_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_last_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_id_reg                                   | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_addr_reg                                 | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_len_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_size_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_cache_reg                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_prot_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_9/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_9/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_data_reg                          | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_bufferable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_modifiable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_readalloc_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_writealloc_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_privileged_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_secure_reg                                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_fetch_reg                                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue/ram_extra_id_reg                                                                       | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue/ram_real_last_reg                                                                      | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_1/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_1/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_2/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_2/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_3/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_3/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_bufferable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_modifiable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_readalloc_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_writealloc_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_privileged_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_secure_reg                                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_fetch_reg                                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 28               | RAM32M x 5     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_denied_reg                                                                                    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_data_reg                                                                                      | Implied   | 2 x 8                | RAM32M x 2     | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_corrupt_reg                                                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data_q/ram_mask_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data_q/ram_data_reg                                                              | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied   | 16 x 4               | RAM32M x 1     | 
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:32 ; elapsed = 00:15:11 . Memory (MB): peak = 2922.086 ; gain = 1253.121 ; free physical = 131 ; free virtual = 12789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:49 ; elapsed = 00:15:29 . Memory (MB): peak = 2922.086 ; gain = 1253.121 ; free physical = 129 ; free virtual = 12783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\frontend/icache  | tag_array/tag_array_0_ext/ram0_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram1_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram2_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | tag_array/tag_array_0_ext/ram3_reg         | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_0/data_arrays_0_0_ext/ram3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\frontend/icache  | data_arrays_1/data_arrays_0_0_ext/ram3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram0_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram1_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram2_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/tag_array  | tag_array_ext/ram3_reg                     | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram0_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram1_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram2_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram3_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram4_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram5_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram6_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram7_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram8_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram9_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram10_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram11_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram12_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram13_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram14_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram15_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram16_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram17_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram18_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram19_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram20_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram21_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram22_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram23_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram24_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram25_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram26_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram27_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram28_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram29_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram30_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dcache/data       | data_arrays_0/data_arrays_0_ext/ram31_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                                                                                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|core                                                   | rf_reg                                                                                                | Implied   | 32 x 64              | RAM32M x 22    | 
|\frontend/btb                                          | table__reg                                                                                            | Implied   | 512 x 1              | RAM128X1D x 4  | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_param_reg                                                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|riscv_RocketChip_0                                     | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_param_reg                                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_sink_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_param_reg                                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/bundleIn_0_b_q/ram_address_reg                                                                 | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_param_reg                                                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_source_reg                                                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|riscv_RocketChip_0                                     | buffer/x1_c_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|riscv_RocketChip_0                                     | buffer/x1_e_q/ram_sink_reg                                                                            | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_id_reg                                   | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_addr_reg                                 | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_len_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_size_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_cache_reg                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_prot_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_data_reg                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_strb_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_last_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_id_reg                                   | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_addr_reg                                 | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_len_reg                                  | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_size_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_cache_reg                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_prot_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_9/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_9/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                                | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_data_reg                          | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                                | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                                | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/ram_tl_state_size_reg                           | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg                  | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/ram_tl_state_source_reg                         | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg                | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                                  | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_bufferable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_modifiable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_readalloc_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_writealloc_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_privileged_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_secure_reg                                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_user_amba_prot_fetch_reg                                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue/ram_extra_id_reg                                                                       | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue/ram_real_last_reg                                                                      | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_1/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_1/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_2/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_2/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_3/ram_extra_id_reg                                                                     | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/Queue_3/ram_real_last_reg                                                                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 34               | RAM32M x 6     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_bufferable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_modifiable_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_readalloc_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_writealloc_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_privileged_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_secure_reg                                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_user_amba_prot_fetch_reg                                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus                                         | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_address_reg                                                                         | Implied   | 2 x 28               | RAM32M x 5     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_mask_reg                                                                            | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_cbus                                         | buffer/x1_a_q/ram_data_reg                                                                            | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                    | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_opcode_reg                                                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_size_reg                                                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_size_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/x1_a_q/ram_source_reg                                                                          | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_source_reg                                                                  | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_denied_reg                                                                                    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_data_reg                                                                                      | Implied   | 2 x 8                | RAM32M x 2     | 
|\tlDM/dmInner/dmInner /sb2tlOpt                        | d_q/ram_corrupt_reg                                                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data_q/ram_mask_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data_q/ram_data_reg                                                              | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data_q/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|RocketSystem__GCB1                                     | subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied   | 16 x 4               | RAM32M x 1     | 
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_3/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram20_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram26_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram31_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:03 ; elapsed = 00:16:04 . Memory (MB): peak = 2930.090 ; gain = 1261.125 ; free physical = 135 ; free virtual = 12457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram20_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram26_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram31_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:23 ; elapsed = 00:16:28 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 126 ; free virtual = 12305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:24 ; elapsed = 00:16:28 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 126 ; free virtual = 12304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:34 ; elapsed = 00:16:38 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 128 ; free virtual = 12306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:35 ; elapsed = 00:16:39 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 128 ; free virtual = 12306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:38 ; elapsed = 00:16:43 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 126 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:39 ; elapsed = 00:16:43 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 126 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|riscv_RocketChip_0 | inst/rocket_system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain/sync_0_reg             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_1/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_2/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_3/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_4/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_5/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_6/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0 | inst/rocket_system/ibus_intsink/chain/output_chain_7/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv          | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B'           | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B'      | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN>>17+A*B'  | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B'           | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B'      | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B'           | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | PCIN>>17+A*B   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BSCANE2   |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |  1285|
|4     |DSP48E1   |    15|
|7     |LUT1      |   319|
|8     |LUT2      |  2430|
|9     |LUT3      |  4460|
|10    |LUT4      |  5503|
|11    |LUT5      |  7516|
|12    |LUT6      | 19697|
|13    |MUXF7     |  2318|
|14    |MUXF8     |   570|
|15    |RAM128X1D |     4|
|16    |RAM16X1D  |    64|
|17    |RAM32M    |   475|
|18    |RAM32X1D  |     6|
|19    |RAMB18E1  |    48|
|21    |SRL16E    |     9|
|22    |FDCE      |    68|
|23    |FDRE      | 17035|
|24    |FDSE      |   153|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:39 ; elapsed = 00:16:44 . Memory (MB): peak = 2943.402 ; gain = 1274.438 ; free physical = 125 ; free virtual = 12302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 467 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:09 ; elapsed = 00:16:38 . Memory (MB): peak = 2947.312 ; gain = 1063.707 ; free physical = 5491 ; free virtual = 19403
Synthesis Optimization Complete : Time (s): cpu = 00:13:45 ; elapsed = 00:17:07 . Memory (MB): peak = 2947.312 ; gain = 1278.348 ; free physical = 5490 ; free virtual = 19392
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.312 ; gain = 0.000 ; free physical = 5463 ; free virtual = 19388
INFO: [Netlist 29-17] Analyzing 4785 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2959.410 ; gain = 0.000 ; free physical = 5398 ; free virtual = 19370
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 475 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete | Checksum: cf08e253
INFO: [Common 17-83] Releasing license: Synthesis
599 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:15 ; elapsed = 00:17:40 . Memory (MB): peak = 2959.410 ; gain = 1627.516 ; free physical = 5344 ; free virtual = 19336
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6755.507; main = 2194.693; forked = 6033.993
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14383.816; main = 2959.414; forked = 11440.410
INFO: [Common 17-1381] The checkpoint '/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.runs/riscv_RocketChip_0_synth_1/riscv_RocketChip_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.445 ; gain = 72.035 ; free physical = 5286 ; free virtual = 19314
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3031.445 ; gain = 0.000 ; free physical = 5238 ; free virtual = 19325
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_RocketChip_0, cache-ID = 78f6271c210c0997
INFO: [Coretcl 2-1174] Renamed 295 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.runs/riscv_RocketChip_0_synth_1/riscv_RocketChip_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3031.445 ; gain = 0.000 ; free physical = 5208 ; free virtual = 19326
INFO: [runtcl-4] Executing : report_utilization -file riscv_RocketChip_0_utilization_synth.rpt -pb riscv_RocketChip_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.445 ; gain = 0.000 ; free physical = 5102 ; free virtual = 19321
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.445 ; gain = 0.000 ; free physical = 4883 ; free virtual = 19214
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 19:52:14 2023...
