#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  2 22:49:43 2017
# Process ID: 11213
# Current directory: /home/oleniuk/project_5/project_5.runs/base_zynq_fsm_bram_addr_pix_ker_0_0_synth_1
# Command line: vivado -log base_zynq_fsm_bram_addr_pix_ker_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_fsm_bram_addr_pix_ker_0_0.tcl
# Log file: /home/oleniuk/project_5/project_5.runs/base_zynq_fsm_bram_addr_pix_ker_0_0_synth_1/base_zynq_fsm_bram_addr_pix_ker_0_0.vds
# Journal file: /home/oleniuk/project_5/project_5.runs/base_zynq_fsm_bram_addr_pix_ker_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source base_zynq_fsm_bram_addr_pix_ker_0_0.tcl -notrace
Command: synth_design -top base_zynq_fsm_bram_addr_pix_ker_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11358 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.281 ; gain = 76.996 ; free physical = 26172 ; free virtual = 64905
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_zynq_fsm_bram_addr_pix_ker_0_0' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ip/base_zynq_fsm_bram_addr_pix_ker_0_0/synth/base_zynq_fsm_bram_addr_pix_ker_0_0.vhd:93]
INFO: [Synth 8-3491] module 'fsm_bram_addr_pix_ker' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:11' bound to instance 'U0' of component 'fsm_bram_addr_pix_ker' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ip/base_zynq_fsm_bram_addr_pix_ker_0_0/synth/base_zynq_fsm_bram_addr_pix_ker_0_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'fsm_bram_addr_pix_ker' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:73]
	Parameter block_w bound to: 6 - type: integer 
	Parameter layer_parallelization bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'pix_accumulators_block' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:12' bound to instance 'block_accumulator' of component 'pix_accumulators_block' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:224]
INFO: [Synth 8-638] synthesizing module 'pix_accumulators_block' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:32]
	Parameter block_w bound to: 6 - type: integer 
	Parameter layer_parallelization bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-638] synthesizing module 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pix_accumulator' (1#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:26]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Synth 8-3491] module 'pix_accumulator' declared at '/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:10' bound to instance 'acc' of component 'pix_accumulator' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:59]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'pix_accumulators_block' (2#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulators_block.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pix_convolution_logic' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_convolution_logic.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pix_shifter' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pix_shifter' (3#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_shifter.vhd:30]
INFO: [Synth 8-638] synthesizing module 'interpix_interface' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/interpix_interface.vhd:31]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/interpix_interface.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/interpix_interface.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/interpix_interface.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'interpix_interface' (4#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/interpix_interface.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pix_convolution_logic' (5#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_convolution_logic.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ReLU' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/ReLU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ReLU' (6#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/ReLU.vhd:18]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
INFO: [Synth 8-226] default block is never used [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:325]
WARNING: [Synth 8-5856] 3D RAM pix_calc_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'bram_img_addr_reg' and it is trimmed from '32' to '28' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:355]
WARNING: [Synth 8-3936] Found unconnected internal register 'bram_ker_addr_reg' and it is trimmed from '32' to '26' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:358]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram1_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:478]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram2_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:479]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram3_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram4_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:481]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram5_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'dout_bram6_reg_reg' and it is trimmed from '128' to '72' bits. [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:483]
WARNING: [Synth 8-6014] Unused sequential element addr_imgbram2_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element addr_imgbram3_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'fsm_bram_addr_pix_ker' (7#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_fsm_bram_addr_pix_ker_0_0' (8#1) [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ip/base_zynq_fsm_bram_addr_pix_ker_0_0/synth/base_zynq_fsm_bram_addr_pix_ker_0_0.vhd:93]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[511]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[510]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[509]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[508]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[507]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[506]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[505]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[504]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[503]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[502]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[501]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[500]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[499]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[498]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[497]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[496]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[495]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[494]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[493]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[492]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[491]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[490]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[489]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[488]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[487]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[486]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[485]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[484]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[483]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[482]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[481]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[480]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[479]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[478]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[477]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[476]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[475]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[474]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[473]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[472]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[471]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[470]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[469]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[468]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[467]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[466]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[465]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[464]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[463]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[462]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[461]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[460]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[459]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[458]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[457]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[456]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[455]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[454]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[453]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[452]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[451]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[450]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[449]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[448]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[447]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[446]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[445]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[444]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[443]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[442]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[441]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[440]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[439]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[438]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[437]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[436]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[435]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[434]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[433]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[432]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[431]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[430]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[429]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[428]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[427]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[426]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[425]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[424]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[423]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[422]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[421]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[420]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[419]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[418]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[417]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[416]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[415]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[414]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[413]
WARNING: [Synth 8-3331] design pix_accumulators_block has unconnected port ker_in[412]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1381.789 ; gain = 137.504 ; free physical = 26145 ; free virtual = 64893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1381.789 ; gain = 137.504 ; free physical = 26151 ; free virtual = 64899
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1926.449 ; gain = 33.004 ; free physical = 25697 ; free virtual = 64431
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 25934 ; free virtual = 64668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 25934 ; free virtual = 64668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 25934 ; free virtual = 64668
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:51]
INFO: [Synth 8-5544] ROM "init_out_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:358]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:358]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:358]
INFO: [Synth 8-5544] ROM "subimg_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 25922 ; free virtual = 64656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |pix_accumulators_block__GB0  |           1|     29415|
|2     |pix_accumulators_block__GB1  |           1|      8325|
|3     |pix_accumulators_block__GB2  |           1|      9990|
|4     |pix_accumulators_block__GB3  |           1|     13320|
|5     |pix_accumulators_block__GB4  |           1|     16650|
|6     |pix_accumulators_block__GB5  |           1|     20535|
|7     |pix_accumulators_block__GB6  |           1|     25530|
|8     |pix_accumulators_block__GB7  |           1|     31080|
|9     |pix_accumulators_block__GB8  |           1|     31080|
|10    |pix_accumulators_block__GB9  |           1|      8880|
|11    |pix_accumulators_block__GB10 |           1|     29970|
|12    |pix_accumulators_block__GB11 |           1|      8880|
|13    |pix_accumulators_block__GB12 |           1|     10545|
|14    |pix_accumulators_block__GB13 |           1|     28305|
|15    |pix_accumulators_block__GB14 |           1|      7215|
|16    |pix_accumulators_block__GB15 |           1|      9435|
|17    |pix_accumulators_block__GB16 |           1|     11655|
|18    |pix_accumulators_block__GB17 |           1|     15540|
|19    |pix_accumulators_block__GB18 |           1|     26640|
|20    |pix_accumulators_block__GB19 |           1|      7770|
|21    |pix_accumulators_block__GB20 |           1|      8880|
|22    |pix_accumulators_block__GB21 |           1|     30525|
|23    |pix_accumulators_block__GB22 |           1|      8880|
|24    |pix_accumulators_block__GB23 |           1|     10545|
|25    |pix_accumulators_block__GB24 |           1|     13320|
|26    |pix_accumulators_block__GB25 |           1|     16650|
|27    |fsm_bram_addr_pix_ker__GC0   |           1|     20099|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 792   
	   2 Input     14 Bit       Adders := 2     
	   5 Input     13 Bit       Adders := 1     
	   7 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	              512 Bit    Registers := 1     
	               72 Bit    Registers := 12    
	               24 Bit    Registers := 1584  
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 114   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 7     
	   2 Input     36 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 792   
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 792   
	   2 Input     12 Bit        Muxes := 150   
	   7 Input     11 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 793   
	   8 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 811   
	  15 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pix_accumulator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__360 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__361 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__362 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__363 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__364 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__365 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__366 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__367 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__368 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__369 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__370 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__371 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__372 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__373 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__374 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__375 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__376 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__377 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__378 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__379 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__380 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__381 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__382 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__383 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__385 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__386 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__387 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__388 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__389 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__390 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__391 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__393 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__394 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__395 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__396 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__399 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__401 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__402 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__403 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__404 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__405 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__406 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__407 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__408 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__409 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__410 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__411 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__412 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__413 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__414 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__415 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__416 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__417 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__418 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__419 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__420 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__422 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__423 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__424 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__425 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__426 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__427 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__428 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__429 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__430 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__431 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__433 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__434 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__435 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__436 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__437 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__438 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__439 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__440 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__441 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__442 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__443 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__445 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__446 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__447 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__448 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__449 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__450 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__451 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__452 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__453 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__454 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__455 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__456 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__457 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__458 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__459 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__460 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__461 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__462 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__463 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__464 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__465 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__466 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__467 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__468 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__469 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__470 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__471 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__472 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__473 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__474 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__475 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__476 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__477 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__478 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__479 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__481 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__482 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__483 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__484 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__485 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__486 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__487 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__488 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__489 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__490 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__491 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__492 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__493 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__494 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__495 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__496 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__497 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__498 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__499 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__501 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__502 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__503 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__504 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__505 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__506 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__507 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__508 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__509 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__510 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__511 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__512 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__513 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__514 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__515 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__516 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__517 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__518 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__519 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__520 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__521 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__522 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__523 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__524 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__525 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__526 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__527 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__528 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__529 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__530 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__531 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__532 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__533 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__534 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__535 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__536 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__537 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__538 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__539 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__540 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__541 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__542 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__543 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__544 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__545 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__546 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__547 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__548 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__549 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__551 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__552 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__553 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__554 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__555 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__556 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__557 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__558 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__559 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__560 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__561 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__562 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__563 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__564 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__565 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__566 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__567 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__568 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__569 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__570 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__571 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__572 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__573 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__574 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__575 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__576 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__577 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__578 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__579 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__580 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__581 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__582 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__583 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__584 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__585 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__586 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__587 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__588 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__589 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__590 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__591 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__592 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__593 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__594 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__595 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__596 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__597 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__598 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__599 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__601 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__602 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__603 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__604 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__605 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__606 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__607 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__608 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__609 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__610 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__611 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__612 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__613 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__614 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__615 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__616 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__617 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__618 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__619 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__620 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__621 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__622 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__623 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__624 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__625 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__626 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__627 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__628 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__629 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__630 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__631 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__632 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__633 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__634 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__635 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__636 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__637 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__638 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__639 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__640 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__641 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__642 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__643 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__644 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__645 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__646 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__647 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__648 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__649 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__650 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__651 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__652 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__653 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__654 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__655 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__656 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__657 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__658 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__659 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__660 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__661 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__662 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__663 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__664 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__665 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__666 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__667 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__668 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__669 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__670 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__671 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__672 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__673 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__674 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__675 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__676 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__677 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__678 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__679 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__680 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__681 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__682 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__683 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__684 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__685 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__686 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__687 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__688 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__689 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__690 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__691 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__692 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__693 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__694 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__695 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__696 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__697 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__698 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__699 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__700 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__701 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__702 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__703 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__704 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__705 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__706 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__707 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__708 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__709 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__710 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__711 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__712 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__713 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__714 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__715 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__716 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__717 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__718 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__719 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__720 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__721 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__722 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__723 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__724 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__725 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__726 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__727 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__728 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__729 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__730 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__731 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__732 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__733 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__734 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__735 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__736 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__737 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__738 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__739 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__740 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__741 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__742 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__743 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__744 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__745 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__746 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__747 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__748 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__749 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__750 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__751 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__752 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__753 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__754 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__755 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__756 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__757 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__758 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__759 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__760 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__761 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__762 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__763 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__764 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__765 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__766 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__767 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__768 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__769 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__770 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__771 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__772 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__773 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__774 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__775 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__776 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__777 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__778 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__779 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__780 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__781 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__782 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__783 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__784 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__785 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__786 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__787 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__788 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__789 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__790 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator__791 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pix_shifter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module pix_shifter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module pix_shifter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module pix_shifter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module pix_shifter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module pix_shifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 19    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module interpix_interface__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module interpix_interface__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module interpix_interface__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module interpix_interface__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module interpix_interface__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module interpix_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 1     
Module ReLU__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ReLU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fsm_bram_addr_pix_ker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   5 Input     13 Bit       Adders := 1     
	   7 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               72 Bit    Registers := 12    
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 7     
	   2 Input     36 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 36    
	   7 Input     11 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element acc_val_internal_reg was removed.  [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-4471] merging register 'acc_val_internal_reg[23:0]' into 'acc_val_internal_reg[23:0]' [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/pix_accumulator.vhd:46]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[31] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[30] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[29] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[28] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[27] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[26] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[25] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[24] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[23] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[22] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[21] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[20] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[19] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[18] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[3] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[2] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[1] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram1[0] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[127] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[126] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[125] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[124] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[123] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[122] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[121] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[120] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[119] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[118] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[117] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[116] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[115] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[114] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[113] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[112] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[111] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[110] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[109] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[108] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[107] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[106] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[105] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[104] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[103] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[102] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[101] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[100] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[99] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[98] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[97] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[96] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[95] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[94] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[93] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[92] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[91] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[90] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[89] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[88] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[87] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[86] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[85] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[84] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[83] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[82] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[81] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[80] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[79] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[78] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[77] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[76] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[75] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[74] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[73] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram1[72] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[31] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[30] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[29] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[28] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[27] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[26] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[25] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[24] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[23] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[22] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[21] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[20] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[19] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[18] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[3] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[2] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[1] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port addr_imgbram2[0] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[127] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[126] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[125] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[124] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[123] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[122] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[121] driven by constant 0
INFO: [Synth 8-3917] design base_zynq_fsm_bram_addr_pix_ker_0_0 has port din_imgbram2[120] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__54.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__55.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__56.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__57.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__58.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__59.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__60.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[7]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[6]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[5]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[4]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[3]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[2]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[1]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[0]) is unused and will be removed from module pix_accumulator__61.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[23]) is unused and will be removed from module pix_accumulator__62.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[22]) is unused and will be removed from module pix_accumulator__62.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[21]) is unused and will be removed from module pix_accumulator__62.
WARNING: [Synth 8-3332] Sequential element (acc_val_internal_reg[20]) is unused and will be removed from module pix_accumulator__62.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
DSP Report: Generating DSP acc_val_internal0, operation Mode is: C'+A*B.
DSP Report: register acc_val_internal_reg is absorbed into DSP acc_val_internal0.
DSP Report: operator acc_val_internal0 is absorbed into DSP acc_val_internal0.
DSP Report: operator mult_product is absorbed into DSP acc_val_internal0.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ipshared/e57f/fsm_bram_addr_pix_ker.vhd:358]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:26 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 23927 ; free virtual = 62665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pix_accumulator | C'+A*B      | 12     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |pix_accumulators_block__GB0  |           1|       742|
|2     |pix_accumulators_block__GB1  |           1|       210|
|3     |pix_accumulators_block__GB2  |           1|       252|
|4     |pix_accumulators_block__GB3  |           1|       336|
|5     |pix_accumulators_block__GB4  |           1|       420|
|6     |pix_accumulators_block__GB5  |           1|       518|
|7     |pix_accumulators_block__GB6  |           1|       644|
|8     |pix_accumulators_block__GB7  |           1|       784|
|9     |pix_accumulators_block__GB8  |           1|       784|
|10    |pix_accumulators_block__GB9  |           1|       224|
|11    |pix_accumulators_block__GB10 |           1|       756|
|12    |pix_accumulators_block__GB11 |           1|       224|
|13    |pix_accumulators_block__GB12 |           1|       266|
|14    |pix_accumulators_block__GB13 |           1|       714|
|15    |pix_accumulators_block__GB14 |           1|       170|
|16    |pix_accumulators_block__GB15 |           1|       238|
|17    |pix_accumulators_block__GB16 |           1|       294|
|18    |pix_accumulators_block__GB17 |           1|       392|
|19    |pix_accumulators_block__GB18 |           1|       672|
|20    |pix_accumulators_block__GB19 |           1|       183|
|21    |pix_accumulators_block__GB20 |           1|       224|
|22    |pix_accumulators_block__GB21 |           1|       770|
|23    |pix_accumulators_block__GB22 |           1|       224|
|24    |pix_accumulators_block__GB23 |           1|       266|
|25    |pix_accumulators_block__GB24 |           1|       336|
|26    |pix_accumulators_block__GB25 |           1|       420|
|27    |fsm_bram_addr_pix_ker__GC0   |           1|     18178|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:39 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 23802 ; free virtual = 62540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 1926.449 ; gain = 682.164 ; free physical = 23795 ; free virtual = 62533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |pix_accumulators_block__GB0  |           1|       742|
|2     |pix_accumulators_block__GB1  |           1|       210|
|3     |pix_accumulators_block__GB2  |           1|       252|
|4     |pix_accumulators_block__GB3  |           1|       336|
|5     |pix_accumulators_block__GB4  |           1|       420|
|6     |pix_accumulators_block__GB5  |           1|       518|
|7     |pix_accumulators_block__GB6  |           1|       644|
|8     |pix_accumulators_block__GB7  |           1|       784|
|9     |pix_accumulators_block__GB8  |           1|       784|
|10    |pix_accumulators_block__GB9  |           1|       224|
|11    |pix_accumulators_block__GB10 |           1|       756|
|12    |pix_accumulators_block__GB11 |           1|       224|
|13    |pix_accumulators_block__GB12 |           1|       266|
|14    |pix_accumulators_block__GB13 |           1|       714|
|15    |pix_accumulators_block__GB14 |           1|       170|
|16    |pix_accumulators_block__GB15 |           1|       238|
|17    |pix_accumulators_block__GB16 |           1|       294|
|18    |pix_accumulators_block__GB17 |           1|       392|
|19    |pix_accumulators_block__GB18 |           1|       672|
|20    |pix_accumulators_block__GB19 |           1|       183|
|21    |pix_accumulators_block__GB20 |           1|       224|
|22    |pix_accumulators_block__GB21 |           1|       770|
|23    |pix_accumulators_block__GB22 |           1|       224|
|24    |pix_accumulators_block__GB23 |           1|       266|
|25    |pix_accumulators_block__GB24 |           1|       336|
|26    |pix_accumulators_block__GB25 |           1|       420|
|27    |fsm_bram_addr_pix_ker__GC0   |           1|     17930|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 1937.590 ; gain = 693.305 ; free physical = 23620 ; free virtual = 62361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |fsm_bram_addr_pix_ker__GC0 |           1|      9171|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23618 ; free virtual = 62359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:02:03 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23618 ; free virtual = 62359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23611 ; free virtual = 62352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23611 ; free virtual = 62352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23611 ; free virtual = 62352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23612 ; free virtual = 62353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    32|
|2     |DSP48E1_1 |   792|
|3     |LUT1      |    17|
|4     |LUT2      |   436|
|5     |LUT3      |   603|
|6     |LUT4      |   263|
|7     |LUT5      |   886|
|8     |LUT6      |  3393|
|9     |MUXF7     |   948|
|10    |MUXF8     |   432|
|11    |FDCE      |    73|
|12    |FDPE      |     1|
|13    |FDRE      | 11602|
|14    |FDSE      |    18|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-----------------------+------+
|      |Instance                                            |Module                 |Cells |
+------+----------------------------------------------------+-----------------------+------+
|1     |top                                                 |                       | 19496|
|2     |  U0                                                |fsm_bram_addr_pix_ker  | 19461|
|3     |    block_accumulator                               |pix_accumulators_block | 14617|
|4     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator        |    13|
|5     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_5      |    13|
|6     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_6      |    13|
|7     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_7      |    13|
|8     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_8      |    13|
|9     |      \GEN_KER[10].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_9      |    13|
|10    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_10     |    13|
|11    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_11     |    13|
|12    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_12     |    13|
|13    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_13     |    13|
|14    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_14     |    13|
|15    |      \GEN_KER[10].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_15     |    13|
|16    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_16     |    13|
|17    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_17     |    13|
|18    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_18     |    13|
|19    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_19     |    13|
|20    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_20     |    13|
|21    |      \GEN_KER[10].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_21     |    13|
|22    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_22     |    13|
|23    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_23     |    13|
|24    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_24     |    13|
|25    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_25     |    13|
|26    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_26     |    13|
|27    |      \GEN_KER[10].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_27     |    13|
|28    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_28     |    13|
|29    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_29     |    13|
|30    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_30     |    13|
|31    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_31     |    13|
|32    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_32     |    13|
|33    |      \GEN_KER[10].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_33     |    13|
|34    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_34     |    13|
|35    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_35     |    13|
|36    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_36     |    13|
|37    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_37     |    13|
|38    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_38     |    13|
|39    |      \GEN_KER[10].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_39     |    13|
|40    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_40     |    13|
|41    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_41     |    13|
|42    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_42     |    13|
|43    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_43     |    13|
|44    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_44     |    13|
|45    |      \GEN_KER[11].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_45     |    13|
|46    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_46     |    13|
|47    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_47     |    13|
|48    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_48     |    13|
|49    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_49     |    13|
|50    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_50     |    13|
|51    |      \GEN_KER[11].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_51     |    13|
|52    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_52     |    13|
|53    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_53     |    13|
|54    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_54     |    13|
|55    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_55     |    13|
|56    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_56     |    13|
|57    |      \GEN_KER[11].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_57     |    13|
|58    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_58     |    13|
|59    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_59     |    13|
|60    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_60     |    13|
|61    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_61     |    13|
|62    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_62     |    13|
|63    |      \GEN_KER[11].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_63     |    13|
|64    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_64     |    13|
|65    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_65     |    13|
|66    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_66     |    13|
|67    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_67     |    13|
|68    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_68     |    13|
|69    |      \GEN_KER[11].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_69     |    13|
|70    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_70     |    13|
|71    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_71     |    13|
|72    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_72     |    13|
|73    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_73     |    13|
|74    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_74     |    13|
|75    |      \GEN_KER[11].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_75     |    13|
|76    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_76     |    37|
|77    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_77     |    37|
|78    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_78     |    37|
|79    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_79     |    37|
|80    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_80     |    37|
|81    |      \GEN_KER[12].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_81     |    37|
|82    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_82     |    37|
|83    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_83     |    37|
|84    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_84     |    37|
|85    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_85     |    37|
|86    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_86     |    37|
|87    |      \GEN_KER[12].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_87     |    37|
|88    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_88     |    37|
|89    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_89     |    37|
|90    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_90     |    37|
|91    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_91     |    37|
|92    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_92     |    37|
|93    |      \GEN_KER[12].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_93     |    37|
|94    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_94     |    37|
|95    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_95     |    37|
|96    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_96     |    37|
|97    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_97     |    37|
|98    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_98     |    37|
|99    |      \GEN_KER[12].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_99     |    37|
|100   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_100    |    37|
|101   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_101    |    37|
|102   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_102    |    37|
|103   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_103    |    37|
|104   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_104    |    37|
|105   |      \GEN_KER[12].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_105    |    37|
|106   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_106    |    37|
|107   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_107    |    37|
|108   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_108    |    37|
|109   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_109    |    37|
|110   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_110    |    37|
|111   |      \GEN_KER[12].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_111    |    37|
|112   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_112    |    13|
|113   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_113    |    13|
|114   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_114    |    13|
|115   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_115    |    13|
|116   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_116    |    13|
|117   |      \GEN_KER[13].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_117    |    13|
|118   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_118    |    13|
|119   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_119    |    13|
|120   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_120    |    13|
|121   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_121    |    13|
|122   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_122    |    13|
|123   |      \GEN_KER[13].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_123    |    13|
|124   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_124    |    13|
|125   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_125    |    13|
|126   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_126    |    13|
|127   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_127    |    13|
|128   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_128    |    13|
|129   |      \GEN_KER[13].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_129    |    13|
|130   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_130    |    13|
|131   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_131    |    13|
|132   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_132    |    13|
|133   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_133    |    13|
|134   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_134    |    13|
|135   |      \GEN_KER[13].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_135    |    13|
|136   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_136    |    13|
|137   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_137    |    13|
|138   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_138    |    13|
|139   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_139    |    13|
|140   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_140    |    13|
|141   |      \GEN_KER[13].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_141    |    13|
|142   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_142    |    13|
|143   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_143    |    13|
|144   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_144    |    13|
|145   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_145    |    13|
|146   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_146    |    13|
|147   |      \GEN_KER[13].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_147    |    13|
|148   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_148    |    13|
|149   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_149    |    13|
|150   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_150    |    13|
|151   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_151    |    13|
|152   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_152    |    13|
|153   |      \GEN_KER[14].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_153    |    13|
|154   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_154    |    13|
|155   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_155    |    13|
|156   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_156    |    13|
|157   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_157    |    13|
|158   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_158    |    13|
|159   |      \GEN_KER[14].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_159    |    13|
|160   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_160    |    13|
|161   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_161    |    13|
|162   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_162    |    13|
|163   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_163    |    13|
|164   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_164    |    13|
|165   |      \GEN_KER[14].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_165    |    13|
|166   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_166    |    13|
|167   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_167    |    13|
|168   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_168    |    13|
|169   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_169    |    13|
|170   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_170    |    13|
|171   |      \GEN_KER[14].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_171    |    13|
|172   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_172    |    13|
|173   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_173    |    13|
|174   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_174    |    13|
|175   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_175    |    13|
|176   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_176    |    13|
|177   |      \GEN_KER[14].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_177    |    13|
|178   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_178    |    13|
|179   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_179    |    13|
|180   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_180    |    13|
|181   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_181    |    13|
|182   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_182    |    13|
|183   |      \GEN_KER[14].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_183    |    13|
|184   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_184    |    13|
|185   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_185    |    13|
|186   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_186    |    13|
|187   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_187    |    13|
|188   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_188    |    13|
|189   |      \GEN_KER[15].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_189    |    13|
|190   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_190    |    13|
|191   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_191    |    13|
|192   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_192    |    13|
|193   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_193    |    13|
|194   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_194    |    13|
|195   |      \GEN_KER[15].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_195    |    13|
|196   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_196    |    13|
|197   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_197    |    13|
|198   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_198    |    13|
|199   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_199    |    13|
|200   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_200    |    13|
|201   |      \GEN_KER[15].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_201    |    13|
|202   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_202    |    13|
|203   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_203    |    13|
|204   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_204    |    13|
|205   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_205    |    13|
|206   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_206    |    13|
|207   |      \GEN_KER[15].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_207    |    13|
|208   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_208    |    13|
|209   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_209    |    13|
|210   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_210    |    13|
|211   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_211    |    13|
|212   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_212    |    13|
|213   |      \GEN_KER[15].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_213    |    13|
|214   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_214    |    13|
|215   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_215    |    13|
|216   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_216    |    13|
|217   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_217    |    13|
|218   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_218    |    13|
|219   |      \GEN_KER[15].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_219    |    13|
|220   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_220    |    25|
|221   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_221    |    25|
|222   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_222    |    25|
|223   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_223    |    25|
|224   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_224    |    25|
|225   |      \GEN_KER[16].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_225    |    25|
|226   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_226    |    25|
|227   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_227    |    25|
|228   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_228    |    25|
|229   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_229    |    25|
|230   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_230    |    25|
|231   |      \GEN_KER[16].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_231    |    25|
|232   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_232    |    25|
|233   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_233    |    25|
|234   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_234    |    25|
|235   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_235    |    25|
|236   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_236    |    25|
|237   |      \GEN_KER[16].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_237    |    25|
|238   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_238    |    25|
|239   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_239    |    25|
|240   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_240    |    25|
|241   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_241    |    25|
|242   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_242    |    25|
|243   |      \GEN_KER[16].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_243    |    25|
|244   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_244    |    25|
|245   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_245    |    25|
|246   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_246    |    25|
|247   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_247    |    25|
|248   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_248    |    25|
|249   |      \GEN_KER[16].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_249    |    25|
|250   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_250    |    25|
|251   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_251    |    25|
|252   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_252    |    25|
|253   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_253    |    25|
|254   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_254    |    25|
|255   |      \GEN_KER[16].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_255    |    25|
|256   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_256    |    13|
|257   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_257    |    13|
|258   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_258    |    13|
|259   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_259    |    13|
|260   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_260    |    13|
|261   |      \GEN_KER[17].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_261    |    13|
|262   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_262    |    13|
|263   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_263    |    13|
|264   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_264    |    13|
|265   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_265    |    13|
|266   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_266    |    13|
|267   |      \GEN_KER[17].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_267    |    13|
|268   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_268    |    13|
|269   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_269    |    13|
|270   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_270    |    13|
|271   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_271    |    13|
|272   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_272    |    13|
|273   |      \GEN_KER[17].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_273    |    13|
|274   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_274    |    13|
|275   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_275    |    13|
|276   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_276    |    13|
|277   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_277    |    13|
|278   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_278    |    13|
|279   |      \GEN_KER[17].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_279    |    13|
|280   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_280    |    13|
|281   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_281    |    13|
|282   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_282    |    13|
|283   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_283    |    13|
|284   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_284    |    13|
|285   |      \GEN_KER[17].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_285    |    13|
|286   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_286    |    13|
|287   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_287    |    13|
|288   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_288    |    13|
|289   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_289    |    13|
|290   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_290    |    13|
|291   |      \GEN_KER[17].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_291    |    13|
|292   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_292    |    13|
|293   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_293    |    13|
|294   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_294    |    13|
|295   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_295    |    13|
|296   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_296    |    13|
|297   |      \GEN_KER[18].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_297    |    13|
|298   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_298    |    13|
|299   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_299    |    13|
|300   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_300    |    13|
|301   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_301    |    13|
|302   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_302    |    13|
|303   |      \GEN_KER[18].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_303    |    13|
|304   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_304    |    13|
|305   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_305    |    13|
|306   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_306    |    13|
|307   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_307    |    13|
|308   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_308    |    13|
|309   |      \GEN_KER[18].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_309    |    13|
|310   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_310    |    13|
|311   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_311    |    13|
|312   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_312    |    13|
|313   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_313    |    13|
|314   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_314    |    13|
|315   |      \GEN_KER[18].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_315    |    13|
|316   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_316    |    13|
|317   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_317    |    13|
|318   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_318    |    13|
|319   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_319    |    13|
|320   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_320    |    13|
|321   |      \GEN_KER[18].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_321    |    13|
|322   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_322    |    13|
|323   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_323    |    13|
|324   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_324    |    13|
|325   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_325    |    13|
|326   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_326    |    13|
|327   |      \GEN_KER[18].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_327    |    13|
|328   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_328    |    13|
|329   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_329    |    13|
|330   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_330    |    13|
|331   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_331    |    13|
|332   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_332    |    13|
|333   |      \GEN_KER[19].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_333    |    13|
|334   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_334    |    13|
|335   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_335    |    13|
|336   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_336    |    13|
|337   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_337    |    13|
|338   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_338    |    13|
|339   |      \GEN_KER[19].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_339    |    13|
|340   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_340    |    13|
|341   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_341    |    13|
|342   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_342    |    13|
|343   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_343    |    13|
|344   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_344    |    13|
|345   |      \GEN_KER[19].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_345    |    13|
|346   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_346    |    13|
|347   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_347    |    13|
|348   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_348    |    13|
|349   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_349    |    13|
|350   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_350    |    13|
|351   |      \GEN_KER[19].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_351    |    13|
|352   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_352    |    13|
|353   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_353    |    13|
|354   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_354    |    13|
|355   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_355    |    13|
|356   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_356    |    13|
|357   |      \GEN_KER[19].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_357    |    13|
|358   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_358    |    13|
|359   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_359    |    13|
|360   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_360    |    13|
|361   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_361    |    13|
|362   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_362    |    13|
|363   |      \GEN_KER[19].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_363    |    13|
|364   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_364    |    13|
|365   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_365    |    13|
|366   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_366    |    13|
|367   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_367    |    13|
|368   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_368    |    13|
|369   |      \GEN_KER[1].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_369    |    13|
|370   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_370    |    13|
|371   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_371    |    13|
|372   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_372    |    13|
|373   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_373    |    13|
|374   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_374    |    13|
|375   |      \GEN_KER[1].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_375    |    13|
|376   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_376    |    13|
|377   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_377    |    13|
|378   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_378    |    13|
|379   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_379    |    13|
|380   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_380    |    13|
|381   |      \GEN_KER[1].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_381    |    13|
|382   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_382    |    13|
|383   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_383    |    13|
|384   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_384    |    13|
|385   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_385    |    13|
|386   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_386    |    13|
|387   |      \GEN_KER[1].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_387    |    13|
|388   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_388    |    13|
|389   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_389    |    13|
|390   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_390    |    13|
|391   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_391    |    13|
|392   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_392    |    13|
|393   |      \GEN_KER[1].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_393    |    13|
|394   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_394    |    13|
|395   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_395    |    13|
|396   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_396    |    13|
|397   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_397    |    13|
|398   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_398    |    13|
|399   |      \GEN_KER[1].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_399    |    13|
|400   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_400    |    25|
|401   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_401    |    25|
|402   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_402    |    25|
|403   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_403    |    25|
|404   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_404    |    25|
|405   |      \GEN_KER[20].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_405    |    25|
|406   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_406    |    25|
|407   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_407    |    25|
|408   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_408    |    25|
|409   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_409    |    25|
|410   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_410    |    25|
|411   |      \GEN_KER[20].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_411    |    25|
|412   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_412    |    25|
|413   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_413    |    25|
|414   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_414    |    25|
|415   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_415    |    25|
|416   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_416    |    25|
|417   |      \GEN_KER[20].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_417    |    25|
|418   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_418    |    25|
|419   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_419    |    25|
|420   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_420    |    25|
|421   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_421    |    25|
|422   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_422    |    25|
|423   |      \GEN_KER[20].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_423    |    25|
|424   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_424    |    25|
|425   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_425    |    25|
|426   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_426    |    25|
|427   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_427    |    25|
|428   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_428    |    25|
|429   |      \GEN_KER[20].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_429    |    25|
|430   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_430    |    25|
|431   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_431    |    25|
|432   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_432    |    25|
|433   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_433    |    26|
|434   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_434    |    25|
|435   |      \GEN_KER[20].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_435    |    25|
|436   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_436    |    13|
|437   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_437    |    13|
|438   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_438    |    13|
|439   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_439    |    13|
|440   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_440    |    13|
|441   |      \GEN_KER[21].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_441    |    13|
|442   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_442    |    13|
|443   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_443    |    13|
|444   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_444    |    13|
|445   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_445    |    13|
|446   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_446    |    13|
|447   |      \GEN_KER[21].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_447    |    13|
|448   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_448    |    13|
|449   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_449    |    13|
|450   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_450    |    13|
|451   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_451    |    13|
|452   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_452    |    13|
|453   |      \GEN_KER[21].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_453    |    13|
|454   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_454    |    13|
|455   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_455    |    13|
|456   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_456    |    13|
|457   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_457    |    13|
|458   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_458    |    13|
|459   |      \GEN_KER[21].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_459    |    13|
|460   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_460    |    13|
|461   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_461    |    13|
|462   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_462    |    13|
|463   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_463    |    13|
|464   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_464    |    13|
|465   |      \GEN_KER[21].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_465    |    13|
|466   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_466    |    13|
|467   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_467    |    13|
|468   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_468    |    13|
|469   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_469    |    13|
|470   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_470    |    13|
|471   |      \GEN_KER[21].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_471    |    13|
|472   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[1].acc  |pix_accumulator_472    |    13|
|473   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[2].acc  |pix_accumulator_473    |    13|
|474   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[3].acc  |pix_accumulator_474    |    13|
|475   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[4].acc  |pix_accumulator_475    |    13|
|476   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[5].acc  |pix_accumulator_476    |    13|
|477   |      \GEN_KER[22].GEN_IN_ROW[1].GEN_IN_COL[6].acc  |pix_accumulator_477    |    13|
|478   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[1].acc  |pix_accumulator_478    |    13|
|479   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[2].acc  |pix_accumulator_479    |    13|
|480   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[3].acc  |pix_accumulator_480    |    13|
|481   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[4].acc  |pix_accumulator_481    |    13|
|482   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[5].acc  |pix_accumulator_482    |    13|
|483   |      \GEN_KER[22].GEN_IN_ROW[2].GEN_IN_COL[6].acc  |pix_accumulator_483    |    13|
|484   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[1].acc  |pix_accumulator_484    |    13|
|485   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[2].acc  |pix_accumulator_485    |    13|
|486   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[3].acc  |pix_accumulator_486    |    13|
|487   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[4].acc  |pix_accumulator_487    |    13|
|488   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[5].acc  |pix_accumulator_488    |    13|
|489   |      \GEN_KER[22].GEN_IN_ROW[3].GEN_IN_COL[6].acc  |pix_accumulator_489    |    13|
|490   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[1].acc  |pix_accumulator_490    |    13|
|491   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[2].acc  |pix_accumulator_491    |    13|
|492   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[3].acc  |pix_accumulator_492    |    13|
|493   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[4].acc  |pix_accumulator_493    |    13|
|494   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[5].acc  |pix_accumulator_494    |    13|
|495   |      \GEN_KER[22].GEN_IN_ROW[4].GEN_IN_COL[6].acc  |pix_accumulator_495    |    13|
|496   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[1].acc  |pix_accumulator_496    |    13|
|497   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[2].acc  |pix_accumulator_497    |    13|
|498   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[3].acc  |pix_accumulator_498    |    13|
|499   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[4].acc  |pix_accumulator_499    |    13|
|500   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[5].acc  |pix_accumulator_500    |    13|
|501   |      \GEN_KER[22].GEN_IN_ROW[5].GEN_IN_COL[6].acc  |pix_accumulator_501    |    13|
|502   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[1].acc  |pix_accumulator_502    |    13|
|503   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[2].acc  |pix_accumulator_503    |    13|
|504   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[3].acc  |pix_accumulator_504    |    13|
|505   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[4].acc  |pix_accumulator_505    |    13|
|506   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[5].acc  |pix_accumulator_506    |    13|
|507   |      \GEN_KER[22].GEN_IN_ROW[6].GEN_IN_COL[6].acc  |pix_accumulator_507    |    13|
|508   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_508    |    13|
|509   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_509    |    13|
|510   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_510    |    13|
|511   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_511    |    13|
|512   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_512    |    13|
|513   |      \GEN_KER[2].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_513    |    13|
|514   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_514    |    13|
|515   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_515    |    13|
|516   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_516    |    13|
|517   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_517    |    13|
|518   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_518    |    13|
|519   |      \GEN_KER[2].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_519    |    13|
|520   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_520    |    13|
|521   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_521    |    13|
|522   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_522    |    13|
|523   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_523    |    13|
|524   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_524    |    13|
|525   |      \GEN_KER[2].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_525    |    13|
|526   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_526    |    13|
|527   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_527    |    13|
|528   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_528    |    13|
|529   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_529    |    13|
|530   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_530    |    13|
|531   |      \GEN_KER[2].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_531    |    13|
|532   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_532    |    13|
|533   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_533    |    13|
|534   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_534    |    13|
|535   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_535    |    13|
|536   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_536    |    13|
|537   |      \GEN_KER[2].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_537    |    13|
|538   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_538    |    13|
|539   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_539    |    13|
|540   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_540    |    13|
|541   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_541    |    13|
|542   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_542    |    13|
|543   |      \GEN_KER[2].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_543    |    13|
|544   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_544    |    13|
|545   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_545    |    13|
|546   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_546    |    13|
|547   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_547    |    13|
|548   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_548    |    13|
|549   |      \GEN_KER[3].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_549    |    13|
|550   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_550    |    13|
|551   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_551    |    13|
|552   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_552    |    13|
|553   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_553    |    13|
|554   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_554    |    13|
|555   |      \GEN_KER[3].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_555    |    13|
|556   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_556    |    13|
|557   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_557    |    13|
|558   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_558    |    13|
|559   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_559    |    13|
|560   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_560    |    13|
|561   |      \GEN_KER[3].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_561    |    13|
|562   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_562    |    13|
|563   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_563    |    13|
|564   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_564    |    13|
|565   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_565    |    13|
|566   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_566    |    13|
|567   |      \GEN_KER[3].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_567    |    13|
|568   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_568    |    13|
|569   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_569    |    13|
|570   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_570    |    13|
|571   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_571    |    13|
|572   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_572    |    13|
|573   |      \GEN_KER[3].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_573    |    13|
|574   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_574    |    13|
|575   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_575    |    13|
|576   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_576    |    13|
|577   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_577    |    13|
|578   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_578    |    13|
|579   |      \GEN_KER[3].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_579    |    13|
|580   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_580    |    73|
|581   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_581    |    73|
|582   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_582    |    73|
|583   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_583    |    73|
|584   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_584    |    73|
|585   |      \GEN_KER[4].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_585    |    73|
|586   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_586    |    73|
|587   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_587    |    73|
|588   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_588    |    73|
|589   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_589    |    73|
|590   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_590    |    73|
|591   |      \GEN_KER[4].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_591    |    73|
|592   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_592    |    73|
|593   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_593    |    73|
|594   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_594    |    73|
|595   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_595    |    73|
|596   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_596    |    73|
|597   |      \GEN_KER[4].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_597    |    73|
|598   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_598    |    73|
|599   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_599    |    73|
|600   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_600    |    73|
|601   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_601    |    73|
|602   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_602    |    73|
|603   |      \GEN_KER[4].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_603    |    73|
|604   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_604    |    73|
|605   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_605    |    73|
|606   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_606    |    73|
|607   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_607    |    73|
|608   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_608    |    73|
|609   |      \GEN_KER[4].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_609    |    73|
|610   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_610    |    73|
|611   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_611    |    73|
|612   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_612    |    73|
|613   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_613    |    73|
|614   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_614    |    73|
|615   |      \GEN_KER[4].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_615    |    73|
|616   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_616    |    13|
|617   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_617    |    13|
|618   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_618    |    13|
|619   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_619    |    13|
|620   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_620    |    13|
|621   |      \GEN_KER[5].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_621    |    13|
|622   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_622    |    13|
|623   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_623    |    13|
|624   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_624    |    13|
|625   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_625    |    13|
|626   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_626    |    13|
|627   |      \GEN_KER[5].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_627    |    13|
|628   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_628    |    13|
|629   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_629    |    13|
|630   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_630    |    13|
|631   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_631    |    13|
|632   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_632    |    13|
|633   |      \GEN_KER[5].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_633    |    13|
|634   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_634    |    13|
|635   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_635    |    13|
|636   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_636    |    13|
|637   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_637    |    13|
|638   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_638    |    13|
|639   |      \GEN_KER[5].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_639    |    13|
|640   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_640    |    13|
|641   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_641    |    13|
|642   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_642    |    13|
|643   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_643    |    13|
|644   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_644    |    13|
|645   |      \GEN_KER[5].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_645    |    13|
|646   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_646    |    13|
|647   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_647    |    13|
|648   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_648    |    13|
|649   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_649    |    13|
|650   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_650    |    13|
|651   |      \GEN_KER[5].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_651    |    13|
|652   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_652    |    13|
|653   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_653    |    13|
|654   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_654    |    13|
|655   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_655    |    13|
|656   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_656    |    13|
|657   |      \GEN_KER[6].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_657    |    13|
|658   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_658    |    13|
|659   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_659    |    13|
|660   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_660    |    13|
|661   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_661    |    13|
|662   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_662    |    13|
|663   |      \GEN_KER[6].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_663    |    13|
|664   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_664    |    13|
|665   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_665    |    13|
|666   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_666    |    13|
|667   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_667    |    13|
|668   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_668    |    13|
|669   |      \GEN_KER[6].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_669    |    13|
|670   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_670    |    13|
|671   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_671    |    13|
|672   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_672    |    13|
|673   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_673    |    13|
|674   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_674    |    13|
|675   |      \GEN_KER[6].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_675    |    13|
|676   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_676    |    13|
|677   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_677    |    13|
|678   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_678    |    13|
|679   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_679    |    13|
|680   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_680    |    13|
|681   |      \GEN_KER[6].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_681    |    13|
|682   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_682    |    13|
|683   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_683    |    13|
|684   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_684    |    13|
|685   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_685    |    13|
|686   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_686    |    13|
|687   |      \GEN_KER[6].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_687    |    13|
|688   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_688    |    13|
|689   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_689    |    13|
|690   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_690    |    13|
|691   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_691    |    13|
|692   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_692    |    13|
|693   |      \GEN_KER[7].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_693    |    13|
|694   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_694    |    13|
|695   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_695    |    13|
|696   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_696    |    13|
|697   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_697    |    13|
|698   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_698    |    13|
|699   |      \GEN_KER[7].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_699    |    13|
|700   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_700    |    13|
|701   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_701    |    13|
|702   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_702    |    13|
|703   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_703    |    13|
|704   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_704    |    13|
|705   |      \GEN_KER[7].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_705    |    13|
|706   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_706    |    13|
|707   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_707    |    13|
|708   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_708    |    13|
|709   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_709    |    13|
|710   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_710    |    13|
|711   |      \GEN_KER[7].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_711    |    13|
|712   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_712    |    13|
|713   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_713    |    13|
|714   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_714    |    13|
|715   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_715    |    13|
|716   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_716    |    13|
|717   |      \GEN_KER[7].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_717    |    13|
|718   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_718    |    13|
|719   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_719    |    13|
|720   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_720    |    13|
|721   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_721    |    13|
|722   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_722    |    13|
|723   |      \GEN_KER[7].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_723    |    13|
|724   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_724    |    25|
|725   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_725    |    25|
|726   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_726    |    25|
|727   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_727    |    25|
|728   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_728    |    25|
|729   |      \GEN_KER[8].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_729    |    25|
|730   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_730    |    25|
|731   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_731    |    25|
|732   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_732    |    25|
|733   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_733    |    25|
|734   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_734    |    25|
|735   |      \GEN_KER[8].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_735    |    25|
|736   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_736    |    25|
|737   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_737    |    25|
|738   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_738    |    25|
|739   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_739    |    25|
|740   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_740    |    25|
|741   |      \GEN_KER[8].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_741    |    25|
|742   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_742    |    25|
|743   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_743    |    25|
|744   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_744    |    25|
|745   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_745    |    25|
|746   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_746    |    25|
|747   |      \GEN_KER[8].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_747    |    25|
|748   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_748    |    25|
|749   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_749    |    25|
|750   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_750    |    25|
|751   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_751    |    25|
|752   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_752    |    25|
|753   |      \GEN_KER[8].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_753    |    25|
|754   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_754    |    25|
|755   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_755    |    25|
|756   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_756    |    25|
|757   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_757    |    25|
|758   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_758    |    25|
|759   |      \GEN_KER[8].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_759    |    25|
|760   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[1].acc   |pix_accumulator_760    |    13|
|761   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[2].acc   |pix_accumulator_761    |    13|
|762   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[3].acc   |pix_accumulator_762    |    13|
|763   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[4].acc   |pix_accumulator_763    |    13|
|764   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[5].acc   |pix_accumulator_764    |    13|
|765   |      \GEN_KER[9].GEN_IN_ROW[1].GEN_IN_COL[6].acc   |pix_accumulator_765    |    13|
|766   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[1].acc   |pix_accumulator_766    |    13|
|767   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[2].acc   |pix_accumulator_767    |    13|
|768   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[3].acc   |pix_accumulator_768    |    13|
|769   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[4].acc   |pix_accumulator_769    |    13|
|770   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[5].acc   |pix_accumulator_770    |    13|
|771   |      \GEN_KER[9].GEN_IN_ROW[2].GEN_IN_COL[6].acc   |pix_accumulator_771    |    13|
|772   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[1].acc   |pix_accumulator_772    |    13|
|773   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[2].acc   |pix_accumulator_773    |    13|
|774   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[3].acc   |pix_accumulator_774    |    13|
|775   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[4].acc   |pix_accumulator_775    |    13|
|776   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[5].acc   |pix_accumulator_776    |    13|
|777   |      \GEN_KER[9].GEN_IN_ROW[3].GEN_IN_COL[6].acc   |pix_accumulator_777    |    13|
|778   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[1].acc   |pix_accumulator_778    |    13|
|779   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[2].acc   |pix_accumulator_779    |    13|
|780   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[3].acc   |pix_accumulator_780    |    13|
|781   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[4].acc   |pix_accumulator_781    |    13|
|782   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[5].acc   |pix_accumulator_782    |    13|
|783   |      \GEN_KER[9].GEN_IN_ROW[4].GEN_IN_COL[6].acc   |pix_accumulator_783    |    13|
|784   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[1].acc   |pix_accumulator_784    |    13|
|785   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[2].acc   |pix_accumulator_785    |    13|
|786   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[3].acc   |pix_accumulator_786    |    13|
|787   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[4].acc   |pix_accumulator_787    |    13|
|788   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[5].acc   |pix_accumulator_788    |    13|
|789   |      \GEN_KER[9].GEN_IN_ROW[5].GEN_IN_COL[6].acc   |pix_accumulator_789    |    13|
|790   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[1].acc   |pix_accumulator_790    |    13|
|791   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[2].acc   |pix_accumulator_791    |    13|
|792   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[3].acc   |pix_accumulator_792    |    13|
|793   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[4].acc   |pix_accumulator_793    |    13|
|794   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[5].acc   |pix_accumulator_794    |    13|
|795   |      \GEN_KER[9].GEN_IN_ROW[6].GEN_IN_COL[6].acc   |pix_accumulator_795    |    13|
|796   |    pix_convolution_logic1                          |pix_convolution_logic  |  3202|
|797   |      inter6                                        |interpix_interface     |    36|
|798   |      pix_shifter1                                  |pix_shifter            |   320|
|799   |      pix_shifter2                                  |pix_shifter_0          |   486|
|800   |      pix_shifter3                                  |pix_shifter_1          |   544|
|801   |      pix_shifter4                                  |pix_shifter_2          |   546|
|802   |      pix_shifter5                                  |pix_shifter_3          |   548|
|803   |      pix_shifter6                                  |pix_shifter_4          |   722|
+------+----------------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 1947.508 ; gain = 703.223 ; free physical = 23612 ; free virtual = 62353
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2645 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:55 . Memory (MB): peak = 1951.414 ; gain = 162.469 ; free physical = 25709 ; free virtual = 64451
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:12 . Memory (MB): peak = 1951.414 ; gain = 707.129 ; free physical = 25713 ; free virtual = 64450
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

361 Infos, 309 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:22 . Memory (MB): peak = 1995.531 ; gain = 801.086 ; free physical = 25701 ; free virtual = 64438
INFO: [Common 17-1381] The checkpoint '/home/oleniuk/project_5/project_5.runs/base_zynq_fsm_bram_addr_pix_ker_0_0_synth_1/base_zynq_fsm_bram_addr_pix_ker_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.547 ; gain = 24.016 ; free physical = 25700 ; free virtual = 64442
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/oleniuk/project_5/project_5.srcs/sources_1/bd/base_zynq/ip/base_zynq_fsm_bram_addr_pix_ker_0_0/base_zynq_fsm_bram_addr_pix_ker_0_0.xci
INFO: [Coretcl 2-1174] Renamed 802 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/oleniuk/project_5/project_5.runs/base_zynq_fsm_bram_addr_pix_ker_0_0_synth_1/base_zynq_fsm_bram_addr_pix_ker_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.547 ; gain = 0.000 ; free physical = 25677 ; free virtual = 64447
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2019.547 ; gain = 0.000 ; free physical = 25675 ; free virtual = 64445
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 22:52:41 2017...
