$comment
	File created using the following command:
		vcd file Torre_Processor.msim.vcd -direction
$end
$date
	Tue Dec 04 19:01:16 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module datapath_vhd_vec_tst $end
$var wire 1 ! Clock_Sistema $end
$var wire 1 " Data_to_writeRegister_outWaveform [15] $end
$var wire 1 # Data_to_writeRegister_outWaveform [14] $end
$var wire 1 $ Data_to_writeRegister_outWaveform [13] $end
$var wire 1 % Data_to_writeRegister_outWaveform [12] $end
$var wire 1 & Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ' Data_to_writeRegister_outWaveform [10] $end
$var wire 1 ( Data_to_writeRegister_outWaveform [9] $end
$var wire 1 ) Data_to_writeRegister_outWaveform [8] $end
$var wire 1 * Data_to_writeRegister_outWaveform [7] $end
$var wire 1 + Data_to_writeRegister_outWaveform [6] $end
$var wire 1 , Data_to_writeRegister_outWaveform [5] $end
$var wire 1 - Data_to_writeRegister_outWaveform [4] $end
$var wire 1 . Data_to_writeRegister_outWaveform [3] $end
$var wire 1 / Data_to_writeRegister_outWaveform [2] $end
$var wire 1 0 Data_to_writeRegister_outWaveform [1] $end
$var wire 1 1 Data_to_writeRegister_outWaveform [0] $end
$var wire 1 2 Flag_aluSRC_OUT $end
$var wire 1 3 Flag_branch_OUT $end
$var wire 1 4 Flag_escrevemem_OUT $end
$var wire 1 5 Flag_escrevereg_OUT $end
$var wire 1 6 Flag_jump_OUT $end
$var wire 1 7 Flag_lemem_OUT $end
$var wire 1 8 Flag_memparareg_OUT $end
$var wire 1 9 Flag_origialu_OUT [3] $end
$var wire 1 : Flag_origialu_OUT [2] $end
$var wire 1 ; Flag_origialu_OUT [1] $end
$var wire 1 < Flag_origialu_OUT [0] $end
$var wire 1 = Flag_regdest_OUT $end
$var wire 1 > Instruction_to_Control_outWaveform [3] $end
$var wire 1 ? Instruction_to_Control_outWaveform [2] $end
$var wire 1 @ Instruction_to_Control_outWaveform [1] $end
$var wire 1 A Instruction_to_Control_outWaveform [0] $end
$var wire 1 B Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 C Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 D Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 E Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 F Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 G Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 H Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 I Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 J Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 K Instruction_to_Jump_outWaveform [11] $end
$var wire 1 L Instruction_to_Jump_outWaveform [10] $end
$var wire 1 M Instruction_to_Jump_outWaveform [9] $end
$var wire 1 N Instruction_to_Jump_outWaveform [8] $end
$var wire 1 O Instruction_to_Jump_outWaveform [7] $end
$var wire 1 P Instruction_to_Jump_outWaveform [6] $end
$var wire 1 Q Instruction_to_Jump_outWaveform [5] $end
$var wire 1 R Instruction_to_Jump_outWaveform [4] $end
$var wire 1 S Instruction_to_Jump_outWaveform [3] $end
$var wire 1 T Instruction_to_Jump_outWaveform [2] $end
$var wire 1 U Instruction_to_Jump_outWaveform [1] $end
$var wire 1 V Instruction_to_Jump_outWaveform [0] $end
$var wire 1 W Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 X Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 Y Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 Z Instruction_to_register1_outWaveform [2] $end
$var wire 1 [ Instruction_to_register1_outWaveform [1] $end
$var wire 1 \ Instruction_to_register1_outWaveform [0] $end
$var wire 1 ] Instruction_to_register2_outWaveform [2] $end
$var wire 1 ^ Instruction_to_register2_outWaveform [1] $end
$var wire 1 _ Instruction_to_register2_outWaveform [0] $end
$var wire 1 ` multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 a multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 b multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 c out_Saida_OperacaoDaULA [6] $end
$var wire 1 d out_Saida_OperacaoDaULA [5] $end
$var wire 1 e out_Saida_OperacaoDaULA [4] $end
$var wire 1 f out_Saida_OperacaoDaULA [3] $end
$var wire 1 g out_Saida_OperacaoDaULA [2] $end
$var wire 1 h out_Saida_OperacaoDaULA [1] $end
$var wire 1 i out_Saida_OperacaoDaULA [0] $end
$var wire 1 j out_SaidaAND $end
$var wire 1 k Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 l Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 m Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 n Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 o Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 p Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 q Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 r Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 s Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 t Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 u Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 v Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 w Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 x Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 y Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 z Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 { Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 | Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 } Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 ~ Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 !! Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 "! Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 #! Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 $! Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 %! Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 &! Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 '! Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 (! Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 )! Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 *! Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 +! Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 ,! Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 -! Saida_to_PC_outWaveform [15] $end
$var wire 1 .! Saida_to_PC_outWaveform [14] $end
$var wire 1 /! Saida_to_PC_outWaveform [13] $end
$var wire 1 0! Saida_to_PC_outWaveform [12] $end
$var wire 1 1! Saida_to_PC_outWaveform [11] $end
$var wire 1 2! Saida_to_PC_outWaveform [10] $end
$var wire 1 3! Saida_to_PC_outWaveform [9] $end
$var wire 1 4! Saida_to_PC_outWaveform [8] $end
$var wire 1 5! Saida_to_PC_outWaveform [7] $end
$var wire 1 6! Saida_to_PC_outWaveform [6] $end
$var wire 1 7! Saida_to_PC_outWaveform [5] $end
$var wire 1 8! Saida_to_PC_outWaveform [4] $end
$var wire 1 9! Saida_to_PC_outWaveform [3] $end
$var wire 1 :! Saida_to_PC_outWaveform [2] $end
$var wire 1 ;! Saida_to_PC_outWaveform [1] $end
$var wire 1 <! Saida_to_PC_outWaveform [0] $end
$var wire 1 =! SaidaPc_outWaveform [15] $end
$var wire 1 >! SaidaPc_outWaveform [14] $end
$var wire 1 ?! SaidaPc_outWaveform [13] $end
$var wire 1 @! SaidaPc_outWaveform [12] $end
$var wire 1 A! SaidaPc_outWaveform [11] $end
$var wire 1 B! SaidaPc_outWaveform [10] $end
$var wire 1 C! SaidaPc_outWaveform [9] $end
$var wire 1 D! SaidaPc_outWaveform [8] $end
$var wire 1 E! SaidaPc_outWaveform [7] $end
$var wire 1 F! SaidaPc_outWaveform [6] $end
$var wire 1 G! SaidaPc_outWaveform [5] $end
$var wire 1 H! SaidaPc_outWaveform [4] $end
$var wire 1 I! SaidaPc_outWaveform [3] $end
$var wire 1 J! SaidaPc_outWaveform [2] $end
$var wire 1 K! SaidaPc_outWaveform [1] $end
$var wire 1 L! SaidaPc_outWaveform [0] $end
$var wire 1 M! SaidaRegA_outWaveform [15] $end
$var wire 1 N! SaidaRegA_outWaveform [14] $end
$var wire 1 O! SaidaRegA_outWaveform [13] $end
$var wire 1 P! SaidaRegA_outWaveform [12] $end
$var wire 1 Q! SaidaRegA_outWaveform [11] $end
$var wire 1 R! SaidaRegA_outWaveform [10] $end
$var wire 1 S! SaidaRegA_outWaveform [9] $end
$var wire 1 T! SaidaRegA_outWaveform [8] $end
$var wire 1 U! SaidaRegA_outWaveform [7] $end
$var wire 1 V! SaidaRegA_outWaveform [6] $end
$var wire 1 W! SaidaRegA_outWaveform [5] $end
$var wire 1 X! SaidaRegA_outWaveform [4] $end
$var wire 1 Y! SaidaRegA_outWaveform [3] $end
$var wire 1 Z! SaidaRegA_outWaveform [2] $end
$var wire 1 [! SaidaRegA_outWaveform [1] $end
$var wire 1 \! SaidaRegA_outWaveform [0] $end
$var wire 1 ]! SaidaRegB_outWaveform [15] $end
$var wire 1 ^! SaidaRegB_outWaveform [14] $end
$var wire 1 _! SaidaRegB_outWaveform [13] $end
$var wire 1 `! SaidaRegB_outWaveform [12] $end
$var wire 1 a! SaidaRegB_outWaveform [11] $end
$var wire 1 b! SaidaRegB_outWaveform [10] $end
$var wire 1 c! SaidaRegB_outWaveform [9] $end
$var wire 1 d! SaidaRegB_outWaveform [8] $end
$var wire 1 e! SaidaRegB_outWaveform [7] $end
$var wire 1 f! SaidaRegB_outWaveform [6] $end
$var wire 1 g! SaidaRegB_outWaveform [5] $end
$var wire 1 h! SaidaRegB_outWaveform [4] $end
$var wire 1 i! SaidaRegB_outWaveform [3] $end
$var wire 1 j! SaidaRegB_outWaveform [2] $end
$var wire 1 k! SaidaRegB_outWaveform [1] $end
$var wire 1 l! SaidaRegB_outWaveform [0] $end
$var wire 1 m! SomadorToPc_outWaveform [15] $end
$var wire 1 n! SomadorToPc_outWaveform [14] $end
$var wire 1 o! SomadorToPc_outWaveform [13] $end
$var wire 1 p! SomadorToPc_outWaveform [12] $end
$var wire 1 q! SomadorToPc_outWaveform [11] $end
$var wire 1 r! SomadorToPc_outWaveform [10] $end
$var wire 1 s! SomadorToPc_outWaveform [9] $end
$var wire 1 t! SomadorToPc_outWaveform [8] $end
$var wire 1 u! SomadorToPc_outWaveform [7] $end
$var wire 1 v! SomadorToPc_outWaveform [6] $end
$var wire 1 w! SomadorToPc_outWaveform [5] $end
$var wire 1 x! SomadorToPc_outWaveform [4] $end
$var wire 1 y! SomadorToPc_outWaveform [3] $end
$var wire 1 z! SomadorToPc_outWaveform [2] $end
$var wire 1 {! SomadorToPc_outWaveform [1] $end
$var wire 1 |! SomadorToPc_outWaveform [0] $end

$scope module i1 $end
$var wire 1 }! gnd $end
$var wire 1 ~! vcc $end
$var wire 1 !" unknown $end
$var wire 1 "" devoe $end
$var wire 1 #" devclrn $end
$var wire 1 $" devpor $end
$var wire 1 %" ww_devoe $end
$var wire 1 &" ww_devclrn $end
$var wire 1 '" ww_devpor $end
$var wire 1 (" ww_Clock_Sistema $end
$var wire 1 )" ww_SomadorToPc_outWaveform [15] $end
$var wire 1 *" ww_SomadorToPc_outWaveform [14] $end
$var wire 1 +" ww_SomadorToPc_outWaveform [13] $end
$var wire 1 ," ww_SomadorToPc_outWaveform [12] $end
$var wire 1 -" ww_SomadorToPc_outWaveform [11] $end
$var wire 1 ." ww_SomadorToPc_outWaveform [10] $end
$var wire 1 /" ww_SomadorToPc_outWaveform [9] $end
$var wire 1 0" ww_SomadorToPc_outWaveform [8] $end
$var wire 1 1" ww_SomadorToPc_outWaveform [7] $end
$var wire 1 2" ww_SomadorToPc_outWaveform [6] $end
$var wire 1 3" ww_SomadorToPc_outWaveform [5] $end
$var wire 1 4" ww_SomadorToPc_outWaveform [4] $end
$var wire 1 5" ww_SomadorToPc_outWaveform [3] $end
$var wire 1 6" ww_SomadorToPc_outWaveform [2] $end
$var wire 1 7" ww_SomadorToPc_outWaveform [1] $end
$var wire 1 8" ww_SomadorToPc_outWaveform [0] $end
$var wire 1 9" ww_SaidaPc_outWaveform [15] $end
$var wire 1 :" ww_SaidaPc_outWaveform [14] $end
$var wire 1 ;" ww_SaidaPc_outWaveform [13] $end
$var wire 1 <" ww_SaidaPc_outWaveform [12] $end
$var wire 1 =" ww_SaidaPc_outWaveform [11] $end
$var wire 1 >" ww_SaidaPc_outWaveform [10] $end
$var wire 1 ?" ww_SaidaPc_outWaveform [9] $end
$var wire 1 @" ww_SaidaPc_outWaveform [8] $end
$var wire 1 A" ww_SaidaPc_outWaveform [7] $end
$var wire 1 B" ww_SaidaPc_outWaveform [6] $end
$var wire 1 C" ww_SaidaPc_outWaveform [5] $end
$var wire 1 D" ww_SaidaPc_outWaveform [4] $end
$var wire 1 E" ww_SaidaPc_outWaveform [3] $end
$var wire 1 F" ww_SaidaPc_outWaveform [2] $end
$var wire 1 G" ww_SaidaPc_outWaveform [1] $end
$var wire 1 H" ww_SaidaPc_outWaveform [0] $end
$var wire 1 I" ww_SaidaRegA_outWaveform [15] $end
$var wire 1 J" ww_SaidaRegA_outWaveform [14] $end
$var wire 1 K" ww_SaidaRegA_outWaveform [13] $end
$var wire 1 L" ww_SaidaRegA_outWaveform [12] $end
$var wire 1 M" ww_SaidaRegA_outWaveform [11] $end
$var wire 1 N" ww_SaidaRegA_outWaveform [10] $end
$var wire 1 O" ww_SaidaRegA_outWaveform [9] $end
$var wire 1 P" ww_SaidaRegA_outWaveform [8] $end
$var wire 1 Q" ww_SaidaRegA_outWaveform [7] $end
$var wire 1 R" ww_SaidaRegA_outWaveform [6] $end
$var wire 1 S" ww_SaidaRegA_outWaveform [5] $end
$var wire 1 T" ww_SaidaRegA_outWaveform [4] $end
$var wire 1 U" ww_SaidaRegA_outWaveform [3] $end
$var wire 1 V" ww_SaidaRegA_outWaveform [2] $end
$var wire 1 W" ww_SaidaRegA_outWaveform [1] $end
$var wire 1 X" ww_SaidaRegA_outWaveform [0] $end
$var wire 1 Y" ww_SaidaRegB_outWaveform [15] $end
$var wire 1 Z" ww_SaidaRegB_outWaveform [14] $end
$var wire 1 [" ww_SaidaRegB_outWaveform [13] $end
$var wire 1 \" ww_SaidaRegB_outWaveform [12] $end
$var wire 1 ]" ww_SaidaRegB_outWaveform [11] $end
$var wire 1 ^" ww_SaidaRegB_outWaveform [10] $end
$var wire 1 _" ww_SaidaRegB_outWaveform [9] $end
$var wire 1 `" ww_SaidaRegB_outWaveform [8] $end
$var wire 1 a" ww_SaidaRegB_outWaveform [7] $end
$var wire 1 b" ww_SaidaRegB_outWaveform [6] $end
$var wire 1 c" ww_SaidaRegB_outWaveform [5] $end
$var wire 1 d" ww_SaidaRegB_outWaveform [4] $end
$var wire 1 e" ww_SaidaRegB_outWaveform [3] $end
$var wire 1 f" ww_SaidaRegB_outWaveform [2] $end
$var wire 1 g" ww_SaidaRegB_outWaveform [1] $end
$var wire 1 h" ww_SaidaRegB_outWaveform [0] $end
$var wire 1 i" ww_multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 j" ww_multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 k" ww_multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 l" ww_Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 m" ww_Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 n" ww_Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 o" ww_Instruction_to_Control_outWaveform [3] $end
$var wire 1 p" ww_Instruction_to_Control_outWaveform [2] $end
$var wire 1 q" ww_Instruction_to_Control_outWaveform [1] $end
$var wire 1 r" ww_Instruction_to_Control_outWaveform [0] $end
$var wire 1 s" ww_Instruction_to_register1_outWaveform [2] $end
$var wire 1 t" ww_Instruction_to_register1_outWaveform [1] $end
$var wire 1 u" ww_Instruction_to_register1_outWaveform [0] $end
$var wire 1 v" ww_Instruction_to_register2_outWaveform [2] $end
$var wire 1 w" ww_Instruction_to_register2_outWaveform [1] $end
$var wire 1 x" ww_Instruction_to_register2_outWaveform [0] $end
$var wire 1 y" ww_Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 z" ww_Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 {" ww_Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 |" ww_Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 }" ww_Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 ~" ww_Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 !# ww_Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 "# ww_Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 ## ww_Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 $# ww_Instruction_to_Jump_outWaveform [11] $end
$var wire 1 %# ww_Instruction_to_Jump_outWaveform [10] $end
$var wire 1 &# ww_Instruction_to_Jump_outWaveform [9] $end
$var wire 1 '# ww_Instruction_to_Jump_outWaveform [8] $end
$var wire 1 (# ww_Instruction_to_Jump_outWaveform [7] $end
$var wire 1 )# ww_Instruction_to_Jump_outWaveform [6] $end
$var wire 1 *# ww_Instruction_to_Jump_outWaveform [5] $end
$var wire 1 +# ww_Instruction_to_Jump_outWaveform [4] $end
$var wire 1 ,# ww_Instruction_to_Jump_outWaveform [3] $end
$var wire 1 -# ww_Instruction_to_Jump_outWaveform [2] $end
$var wire 1 .# ww_Instruction_to_Jump_outWaveform [1] $end
$var wire 1 /# ww_Instruction_to_Jump_outWaveform [0] $end
$var wire 1 0# ww_out_Saida_OperacaoDaULA [6] $end
$var wire 1 1# ww_out_Saida_OperacaoDaULA [5] $end
$var wire 1 2# ww_out_Saida_OperacaoDaULA [4] $end
$var wire 1 3# ww_out_Saida_OperacaoDaULA [3] $end
$var wire 1 4# ww_out_Saida_OperacaoDaULA [2] $end
$var wire 1 5# ww_out_Saida_OperacaoDaULA [1] $end
$var wire 1 6# ww_out_Saida_OperacaoDaULA [0] $end
$var wire 1 7# ww_Data_to_writeRegister_outWaveform [15] $end
$var wire 1 8# ww_Data_to_writeRegister_outWaveform [14] $end
$var wire 1 9# ww_Data_to_writeRegister_outWaveform [13] $end
$var wire 1 :# ww_Data_to_writeRegister_outWaveform [12] $end
$var wire 1 ;# ww_Data_to_writeRegister_outWaveform [11] $end
$var wire 1 <# ww_Data_to_writeRegister_outWaveform [10] $end
$var wire 1 =# ww_Data_to_writeRegister_outWaveform [9] $end
$var wire 1 ># ww_Data_to_writeRegister_outWaveform [8] $end
$var wire 1 ?# ww_Data_to_writeRegister_outWaveform [7] $end
$var wire 1 @# ww_Data_to_writeRegister_outWaveform [6] $end
$var wire 1 A# ww_Data_to_writeRegister_outWaveform [5] $end
$var wire 1 B# ww_Data_to_writeRegister_outWaveform [4] $end
$var wire 1 C# ww_Data_to_writeRegister_outWaveform [3] $end
$var wire 1 D# ww_Data_to_writeRegister_outWaveform [2] $end
$var wire 1 E# ww_Data_to_writeRegister_outWaveform [1] $end
$var wire 1 F# ww_Data_to_writeRegister_outWaveform [0] $end
$var wire 1 G# ww_Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 H# ww_Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 I# ww_Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 J# ww_Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 K# ww_Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 L# ww_Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 M# ww_Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 N# ww_Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 O# ww_Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 P# ww_Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 Q# ww_Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 R# ww_Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 S# ww_Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 T# ww_Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 U# ww_Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 V# ww_Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 W# ww_Saida_to_PC_outWaveform [15] $end
$var wire 1 X# ww_Saida_to_PC_outWaveform [14] $end
$var wire 1 Y# ww_Saida_to_PC_outWaveform [13] $end
$var wire 1 Z# ww_Saida_to_PC_outWaveform [12] $end
$var wire 1 [# ww_Saida_to_PC_outWaveform [11] $end
$var wire 1 \# ww_Saida_to_PC_outWaveform [10] $end
$var wire 1 ]# ww_Saida_to_PC_outWaveform [9] $end
$var wire 1 ^# ww_Saida_to_PC_outWaveform [8] $end
$var wire 1 _# ww_Saida_to_PC_outWaveform [7] $end
$var wire 1 `# ww_Saida_to_PC_outWaveform [6] $end
$var wire 1 a# ww_Saida_to_PC_outWaveform [5] $end
$var wire 1 b# ww_Saida_to_PC_outWaveform [4] $end
$var wire 1 c# ww_Saida_to_PC_outWaveform [3] $end
$var wire 1 d# ww_Saida_to_PC_outWaveform [2] $end
$var wire 1 e# ww_Saida_to_PC_outWaveform [1] $end
$var wire 1 f# ww_Saida_to_PC_outWaveform [0] $end
$var wire 1 g# ww_Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 h# ww_Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 i# ww_Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 j# ww_Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 k# ww_Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 l# ww_Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 m# ww_Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 n# ww_Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 o# ww_Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 p# ww_Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 q# ww_Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 r# ww_Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 s# ww_Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 t# ww_Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 u# ww_Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 v# ww_Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 w# ww_out_SaidaAND $end
$var wire 1 x# ww_Flag_regdest_OUT $end
$var wire 1 y# ww_Flag_origialu_OUT [3] $end
$var wire 1 z# ww_Flag_origialu_OUT [2] $end
$var wire 1 {# ww_Flag_origialu_OUT [1] $end
$var wire 1 |# ww_Flag_origialu_OUT [0] $end
$var wire 1 }# ww_Flag_memparareg_OUT $end
$var wire 1 ~# ww_Flag_escrevereg_OUT $end
$var wire 1 !$ ww_Flag_lemem_OUT $end
$var wire 1 "$ ww_Flag_escrevemem_OUT $end
$var wire 1 #$ ww_Flag_branch_OUT $end
$var wire 1 $$ ww_Flag_aluSRC_OUT $end
$var wire 1 %$ ww_Flag_jump_OUT $end
$var wire 1 &$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 '$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 ($ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 )$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 *$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 +$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 ,$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 -$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 .$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 /$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 0$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 1$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [9] $end
$var wire 1 2$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 3$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 4$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 5$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 6$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 7$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 8$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 9$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 :$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 ;$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 =$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 >$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 ?$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 @$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 A$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 B$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 C$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 D$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 E$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 F$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 G$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [9] $end
$var wire 1 H$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [8] $end
$var wire 1 I$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [7] $end
$var wire 1 J$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [6] $end
$var wire 1 K$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [5] $end
$var wire 1 L$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 M$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 N$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 O$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 P$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 Q$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 S$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 T$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 U$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 V$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 W$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 X$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 Y$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 Z$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 [$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 \$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 ]$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [9] $end
$var wire 1 ^$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [8] $end
$var wire 1 _$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [7] $end
$var wire 1 `$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [6] $end
$var wire 1 a$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 b$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 c$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 d$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 e$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 f$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 g$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 i$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [9] $end
$var wire 1 j$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [8] $end
$var wire 1 k$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [7] $end
$var wire 1 l$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [6] $end
$var wire 1 m$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 n$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 o$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 p$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 q$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 r$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 s$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [9] $end
$var wire 1 t$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [8] $end
$var wire 1 u$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [7] $end
$var wire 1 v$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [6] $end
$var wire 1 w$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [5] $end
$var wire 1 x$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 y$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 z$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 {$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 |$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 }$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 !% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [9] $end
$var wire 1 "% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [8] $end
$var wire 1 #% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 $% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 %% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 &% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 '% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 (% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 )% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 *% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 +% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [9] $end
$var wire 1 ,% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [8] $end
$var wire 1 -% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [7] $end
$var wire 1 .% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [6] $end
$var wire 1 /% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 0% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 1% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 2% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 3% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 4% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 5% \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 6% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 7% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [9] $end
$var wire 1 8% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [8] $end
$var wire 1 9% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [7] $end
$var wire 1 :% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [6] $end
$var wire 1 ;% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 <% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 =% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 >% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 ?% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 @% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 A% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [9] $end
$var wire 1 B% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [8] $end
$var wire 1 C% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [7] $end
$var wire 1 D% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [6] $end
$var wire 1 E% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [5] $end
$var wire 1 F% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 G% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 H% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 I% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 J% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 K% \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 L% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 M% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 N% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 O% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 P% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 Q% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 R% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 S% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 T% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 U% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 V% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 W% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [9] $end
$var wire 1 X% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [8] $end
$var wire 1 Y% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [7] $end
$var wire 1 Z% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [6] $end
$var wire 1 [% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [5] $end
$var wire 1 \% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 ]% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 ^% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 _% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 `% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 a% \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 c% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [9] $end
$var wire 1 d% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 e% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 f% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 g% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 h% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 i% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 j% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 k% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 l% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 m% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [9] $end
$var wire 1 n% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [8] $end
$var wire 1 o% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [7] $end
$var wire 1 p% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [6] $end
$var wire 1 q% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [5] $end
$var wire 1 r% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 s% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 t% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 u% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 v% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 w% \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 y% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [9] $end
$var wire 1 z% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [8] $end
$var wire 1 {% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [7] $end
$var wire 1 |% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [6] $end
$var wire 1 }% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 ~% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 !& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 "& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 #& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 $& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 %& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [9] $end
$var wire 1 && \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [8] $end
$var wire 1 '& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [7] $end
$var wire 1 (& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [6] $end
$var wire 1 )& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [5] $end
$var wire 1 *& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 +& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 ,& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 -& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 .& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 /& \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 0& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 1& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [9] $end
$var wire 1 2& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 3& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 4& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 5& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 6& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 7& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 8& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 9& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 :& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 ;& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [9] $end
$var wire 1 <& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [8] $end
$var wire 1 =& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [7] $end
$var wire 1 >& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [6] $end
$var wire 1 ?& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [5] $end
$var wire 1 @& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 A& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 B& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 C& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 D& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 E& \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 G& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [9] $end
$var wire 1 H& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 I& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 J& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 K& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 L& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 M& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 N& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 O& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 P& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 Q& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [9] $end
$var wire 1 R& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [8] $end
$var wire 1 S& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [7] $end
$var wire 1 T& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [6] $end
$var wire 1 U& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [5] $end
$var wire 1 V& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 W& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 X& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 Y& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 Z& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 [& \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 ]& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [9] $end
$var wire 1 ^& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 _& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 `& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 a& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 b& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 c& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 d& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 e& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 f& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 g& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [9] $end
$var wire 1 h& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [8] $end
$var wire 1 i& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [7] $end
$var wire 1 j& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [6] $end
$var wire 1 k& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [5] $end
$var wire 1 l& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 m& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 n& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 o& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 p& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 q& \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 s& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [9] $end
$var wire 1 t& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [8] $end
$var wire 1 u& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [7] $end
$var wire 1 v& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [6] $end
$var wire 1 w& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 x& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 y& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 z& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 {& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 |& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 }& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [9] $end
$var wire 1 ~& \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [8] $end
$var wire 1 !' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [7] $end
$var wire 1 "' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [6] $end
$var wire 1 #' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [5] $end
$var wire 1 $' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 %' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 &' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 '' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 (' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 )' \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 +' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [9] $end
$var wire 1 ,' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [8] $end
$var wire 1 -' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [7] $end
$var wire 1 .' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [6] $end
$var wire 1 /' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 0' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 1' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 2' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 3' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 4' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 5' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [9] $end
$var wire 1 6' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [8] $end
$var wire 1 7' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [7] $end
$var wire 1 8' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [6] $end
$var wire 1 9' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [5] $end
$var wire 1 :' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [4] $end
$var wire 1 ;' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 <' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 =' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 >' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 ?' \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 A' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [9] $end
$var wire 1 B' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [8] $end
$var wire 1 C' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [7] $end
$var wire 1 D' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [6] $end
$var wire 1 E' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 F' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 G' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 H' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 I' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 J' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 K' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [9] $end
$var wire 1 L' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [8] $end
$var wire 1 M' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [7] $end
$var wire 1 N' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [6] $end
$var wire 1 O' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [5] $end
$var wire 1 P' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [4] $end
$var wire 1 Q' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 R' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 S' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 T' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 U' \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 W' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [9] $end
$var wire 1 X' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [8] $end
$var wire 1 Y' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [7] $end
$var wire 1 Z' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [6] $end
$var wire 1 [' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 \' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 ]' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 ^' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 _' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 `' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 a' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [9] $end
$var wire 1 b' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [8] $end
$var wire 1 c' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [7] $end
$var wire 1 d' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [6] $end
$var wire 1 e' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [5] $end
$var wire 1 f' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [4] $end
$var wire 1 g' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 h' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 i' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 j' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 k' \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l' \SomadorToPc_outWaveform[0]~output_o\ $end
$var wire 1 m' \SomadorToPc_outWaveform[1]~output_o\ $end
$var wire 1 n' \SomadorToPc_outWaveform[2]~output_o\ $end
$var wire 1 o' \SomadorToPc_outWaveform[3]~output_o\ $end
$var wire 1 p' \SomadorToPc_outWaveform[4]~output_o\ $end
$var wire 1 q' \SomadorToPc_outWaveform[5]~output_o\ $end
$var wire 1 r' \SomadorToPc_outWaveform[6]~output_o\ $end
$var wire 1 s' \SomadorToPc_outWaveform[7]~output_o\ $end
$var wire 1 t' \SomadorToPc_outWaveform[8]~output_o\ $end
$var wire 1 u' \SomadorToPc_outWaveform[9]~output_o\ $end
$var wire 1 v' \SomadorToPc_outWaveform[10]~output_o\ $end
$var wire 1 w' \SomadorToPc_outWaveform[11]~output_o\ $end
$var wire 1 x' \SomadorToPc_outWaveform[12]~output_o\ $end
$var wire 1 y' \SomadorToPc_outWaveform[13]~output_o\ $end
$var wire 1 z' \SomadorToPc_outWaveform[14]~output_o\ $end
$var wire 1 {' \SomadorToPc_outWaveform[15]~output_o\ $end
$var wire 1 |' \SaidaPc_outWaveform[0]~output_o\ $end
$var wire 1 }' \SaidaPc_outWaveform[1]~output_o\ $end
$var wire 1 ~' \SaidaPc_outWaveform[2]~output_o\ $end
$var wire 1 !( \SaidaPc_outWaveform[3]~output_o\ $end
$var wire 1 "( \SaidaPc_outWaveform[4]~output_o\ $end
$var wire 1 #( \SaidaPc_outWaveform[5]~output_o\ $end
$var wire 1 $( \SaidaPc_outWaveform[6]~output_o\ $end
$var wire 1 %( \SaidaPc_outWaveform[7]~output_o\ $end
$var wire 1 &( \SaidaPc_outWaveform[8]~output_o\ $end
$var wire 1 '( \SaidaPc_outWaveform[9]~output_o\ $end
$var wire 1 (( \SaidaPc_outWaveform[10]~output_o\ $end
$var wire 1 )( \SaidaPc_outWaveform[11]~output_o\ $end
$var wire 1 *( \SaidaPc_outWaveform[12]~output_o\ $end
$var wire 1 +( \SaidaPc_outWaveform[13]~output_o\ $end
$var wire 1 ,( \SaidaPc_outWaveform[14]~output_o\ $end
$var wire 1 -( \SaidaPc_outWaveform[15]~output_o\ $end
$var wire 1 .( \SaidaRegA_outWaveform[0]~output_o\ $end
$var wire 1 /( \SaidaRegA_outWaveform[1]~output_o\ $end
$var wire 1 0( \SaidaRegA_outWaveform[2]~output_o\ $end
$var wire 1 1( \SaidaRegA_outWaveform[3]~output_o\ $end
$var wire 1 2( \SaidaRegA_outWaveform[4]~output_o\ $end
$var wire 1 3( \SaidaRegA_outWaveform[5]~output_o\ $end
$var wire 1 4( \SaidaRegA_outWaveform[6]~output_o\ $end
$var wire 1 5( \SaidaRegA_outWaveform[7]~output_o\ $end
$var wire 1 6( \SaidaRegA_outWaveform[8]~output_o\ $end
$var wire 1 7( \SaidaRegA_outWaveform[9]~output_o\ $end
$var wire 1 8( \SaidaRegA_outWaveform[10]~output_o\ $end
$var wire 1 9( \SaidaRegA_outWaveform[11]~output_o\ $end
$var wire 1 :( \SaidaRegA_outWaveform[12]~output_o\ $end
$var wire 1 ;( \SaidaRegA_outWaveform[13]~output_o\ $end
$var wire 1 <( \SaidaRegA_outWaveform[14]~output_o\ $end
$var wire 1 =( \SaidaRegA_outWaveform[15]~output_o\ $end
$var wire 1 >( \SaidaRegB_outWaveform[0]~output_o\ $end
$var wire 1 ?( \SaidaRegB_outWaveform[1]~output_o\ $end
$var wire 1 @( \SaidaRegB_outWaveform[2]~output_o\ $end
$var wire 1 A( \SaidaRegB_outWaveform[3]~output_o\ $end
$var wire 1 B( \SaidaRegB_outWaveform[4]~output_o\ $end
$var wire 1 C( \SaidaRegB_outWaveform[5]~output_o\ $end
$var wire 1 D( \SaidaRegB_outWaveform[6]~output_o\ $end
$var wire 1 E( \SaidaRegB_outWaveform[7]~output_o\ $end
$var wire 1 F( \SaidaRegB_outWaveform[8]~output_o\ $end
$var wire 1 G( \SaidaRegB_outWaveform[9]~output_o\ $end
$var wire 1 H( \SaidaRegB_outWaveform[10]~output_o\ $end
$var wire 1 I( \SaidaRegB_outWaveform[11]~output_o\ $end
$var wire 1 J( \SaidaRegB_outWaveform[12]~output_o\ $end
$var wire 1 K( \SaidaRegB_outWaveform[13]~output_o\ $end
$var wire 1 L( \SaidaRegB_outWaveform[14]~output_o\ $end
$var wire 1 M( \SaidaRegB_outWaveform[15]~output_o\ $end
$var wire 1 N( \multiplexador_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 O( \multiplexador_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 P( \multiplexador_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 Q( \Instruction_to_multiplexador_outWaveform[0]~output_o\ $end
$var wire 1 R( \Instruction_to_multiplexador_outWaveform[1]~output_o\ $end
$var wire 1 S( \Instruction_to_multiplexador_outWaveform[2]~output_o\ $end
$var wire 1 T( \Instruction_to_Control_outWaveform[0]~output_o\ $end
$var wire 1 U( \Instruction_to_Control_outWaveform[1]~output_o\ $end
$var wire 1 V( \Instruction_to_Control_outWaveform[2]~output_o\ $end
$var wire 1 W( \Instruction_to_Control_outWaveform[3]~output_o\ $end
$var wire 1 X( \Instruction_to_register1_outWaveform[0]~output_o\ $end
$var wire 1 Y( \Instruction_to_register1_outWaveform[1]~output_o\ $end
$var wire 1 Z( \Instruction_to_register1_outWaveform[2]~output_o\ $end
$var wire 1 [( \Instruction_to_register2_outWaveform[0]~output_o\ $end
$var wire 1 \( \Instruction_to_register2_outWaveform[1]~output_o\ $end
$var wire 1 ]( \Instruction_to_register2_outWaveform[2]~output_o\ $end
$var wire 1 ^( \Instruction_to_controlULA_outWaveform[0]~output_o\ $end
$var wire 1 _( \Instruction_to_controlULA_outWaveform[1]~output_o\ $end
$var wire 1 `( \Instruction_to_controlULA_outWaveform[2]~output_o\ $end
$var wire 1 a( \Instruction_to_extensorDeSinal_outWaveform[0]~output_o\ $end
$var wire 1 b( \Instruction_to_extensorDeSinal_outWaveform[1]~output_o\ $end
$var wire 1 c( \Instruction_to_extensorDeSinal_outWaveform[2]~output_o\ $end
$var wire 1 d( \Instruction_to_extensorDeSinal_outWaveform[3]~output_o\ $end
$var wire 1 e( \Instruction_to_extensorDeSinal_outWaveform[4]~output_o\ $end
$var wire 1 f( \Instruction_to_extensorDeSinal_outWaveform[5]~output_o\ $end
$var wire 1 g( \Instruction_to_Jump_outWaveform[0]~output_o\ $end
$var wire 1 h( \Instruction_to_Jump_outWaveform[1]~output_o\ $end
$var wire 1 i( \Instruction_to_Jump_outWaveform[2]~output_o\ $end
$var wire 1 j( \Instruction_to_Jump_outWaveform[3]~output_o\ $end
$var wire 1 k( \Instruction_to_Jump_outWaveform[4]~output_o\ $end
$var wire 1 l( \Instruction_to_Jump_outWaveform[5]~output_o\ $end
$var wire 1 m( \Instruction_to_Jump_outWaveform[6]~output_o\ $end
$var wire 1 n( \Instruction_to_Jump_outWaveform[7]~output_o\ $end
$var wire 1 o( \Instruction_to_Jump_outWaveform[8]~output_o\ $end
$var wire 1 p( \Instruction_to_Jump_outWaveform[9]~output_o\ $end
$var wire 1 q( \Instruction_to_Jump_outWaveform[10]~output_o\ $end
$var wire 1 r( \Instruction_to_Jump_outWaveform[11]~output_o\ $end
$var wire 1 s( \out_Saida_OperacaoDaULA[0]~output_o\ $end
$var wire 1 t( \out_Saida_OperacaoDaULA[1]~output_o\ $end
$var wire 1 u( \out_Saida_OperacaoDaULA[2]~output_o\ $end
$var wire 1 v( \out_Saida_OperacaoDaULA[3]~output_o\ $end
$var wire 1 w( \out_Saida_OperacaoDaULA[4]~output_o\ $end
$var wire 1 x( \out_Saida_OperacaoDaULA[5]~output_o\ $end
$var wire 1 y( \out_Saida_OperacaoDaULA[6]~output_o\ $end
$var wire 1 z( \Data_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 {( \Data_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 |( \Data_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 }( \Data_to_writeRegister_outWaveform[3]~output_o\ $end
$var wire 1 ~( \Data_to_writeRegister_outWaveform[4]~output_o\ $end
$var wire 1 !) \Data_to_writeRegister_outWaveform[5]~output_o\ $end
$var wire 1 ") \Data_to_writeRegister_outWaveform[6]~output_o\ $end
$var wire 1 #) \Data_to_writeRegister_outWaveform[7]~output_o\ $end
$var wire 1 $) \Data_to_writeRegister_outWaveform[8]~output_o\ $end
$var wire 1 %) \Data_to_writeRegister_outWaveform[9]~output_o\ $end
$var wire 1 &) \Data_to_writeRegister_outWaveform[10]~output_o\ $end
$var wire 1 ') \Data_to_writeRegister_outWaveform[11]~output_o\ $end
$var wire 1 () \Data_to_writeRegister_outWaveform[12]~output_o\ $end
$var wire 1 )) \Data_to_writeRegister_outWaveform[13]~output_o\ $end
$var wire 1 *) \Data_to_writeRegister_outWaveform[14]~output_o\ $end
$var wire 1 +) \Data_to_writeRegister_outWaveform[15]~output_o\ $end
$var wire 1 ,) \Saida_mult_to_mult_outWaveform[0]~output_o\ $end
$var wire 1 -) \Saida_mult_to_mult_outWaveform[1]~output_o\ $end
$var wire 1 .) \Saida_mult_to_mult_outWaveform[2]~output_o\ $end
$var wire 1 /) \Saida_mult_to_mult_outWaveform[3]~output_o\ $end
$var wire 1 0) \Saida_mult_to_mult_outWaveform[4]~output_o\ $end
$var wire 1 1) \Saida_mult_to_mult_outWaveform[5]~output_o\ $end
$var wire 1 2) \Saida_mult_to_mult_outWaveform[6]~output_o\ $end
$var wire 1 3) \Saida_mult_to_mult_outWaveform[7]~output_o\ $end
$var wire 1 4) \Saida_mult_to_mult_outWaveform[8]~output_o\ $end
$var wire 1 5) \Saida_mult_to_mult_outWaveform[9]~output_o\ $end
$var wire 1 6) \Saida_mult_to_mult_outWaveform[10]~output_o\ $end
$var wire 1 7) \Saida_mult_to_mult_outWaveform[11]~output_o\ $end
$var wire 1 8) \Saida_mult_to_mult_outWaveform[12]~output_o\ $end
$var wire 1 9) \Saida_mult_to_mult_outWaveform[13]~output_o\ $end
$var wire 1 :) \Saida_mult_to_mult_outWaveform[14]~output_o\ $end
$var wire 1 ;) \Saida_mult_to_mult_outWaveform[15]~output_o\ $end
$var wire 1 <) \Saida_to_PC_outWaveform[0]~output_o\ $end
$var wire 1 =) \Saida_to_PC_outWaveform[1]~output_o\ $end
$var wire 1 >) \Saida_to_PC_outWaveform[2]~output_o\ $end
$var wire 1 ?) \Saida_to_PC_outWaveform[3]~output_o\ $end
$var wire 1 @) \Saida_to_PC_outWaveform[4]~output_o\ $end
$var wire 1 A) \Saida_to_PC_outWaveform[5]~output_o\ $end
$var wire 1 B) \Saida_to_PC_outWaveform[6]~output_o\ $end
$var wire 1 C) \Saida_to_PC_outWaveform[7]~output_o\ $end
$var wire 1 D) \Saida_to_PC_outWaveform[8]~output_o\ $end
$var wire 1 E) \Saida_to_PC_outWaveform[9]~output_o\ $end
$var wire 1 F) \Saida_to_PC_outWaveform[10]~output_o\ $end
$var wire 1 G) \Saida_to_PC_outWaveform[11]~output_o\ $end
$var wire 1 H) \Saida_to_PC_outWaveform[12]~output_o\ $end
$var wire 1 I) \Saida_to_PC_outWaveform[13]~output_o\ $end
$var wire 1 J) \Saida_to_PC_outWaveform[14]~output_o\ $end
$var wire 1 K) \Saida_to_PC_outWaveform[15]~output_o\ $end
$var wire 1 L) \Saida_adress_to_RAM_outWaveform[0]~output_o\ $end
$var wire 1 M) \Saida_adress_to_RAM_outWaveform[1]~output_o\ $end
$var wire 1 N) \Saida_adress_to_RAM_outWaveform[2]~output_o\ $end
$var wire 1 O) \Saida_adress_to_RAM_outWaveform[3]~output_o\ $end
$var wire 1 P) \Saida_adress_to_RAM_outWaveform[4]~output_o\ $end
$var wire 1 Q) \Saida_adress_to_RAM_outWaveform[5]~output_o\ $end
$var wire 1 R) \Saida_adress_to_RAM_outWaveform[6]~output_o\ $end
$var wire 1 S) \Saida_adress_to_RAM_outWaveform[7]~output_o\ $end
$var wire 1 T) \Saida_adress_to_RAM_outWaveform[8]~output_o\ $end
$var wire 1 U) \Saida_adress_to_RAM_outWaveform[9]~output_o\ $end
$var wire 1 V) \Saida_adress_to_RAM_outWaveform[10]~output_o\ $end
$var wire 1 W) \Saida_adress_to_RAM_outWaveform[11]~output_o\ $end
$var wire 1 X) \Saida_adress_to_RAM_outWaveform[12]~output_o\ $end
$var wire 1 Y) \Saida_adress_to_RAM_outWaveform[13]~output_o\ $end
$var wire 1 Z) \Saida_adress_to_RAM_outWaveform[14]~output_o\ $end
$var wire 1 [) \Saida_adress_to_RAM_outWaveform[15]~output_o\ $end
$var wire 1 \) \out_SaidaAND~output_o\ $end
$var wire 1 ]) \Flag_regdest_OUT~output_o\ $end
$var wire 1 ^) \Flag_origialu_OUT[0]~output_o\ $end
$var wire 1 _) \Flag_origialu_OUT[1]~output_o\ $end
$var wire 1 `) \Flag_origialu_OUT[2]~output_o\ $end
$var wire 1 a) \Flag_origialu_OUT[3]~output_o\ $end
$var wire 1 b) \Flag_memparareg_OUT~output_o\ $end
$var wire 1 c) \Flag_escrevereg_OUT~output_o\ $end
$var wire 1 d) \Flag_lemem_OUT~output_o\ $end
$var wire 1 e) \Flag_escrevemem_OUT~output_o\ $end
$var wire 1 f) \Flag_branch_OUT~output_o\ $end
$var wire 1 g) \Flag_aluSRC_OUT~output_o\ $end
$var wire 1 h) \Flag_jump_OUT~output_o\ $end
$var wire 1 i) \Clock_Sistema~input_o\ $end
$var wire 1 j) \G2|saida[0]~0_combout\ $end
$var wire 1 k) \G2|Add0~1_sumout\ $end
$var wire 1 l) \G2|Add0~2\ $end
$var wire 1 m) \G2|Add0~6\ $end
$var wire 1 n) \G2|Add0~9_sumout\ $end
$var wire 1 o) \G10|Add0~2\ $end
$var wire 1 p) \G10|Add0~5_sumout\ $end
$var wire 1 q) \G2|Add0~14\ $end
$var wire 1 r) \G2|Add0~17_sumout\ $end
$var wire 1 s) \G10|Add0~6\ $end
$var wire 1 t) \G10|Add0~10\ $end
$var wire 1 u) \G10|Add0~13_sumout\ $end
$var wire 1 v) \G2|Add0~18\ $end
$var wire 1 w) \G2|Add0~21_sumout\ $end
$var wire 1 x) \G10|Add0~14\ $end
$var wire 1 y) \G10|Add0~17_sumout\ $end
$var wire 1 z) \G2|Add0~22\ $end
$var wire 1 {) \G2|Add0~25_sumout\ $end
$var wire 1 |) \G10|Add0~18\ $end
$var wire 1 }) \G10|Add0~21_sumout\ $end
$var wire 1 ~) \G2|Add0~26\ $end
$var wire 1 !* \G2|Add0~29_sumout\ $end
$var wire 1 "* \G10|Add0~22\ $end
$var wire 1 #* \G10|Add0~25_sumout\ $end
$var wire 1 $* \G2|Add0~30\ $end
$var wire 1 %* \G2|Add0~33_sumout\ $end
$var wire 1 &* \G10|Add0~26\ $end
$var wire 1 '* \G10|Add0~29_sumout\ $end
$var wire 1 (* \G2|Add0~34\ $end
$var wire 1 )* \G2|Add0~37_sumout\ $end
$var wire 1 ** \G10|Add0~30\ $end
$var wire 1 +* \G10|Add0~33_sumout\ $end
$var wire 1 ,* \G2|Add0~38\ $end
$var wire 1 -* \G2|Add0~41_sumout\ $end
$var wire 1 .* \G10|Add0~34\ $end
$var wire 1 /* \G10|Add0~37_sumout\ $end
$var wire 1 0* \G2|Add0~42\ $end
$var wire 1 1* \G2|Add0~45_sumout\ $end
$var wire 1 2* \G10|Add0~38\ $end
$var wire 1 3* \G10|Add0~41_sumout\ $end
$var wire 1 4* \G2|Add0~46\ $end
$var wire 1 5* \G2|Add0~49_sumout\ $end
$var wire 1 6* \G10|Add0~42\ $end
$var wire 1 7* \G10|Add0~45_sumout\ $end
$var wire 1 8* \G2|Add0~50\ $end
$var wire 1 9* \G2|Add0~53_sumout\ $end
$var wire 1 :* \G10|Add0~46\ $end
$var wire 1 ;* \G10|Add0~49_sumout\ $end
$var wire 1 <* \G2|Add0~54\ $end
$var wire 1 =* \G2|Add0~57_sumout\ $end
$var wire 1 >* \G10|Add0~50\ $end
$var wire 1 ?* \G10|Add0~53_sumout\ $end
$var wire 1 @* \G4|Mux2~1_combout\ $end
$var wire 1 A* \G4|Mux11~1_combout\ $end
$var wire 1 B* \G4|Mux9~0_combout\ $end
$var wire 1 C* \G4|Mux10~0_combout\ $end
$var wire 1 D* \G5|Mux10~0_combout\ $end
$var wire 1 E* \G4|Mux5~0_combout\ $end
$var wire 1 F* \G4|Mux11~0_combout\ $end
$var wire 1 G* \G4|rs[2]~0_combout\ $end
$var wire 1 H* \G5|Mux0~1_combout\ $end
$var wire 1 I* \G4|Mux2~2_combout\ $end
$var wire 1 J* \G4|rt[2]~2_combout\ $end
$var wire 1 K* \G4|Mux0~0_combout\ $end
$var wire 1 L* \G6|SAIDA[2]~0_combout\ $end
$var wire 1 M* \G6|SAIDA[2]~3_combout\ $end
$var wire 1 N* \G7|Reg[0][11]~22_combout\ $end
$var wire 1 O* \G4|Mux2~4_combout\ $end
$var wire 1 P* \G7|Mux12~2_combout\ $end
$var wire 1 Q* \G7|Mux12~4_combout\ $end
$var wire 1 R* \G4|rs[0]~3_combout\ $end
$var wire 1 S* \G4|Mux9~1_combout\ $end
$var wire 1 T* \G4|Mux1~0_combout\ $end
$var wire 1 U* \G4|rd[1]~1_combout\ $end
$var wire 1 V* \G4|Mux10~1_combout\ $end
$var wire 1 W* \G4|op[0]~0_combout\ $end
$var wire 1 X* \G4|rd[2]~2_combout\ $end
$var wire 1 Y* \G4|Mux4~0_combout\ $end
$var wire 1 Z* \G4|Mux4~1_combout\ $end
$var wire 1 [* \G16|Saida_to_Dados[10]~3_combout\ $end
$var wire 1 \* \G16|Saida_to_Dados[10]~4_combout\ $end
$var wire 1 ]* \G16|Saida_to_Dados[10]~5_combout\ $end
$var wire 1 ^* \G7|Reg[0][11]~21_combout\ $end
$var wire 1 _* \G5|Mux0~0_combout\ $end
$var wire 1 `* \G4|Equal0~0_combout\ $end
$var wire 1 a* \G4|Mux7~0_combout\ $end
$var wire 1 b* \G4|rt[1]~0_combout\ $end
$var wire 1 c* \G6|SAIDA[1]~1_combout\ $end
$var wire 1 d* \G4|rt[0]~1_combout\ $end
$var wire 1 e* \G6|SAIDA[0]~2_combout\ $end
$var wire 1 f* \G16|Saida_to_Dados[10]~0_combout\ $end
$var wire 1 g* \G7|Reg[5][0]~18_combout\ $end
$var wire 1 h* \G7|Reg[5][12]~combout\ $end
$var wire 1 i* \G4|rt[0]~3_combout\ $end
$var wire 1 j* \G4|rd[0]~0_combout\ $end
$var wire 1 k* \G7|Reg[4][0]~16_combout\ $end
$var wire 1 l* \G7|Reg[6][0]~19_combout\ $end
$var wire 1 m* \G7|Reg[6][12]~combout\ $end
$var wire 1 n* \G7|Reg[7][1]~20_combout\ $end
$var wire 1 o* \G7|Reg[7][12]~combout\ $end
$var wire 1 p* \G4|rt[1]~4_combout\ $end
$var wire 1 q* \G7|Mux19~1_combout\ $end
$var wire 1 r* \G7|Mux19~2_combout\ $end
$var wire 1 s* \G16|Splitter~8_combout\ $end
$var wire 1 t* \G7|Mux12~7_combout\ $end
$var wire 1 u* \G7|Reg[4][0]~17_combout\ $end
$var wire 1 v* \G7|Reg[4][5]~combout\ $end
$var wire 1 w* \G7|Reg[5][5]~combout\ $end
$var wire 1 x* \G7|Reg[6][5]~combout\ $end
$var wire 1 y* \G7|Reg[7][5]~combout\ $end
$var wire 1 z* \G4|rs[0]~1_combout\ $end
$var wire 1 {* \G4|rs[1]~2_combout\ $end
$var wire 1 |* \G7|Mux10~1_combout\ $end
$var wire 1 }* \G7|Mux10~2_combout\ $end
$var wire 1 ~* \G7|Mux26~0_combout\ $end
$var wire 1 !+ \G7|Mux26~1_combout\ $end
$var wire 1 "+ \G7|Reg[5][4]~combout\ $end
$var wire 1 #+ \G7|Reg[6][4]~combout\ $end
$var wire 1 $+ \G7|Reg[7][4]~combout\ $end
$var wire 1 %+ \G7|Mux27~0_combout\ $end
$var wire 1 &+ \G7|Mux27~1_combout\ $end
$var wire 1 '+ \G7|Reg[4][3]~combout\ $end
$var wire 1 (+ \G7|Reg[5][3]~combout\ $end
$var wire 1 )+ \G7|Reg[6][3]~combout\ $end
$var wire 1 *+ \G7|Reg[7][3]~combout\ $end
$var wire 1 ++ \G7|Mux12~3_combout\ $end
$var wire 1 ,+ \G7|Mux12~5_combout\ $end
$var wire 1 -+ \G7|Mux19~0_combout\ $end
$var wire 1 .+ \G7|Mux31~6_combout\ $end
$var wire 1 /+ \G7|Mux31~7_combout\ $end
$var wire 1 0+ \G7|Reg[5][2]~combout\ $end
$var wire 1 1+ \G7|Reg[6][2]~combout\ $end
$var wire 1 2+ \G7|Reg[7][2]~combout\ $end
$var wire 1 3+ \G7|Mux13~0_combout\ $end
$var wire 1 4+ \G7|Mux13~1_combout\ $end
$var wire 1 5+ \G7|Mux12~1_combout\ $end
$var wire 1 6+ \G7|Mux13~2_combout\ $end
$var wire 1 7+ \G7|Mux15~2_combout\ $end
$var wire 1 8+ \G7|Mux15~3_combout\ $end
$var wire 1 9+ \G7|Reg[4][1]~combout\ $end
$var wire 1 :+ \G7|Reg[5][1]~combout\ $end
$var wire 1 ;+ \G7|Reg[6][1]~combout\ $end
$var wire 1 <+ \G7|Reg[7][1]~combout\ $end
$var wire 1 =+ \G7|Mux14~0_combout\ $end
$var wire 1 >+ \G7|Mux14~1_combout\ $end
$var wire 1 ?+ \G7|Mux14~2_combout\ $end
$var wire 1 @+ \G7|Reg[5][0]~combout\ $end
$var wire 1 A+ \G7|Reg[6][0]~combout\ $end
$var wire 1 B+ \G7|Reg[7][0]~combout\ $end
$var wire 1 C+ \G7|Mux15~1_combout\ $end
$var wire 1 D+ \G7|Mux15~4_combout\ $end
$var wire 1 E+ \G7|Mux15~5_combout\ $end
$var wire 1 F+ \G16|Add0~1_sumout\ $end
$var wire 1 G+ \G7|Mux31~1_combout\ $end
$var wire 1 H+ \G7|Mux31~2_combout\ $end
$var wire 1 I+ \G7|Mux31~4_combout\ $end
$var wire 1 J+ \G7|Mux31~8_combout\ $end
$var wire 1 K+ \G14|SAIDA[0]~9_combout\ $end
$var wire 1 L+ \G4|Mux5~1_combout\ $end
$var wire 1 M+ \G7|Mux15~6_combout\ $end
$var wire 1 N+ \G16|Add2~1_sumout\ $end
$var wire 1 O+ \G4|funct[0]~0_combout\ $end
$var wire 1 P+ \G16|Add1~66_cout\ $end
$var wire 1 Q+ \G16|Add1~57_sumout\ $end
$var wire 1 R+ \G16|Mux15~1_combout\ $end
$var wire 1 S+ \G16|Mux15~0_combout\ $end
$var wire 1 T+ \G5|Mux8~2_combout\ $end
$var wire 1 U+ \G7|Mux31~3_combout\ $end
$var wire 1 V+ \G7|Mux30~4_combout\ $end
$var wire 1 W+ \G7|Mux30~0_combout\ $end
$var wire 1 X+ \G7|Mux30~5_combout\ $end
$var wire 1 Y+ \G14|SAIDA[1]~10_combout\ $end
$var wire 1 Z+ \G16|Add1~58\ $end
$var wire 1 [+ \G16|Add1~62\ $end
$var wire 1 \+ \G16|Add1~38\ $end
$var wire 1 ]+ \G16|Add1~42\ $end
$var wire 1 ^+ \G16|Add1~45_sumout\ $end
$var wire 1 _+ \G16|Booth~4_combout\ $end
$var wire 1 `+ \G16|Booth~2_combout\ $end
$var wire 1 a+ \G16|Booth~3_combout\ $end
$var wire 1 b+ \G7|Mux12~6_combout\ $end
$var wire 1 c+ \G7|Mux15~8_combout\ $end
$var wire 1 d+ \G7|Mux13~3_combout\ $end
$var wire 1 e+ \G7|Mux13~4_combout\ $end
$var wire 1 f+ \G7|Mux15~7_combout\ $end
$var wire 1 g+ \G7|Mux14~3_combout\ $end
$var wire 1 h+ \G16|Add2~2\ $end
$var wire 1 i+ \G16|Add2~6\ $end
$var wire 1 j+ \G16|Add2~10\ $end
$var wire 1 k+ \G16|Add2~14\ $end
$var wire 1 l+ \G16|Add2~17_sumout\ $end
$var wire 1 m+ \G16|Add2~13_sumout\ $end
$var wire 1 n+ \G16|Add2~9_sumout\ $end
$var wire 1 o+ \G16|Add2~5_sumout\ $end
$var wire 1 p+ \G16|Add4~34_cout\ $end
$var wire 1 q+ \G16|Add4~2\ $end
$var wire 1 r+ \G16|Add4~6\ $end
$var wire 1 s+ \G16|Add4~10\ $end
$var wire 1 t+ \G16|Add4~13_sumout\ $end
$var wire 1 u+ \G16|Add3~2\ $end
$var wire 1 v+ \G16|Add3~6\ $end
$var wire 1 w+ \G16|Add3~10\ $end
$var wire 1 x+ \G16|Add3~13_sumout\ $end
$var wire 1 y+ \G16|Prod~25_combout\ $end
$var wire 1 z+ \G16|Add4~9_sumout\ $end
$var wire 1 {+ \G16|Add3~9_sumout\ $end
$var wire 1 |+ \G16|Prod~22_combout\ $end
$var wire 1 }+ \G16|Add4~5_sumout\ $end
$var wire 1 ~+ \G16|Add3~5_sumout\ $end
$var wire 1 !, \G16|Prod~20_combout\ $end
$var wire 1 ", \G16|Add6~34_cout\ $end
$var wire 1 #, \G16|Add6~2\ $end
$var wire 1 $, \G16|Add6~6\ $end
$var wire 1 %, \G16|Add6~9_sumout\ $end
$var wire 1 &, \G16|Add5~2\ $end
$var wire 1 ', \G16|Add5~6\ $end
$var wire 1 (, \G16|Add5~9_sumout\ $end
$var wire 1 ), \G16|Prod~26_combout\ $end
$var wire 1 *, \G16|Add6~5_sumout\ $end
$var wire 1 +, \G16|Add5~5_sumout\ $end
$var wire 1 ,, \G16|Prod~23_combout\ $end
$var wire 1 -, \G16|Add8~34_cout\ $end
$var wire 1 ., \G16|Add8~2\ $end
$var wire 1 /, \G16|Add8~5_sumout\ $end
$var wire 1 0, \G16|Add7~2\ $end
$var wire 1 1, \G16|Add7~5_sumout\ $end
$var wire 1 2, \G16|Prod~27_combout\ $end
$var wire 1 3, \G16|Add9~1_sumout\ $end
$var wire 1 4, \G16|Booth~5_combout\ $end
$var wire 1 5, \G16|Add10~34_cout\ $end
$var wire 1 6, \G16|Add10~1_sumout\ $end
$var wire 1 7, \G16|Prod~28_combout\ $end
$var wire 1 8, \G16|Splitter~3_combout\ $end
$var wire 1 9, \G16|Mux11~0_combout\ $end
$var wire 1 :, \G16|Mux11~1_combout\ $end
$var wire 1 ;, \G14|SAIDA[5]~11_combout\ $end
$var wire 1 <, \G16|Booth~6_combout\ $end
$var wire 1 =, \G16|Add2~18\ $end
$var wire 1 >, \G16|Add2~21_sumout\ $end
$var wire 1 ?, \G16|Add4~14\ $end
$var wire 1 @, \G16|Add4~17_sumout\ $end
$var wire 1 A, \G16|Add3~14\ $end
$var wire 1 B, \G16|Add3~17_sumout\ $end
$var wire 1 C, \G16|Prod~29_combout\ $end
$var wire 1 D, \G16|Add6~10\ $end
$var wire 1 E, \G16|Add6~13_sumout\ $end
$var wire 1 F, \G16|Add5~10\ $end
$var wire 1 G, \G16|Add5~13_sumout\ $end
$var wire 1 H, \G16|Prod~30_combout\ $end
$var wire 1 I, \G16|Add8~6\ $end
$var wire 1 J, \G16|Add8~9_sumout\ $end
$var wire 1 K, \G16|Add7~6\ $end
$var wire 1 L, \G16|Add7~9_sumout\ $end
$var wire 1 M, \G16|Prod~31_combout\ $end
$var wire 1 N, \G16|Add10~2\ $end
$var wire 1 O, \G16|Add10~5_sumout\ $end
$var wire 1 P, \G16|Add9~2\ $end
$var wire 1 Q, \G16|Add9~5_sumout\ $end
$var wire 1 R, \G16|Prod~32_combout\ $end
$var wire 1 S, \G16|Add11~1_sumout\ $end
$var wire 1 T, \G16|Booth~7_combout\ $end
$var wire 1 U, \G16|Add12~34_cout\ $end
$var wire 1 V, \G16|Add12~1_sumout\ $end
$var wire 1 W, \G16|Prod~33_combout\ $end
$var wire 1 X, \G16|Add1~46\ $end
$var wire 1 Y, \G16|Add1~17_sumout\ $end
$var wire 1 Z, \G16|Mux10~1_combout\ $end
$var wire 1 [, \G16|Mux10~0_combout\ $end
$var wire 1 \, \G7|Reg[5][6]~combout\ $end
$var wire 1 ], \G7|Reg[6][6]~combout\ $end
$var wire 1 ^, \G7|Reg[7][6]~combout\ $end
$var wire 1 _, \G7|Mux25~0_combout\ $end
$var wire 1 `, \G7|Mux25~1_combout\ $end
$var wire 1 a, \G14|SAIDA[6]~12_combout\ $end
$var wire 1 b, \G16|Add2~22\ $end
$var wire 1 c, \G16|Add2~25_sumout\ $end
$var wire 1 d, \G16|Add4~18\ $end
$var wire 1 e, \G16|Add4~21_sumout\ $end
$var wire 1 f, \G16|Add3~18\ $end
$var wire 1 g, \G16|Add3~21_sumout\ $end
$var wire 1 h, \G16|Prod~34_combout\ $end
$var wire 1 i, \G16|Add6~14\ $end
$var wire 1 j, \G16|Add6~17_sumout\ $end
$var wire 1 k, \G16|Add5~14\ $end
$var wire 1 l, \G16|Add5~17_sumout\ $end
$var wire 1 m, \G16|Prod~35_combout\ $end
$var wire 1 n, \G16|Add8~10\ $end
$var wire 1 o, \G16|Add8~13_sumout\ $end
$var wire 1 p, \G16|Add7~10\ $end
$var wire 1 q, \G16|Add7~13_sumout\ $end
$var wire 1 r, \G16|Prod~36_combout\ $end
$var wire 1 s, \G16|Add10~6\ $end
$var wire 1 t, \G16|Add10~9_sumout\ $end
$var wire 1 u, \G16|Add9~6\ $end
$var wire 1 v, \G16|Add9~9_sumout\ $end
$var wire 1 w, \G16|Prod~37_combout\ $end
$var wire 1 x, \G16|Add12~2\ $end
$var wire 1 y, \G16|Add12~5_sumout\ $end
$var wire 1 z, \G16|Add11~2\ $end
$var wire 1 {, \G16|Add11~5_sumout\ $end
$var wire 1 |, \G16|Prod~38_combout\ $end
$var wire 1 }, \G16|Add13~1_sumout\ $end
$var wire 1 ~, \G16|Add14~34_cout\ $end
$var wire 1 !- \G16|Add14~1_sumout\ $end
$var wire 1 "- \G16|Prod~39_combout\ $end
$var wire 1 #- \G16|Add1~18\ $end
$var wire 1 $- \G16|Add1~21_sumout\ $end
$var wire 1 %- \G16|Mux9~1_combout\ $end
$var wire 1 &- \G7|Reg[4][7]~combout\ $end
$var wire 1 '- \G7|Reg[5][7]~combout\ $end
$var wire 1 (- \G7|Reg[6][7]~combout\ $end
$var wire 1 )- \G7|Reg[7][7]~combout\ $end
$var wire 1 *- \G7|Mux8~1_combout\ $end
$var wire 1 +- \G7|Mux8~2_combout\ $end
$var wire 1 ,- \G16|Add1~22\ $end
$var wire 1 -- \G16|Add1~25_sumout\ $end
$var wire 1 .- \G16|Add0~22\ $end
$var wire 1 /- \G16|Add0~26\ $end
$var wire 1 0- \G16|Add0~29_sumout\ $end
$var wire 1 1- \G16|Saida_to_Dados[7]~6_combout\ $end
$var wire 1 2- \G7|Reg[5][8]~combout\ $end
$var wire 1 3- \G7|Reg[6][8]~combout\ $end
$var wire 1 4- \G7|Reg[7][8]~combout\ $end
$var wire 1 5- \G7|Mux23~0_combout\ $end
$var wire 1 6- \G7|Mux23~1_combout\ $end
$var wire 1 7- \G16|Add1~26\ $end
$var wire 1 8- \G16|Add1~29_sumout\ $end
$var wire 1 9- \G16|Add0~30\ $end
$var wire 1 :- \G16|Add0~33_sumout\ $end
$var wire 1 ;- \G16|Saida_to_Dados[8]~9_combout\ $end
$var wire 1 <- \G7|Reg[5][9]~combout\ $end
$var wire 1 =- \G7|Reg[6][9]~combout\ $end
$var wire 1 >- \G7|Reg[7][9]~combout\ $end
$var wire 1 ?- \G7|Mux22~0_combout\ $end
$var wire 1 @- \G7|Mux22~1_combout\ $end
$var wire 1 A- \G16|Add1~30\ $end
$var wire 1 B- \G16|Add1~33_sumout\ $end
$var wire 1 C- \G16|Add0~34\ $end
$var wire 1 D- \G16|Add0~37_sumout\ $end
$var wire 1 E- \G16|Saida_to_Dados[9]~12_combout\ $end
$var wire 1 F- \G17|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 G- \G18|SAIDA[9]~25_combout\ $end
$var wire 1 H- \G7|Reg[4][9]~combout\ $end
$var wire 1 I- \G7|Mux6~0_combout\ $end
$var wire 1 J- \G7|Mux6~1_combout\ $end
$var wire 1 K- \G16|Splitter~5_combout\ $end
$var wire 1 L- \G16|Add2~26\ $end
$var wire 1 M- \G16|Add2~29_sumout\ $end
$var wire 1 N- \G16|Add4~22\ $end
$var wire 1 O- \G16|Add4~26\ $end
$var wire 1 P- \G16|Add4~29_sumout\ $end
$var wire 1 Q- \G16|Add3~22\ $end
$var wire 1 R- \G16|Add3~26\ $end
$var wire 1 S- \G16|Add3~29_sumout\ $end
$var wire 1 T- \G16|Prod~46_combout\ $end
$var wire 1 U- \G16|Add4~25_sumout\ $end
$var wire 1 V- \G16|Add3~25_sumout\ $end
$var wire 1 W- \G16|Prod~40_combout\ $end
$var wire 1 X- \G16|Add6~18\ $end
$var wire 1 Y- \G16|Add6~22\ $end
$var wire 1 Z- \G16|Add6~26\ $end
$var wire 1 [- \G16|Add6~29_sumout\ $end
$var wire 1 \- \G16|Add5~18\ $end
$var wire 1 ]- \G16|Add5~22\ $end
$var wire 1 ^- \G16|Add5~26\ $end
$var wire 1 _- \G16|Add5~29_sumout\ $end
$var wire 1 `- \G16|Prod~52_combout\ $end
$var wire 1 a- \G16|Add6~25_sumout\ $end
$var wire 1 b- \G16|Add5~25_sumout\ $end
$var wire 1 c- \G16|Prod~47_combout\ $end
$var wire 1 d- \G16|Add6~21_sumout\ $end
$var wire 1 e- \G16|Add5~21_sumout\ $end
$var wire 1 f- \G16|Prod~41_combout\ $end
$var wire 1 g- \G16|Add8~14\ $end
$var wire 1 h- \G16|Add8~18\ $end
$var wire 1 i- \G16|Add8~22\ $end
$var wire 1 j- \G16|Add8~25_sumout\ $end
$var wire 1 k- \G16|Add7~14\ $end
$var wire 1 l- \G16|Add7~18\ $end
$var wire 1 m- \G16|Add7~22\ $end
$var wire 1 n- \G16|Add7~25_sumout\ $end
$var wire 1 o- \G16|Prod~53_combout\ $end
$var wire 1 p- \G16|Add8~21_sumout\ $end
$var wire 1 q- \G16|Add7~21_sumout\ $end
$var wire 1 r- \G16|Prod~48_combout\ $end
$var wire 1 s- \G16|Add8~17_sumout\ $end
$var wire 1 t- \G16|Add7~17_sumout\ $end
$var wire 1 u- \G16|Prod~42_combout\ $end
$var wire 1 v- \G16|Add10~10\ $end
$var wire 1 w- \G16|Add10~14\ $end
$var wire 1 x- \G16|Add10~18\ $end
$var wire 1 y- \G16|Add10~21_sumout\ $end
$var wire 1 z- \G16|Add9~10\ $end
$var wire 1 {- \G16|Add9~14\ $end
$var wire 1 |- \G16|Add9~18\ $end
$var wire 1 }- \G16|Add9~21_sumout\ $end
$var wire 1 ~- \G16|Prod~54_combout\ $end
$var wire 1 !. \G16|Add10~17_sumout\ $end
$var wire 1 ". \G16|Add9~17_sumout\ $end
$var wire 1 #. \G16|Prod~49_combout\ $end
$var wire 1 $. \G16|Add10~13_sumout\ $end
$var wire 1 %. \G16|Add9~13_sumout\ $end
$var wire 1 &. \G16|Prod~43_combout\ $end
$var wire 1 '. \G16|Add12~6\ $end
$var wire 1 (. \G16|Add12~10\ $end
$var wire 1 ). \G16|Add12~14\ $end
$var wire 1 *. \G16|Add12~17_sumout\ $end
$var wire 1 +. \G16|Add11~6\ $end
$var wire 1 ,. \G16|Add11~10\ $end
$var wire 1 -. \G16|Add11~14\ $end
$var wire 1 .. \G16|Add11~17_sumout\ $end
$var wire 1 /. \G16|Prod~55_combout\ $end
$var wire 1 0. \G16|Add12~13_sumout\ $end
$var wire 1 1. \G16|Add11~13_sumout\ $end
$var wire 1 2. \G16|Prod~50_combout\ $end
$var wire 1 3. \G16|Add12~9_sumout\ $end
$var wire 1 4. \G16|Add11~9_sumout\ $end
$var wire 1 5. \G16|Prod~44_combout\ $end
$var wire 1 6. \G16|Add14~2\ $end
$var wire 1 7. \G16|Add14~6\ $end
$var wire 1 8. \G16|Add14~10\ $end
$var wire 1 9. \G16|Add14~13_sumout\ $end
$var wire 1 :. \G16|Add13~2\ $end
$var wire 1 ;. \G16|Add13~6\ $end
$var wire 1 <. \G16|Add13~10\ $end
$var wire 1 =. \G16|Add13~13_sumout\ $end
$var wire 1 >. \G16|Prod~56_combout\ $end
$var wire 1 ?. \G16|Add14~9_sumout\ $end
$var wire 1 @. \G16|Add13~9_sumout\ $end
$var wire 1 A. \G16|Prod~51_combout\ $end
$var wire 1 B. \G16|Add14~5_sumout\ $end
$var wire 1 C. \G16|Add13~5_sumout\ $end
$var wire 1 D. \G16|Prod~45_combout\ $end
$var wire 1 E. \G16|Add15~2\ $end
$var wire 1 F. \G16|Add15~6\ $end
$var wire 1 G. \G16|Add15~9_sumout\ $end
$var wire 1 H. \G16|Add16~34_cout\ $end
$var wire 1 I. \G16|Add16~2\ $end
$var wire 1 J. \G16|Add16~6\ $end
$var wire 1 K. \G16|Add16~9_sumout\ $end
$var wire 1 L. \G16|Saida_to_Dados[10]~1_combout\ $end
$var wire 1 M. \G16|Saida_to_Dados[10]~2_combout\ $end
$var wire 1 N. \G16|Saida_to_Dados[9]~11_combout\ $end
$var wire 1 O. \G16|Saida_to_Dados[9]~13_combout\ $end
$var wire 1 P. \G17|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 Q. \G18|SAIDA[8]~24_combout\ $end
$var wire 1 R. \G7|Reg[4][8]~combout\ $end
$var wire 1 S. \G7|Mux7~0_combout\ $end
$var wire 1 T. \G7|Mux7~1_combout\ $end
$var wire 1 U. \G16|Splitter~4_combout\ $end
$var wire 1 V. \G16|Add15~5_sumout\ $end
$var wire 1 W. \G16|Add16~5_sumout\ $end
$var wire 1 X. \G16|Saida_to_Dados[8]~8_combout\ $end
$var wire 1 Y. \G16|Saida_to_Dados[8]~10_combout\ $end
$var wire 1 Z. \G17|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 [. \G18|SAIDA[7]~23_combout\ $end
$var wire 1 \. \G7|Mux24~0_combout\ $end
$var wire 1 ]. \G7|Mux24~1_combout\ $end
$var wire 1 ^. \G14|SAIDA[7]~13_combout\ $end
$var wire 1 _. \G16|Add16~1_sumout\ $end
$var wire 1 `. \G16|Add15~1_sumout\ $end
$var wire 1 a. \G16|Saida_to_Dados[7]~44_combout\ $end
$var wire 1 b. \G16|Saida_to_Dados[7]~7_combout\ $end
$var wire 1 c. \G17|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 d. \G18|SAIDA[6]~22_combout\ $end
$var wire 1 e. \G7|Reg[4][6]~combout\ $end
$var wire 1 f. \G7|Mux9~1_combout\ $end
$var wire 1 g. \G7|Mux9~2_combout\ $end
$var wire 1 h. \G16|Add0~25_sumout\ $end
$var wire 1 i. \G16|Mux9~0_combout\ $end
$var wire 1 j. \G17|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 k. \G18|SAIDA[0]~16_combout\ $end
$var wire 1 l. \G7|Reg[4][0]~combout\ $end
$var wire 1 m. \G7|Mux31~0_combout\ $end
$var wire 1 n. \G7|Mux31~5_combout\ $end
$var wire 1 o. \G16|Add0~2\ $end
$var wire 1 p. \G16|Add0~5_sumout\ $end
$var wire 1 q. \G16|Add1~61_sumout\ $end
$var wire 1 r. \G16|Add4~1_sumout\ $end
$var wire 1 s. \G16|Add3~1_sumout\ $end
$var wire 1 t. \G16|Prod~19_combout\ $end
$var wire 1 u. \G16|Splitter~0_combout\ $end
$var wire 1 v. \G16|Mux14~0_combout\ $end
$var wire 1 w. \G16|Mux14~1_combout\ $end
$var wire 1 x. \G17|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 y. \G18|SAIDA[1]~17_combout\ $end
$var wire 1 z. \G7|Mux30~1_combout\ $end
$var wire 1 {. \G7|Mux30~2_combout\ $end
$var wire 1 |. \G7|Mux30~3_combout\ $end
$var wire 1 }. \G16|Add0~6\ $end
$var wire 1 ~. \G16|Add0~9_sumout\ $end
$var wire 1 !/ \G16|Add1~37_sumout\ $end
$var wire 1 "/ \G16|Add5~1_sumout\ $end
$var wire 1 #/ \G16|Add6~1_sumout\ $end
$var wire 1 $/ \G16|Prod~21_combout\ $end
$var wire 1 %/ \G16|Splitter~1_combout\ $end
$var wire 1 &/ \G16|Mux13~0_combout\ $end
$var wire 1 '/ \G16|Mux13~1_combout\ $end
$var wire 1 (/ \G17|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 )/ \G18|SAIDA[2]~18_combout\ $end
$var wire 1 */ \G7|Reg[4][2]~combout\ $end
$var wire 1 +/ \G7|Mux29~0_combout\ $end
$var wire 1 ,/ \G7|Mux29~1_combout\ $end
$var wire 1 -/ \G7|Mux29~2_combout\ $end
$var wire 1 ./ \G7|Mux29~3_combout\ $end
$var wire 1 // \G16|Add0~10\ $end
$var wire 1 0/ \G16|Add0~13_sumout\ $end
$var wire 1 1/ \G16|Add1~41_sumout\ $end
$var wire 1 2/ \G16|Add7~1_sumout\ $end
$var wire 1 3/ \G16|Add8~1_sumout\ $end
$var wire 1 4/ \G16|Prod~24_combout\ $end
$var wire 1 5/ \G16|Splitter~10_combout\ $end
$var wire 1 6/ \G16|Splitter~2_combout\ $end
$var wire 1 7/ \G16|Mux12~0_combout\ $end
$var wire 1 8/ \G16|Mux12~1_combout\ $end
$var wire 1 9/ \G17|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 :/ \G18|SAIDA[3]~19_combout\ $end
$var wire 1 ;/ \G7|Mux28~0_combout\ $end
$var wire 1 </ \G7|Mux28~1_combout\ $end
$var wire 1 =/ \G16|Add0~14\ $end
$var wire 1 >/ \G16|Add0~17_sumout\ $end
$var wire 1 ?/ \G17|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 @/ \G18|SAIDA[4]~20_combout\ $end
$var wire 1 A/ \G7|Reg[4][4]~combout\ $end
$var wire 1 B/ \G7|Mux11~1_combout\ $end
$var wire 1 C/ \G7|Mux11~2_combout\ $end
$var wire 1 D/ \G16|Add0~18\ $end
$var wire 1 E/ \G16|Add0~21_sumout\ $end
$var wire 1 F/ \G17|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 G/ \G18|SAIDA[5]~21_combout\ $end
$var wire 1 H/ \G16|Add8~26\ $end
$var wire 1 I/ \G16|Add8~29_sumout\ $end
$var wire 1 J/ \G16|Add7~26\ $end
$var wire 1 K/ \G16|Add7~29_sumout\ $end
$var wire 1 L/ \G16|Prod~57_combout\ $end
$var wire 1 M/ \G16|Add10~22\ $end
$var wire 1 N/ \G16|Add10~26\ $end
$var wire 1 O/ \G16|Add10~29_sumout\ $end
$var wire 1 P/ \G16|Add9~22\ $end
$var wire 1 Q/ \G16|Add9~26\ $end
$var wire 1 R/ \G16|Add9~29_sumout\ $end
$var wire 1 S/ \G16|Prod~61_combout\ $end
$var wire 1 T/ \G16|Add10~25_sumout\ $end
$var wire 1 U/ \G16|Add9~25_sumout\ $end
$var wire 1 V/ \G16|Prod~58_combout\ $end
$var wire 1 W/ \G16|Add12~18\ $end
$var wire 1 X/ \G16|Add12~22\ $end
$var wire 1 Y/ \G16|Add12~26\ $end
$var wire 1 Z/ \G16|Add12~29_sumout\ $end
$var wire 1 [/ \G16|Add11~18\ $end
$var wire 1 \/ \G16|Add11~22\ $end
$var wire 1 ]/ \G16|Add11~26\ $end
$var wire 1 ^/ \G16|Add11~29_sumout\ $end
$var wire 1 _/ \G16|Prod~64_combout\ $end
$var wire 1 `/ \G16|Add12~25_sumout\ $end
$var wire 1 a/ \G16|Add11~25_sumout\ $end
$var wire 1 b/ \G16|Prod~62_combout\ $end
$var wire 1 c/ \G16|Add12~21_sumout\ $end
$var wire 1 d/ \G16|Add11~21_sumout\ $end
$var wire 1 e/ \G16|Prod~59_combout\ $end
$var wire 1 f/ \G16|Add14~14\ $end
$var wire 1 g/ \G16|Add14~18\ $end
$var wire 1 h/ \G16|Add14~22\ $end
$var wire 1 i/ \G16|Add14~25_sumout\ $end
$var wire 1 j/ \G16|Add13~14\ $end
$var wire 1 k/ \G16|Add13~18\ $end
$var wire 1 l/ \G16|Add13~22\ $end
$var wire 1 m/ \G16|Add13~25_sumout\ $end
$var wire 1 n/ \G16|Prod~65_combout\ $end
$var wire 1 o/ \G16|Add14~21_sumout\ $end
$var wire 1 p/ \G16|Add13~21_sumout\ $end
$var wire 1 q/ \G16|Prod~63_combout\ $end
$var wire 1 r/ \G16|Add14~17_sumout\ $end
$var wire 1 s/ \G16|Add13~17_sumout\ $end
$var wire 1 t/ \G16|Prod~60_combout\ $end
$var wire 1 u/ \G16|Add15~10\ $end
$var wire 1 v/ \G16|Add15~14\ $end
$var wire 1 w/ \G16|Add15~18\ $end
$var wire 1 x/ \G16|Add15~21_sumout\ $end
$var wire 1 y/ \G16|Add16~10\ $end
$var wire 1 z/ \G16|Add16~14\ $end
$var wire 1 {/ \G16|Add16~18\ $end
$var wire 1 |/ \G16|Add16~21_sumout\ $end
$var wire 1 }/ \G16|Saida_to_Dados[12]~20_combout\ $end
$var wire 1 ~/ \G7|Reg[5][11]~combout\ $end
$var wire 1 !0 \G7|Reg[6][11]~combout\ $end
$var wire 1 "0 \G7|Reg[7][11]~combout\ $end
$var wire 1 #0 \G7|Mux20~0_combout\ $end
$var wire 1 $0 \G7|Mux20~1_combout\ $end
$var wire 1 %0 \G16|Splitter~7_combout\ $end
$var wire 1 &0 \G16|Add15~17_sumout\ $end
$var wire 1 '0 \G16|Add16~17_sumout\ $end
$var wire 1 (0 \G16|Saida_to_Dados[11]~17_combout\ $end
$var wire 1 )0 \G7|Reg[5][10]~combout\ $end
$var wire 1 *0 \G7|Reg[6][10]~combout\ $end
$var wire 1 +0 \G7|Reg[7][10]~combout\ $end
$var wire 1 ,0 \G7|Mux21~0_combout\ $end
$var wire 1 -0 \G7|Mux21~1_combout\ $end
$var wire 1 .0 \G16|Splitter~6_combout\ $end
$var wire 1 /0 \G16|Add15~13_sumout\ $end
$var wire 1 00 \G16|Add16~13_sumout\ $end
$var wire 1 10 \G16|Saida_to_Dados[10]~14_combout\ $end
$var wire 1 20 \G16|Add1~34\ $end
$var wire 1 30 \G16|Add1~49_sumout\ $end
$var wire 1 40 \G16|Add0~38\ $end
$var wire 1 50 \G16|Add0~41_sumout\ $end
$var wire 1 60 \G16|Saida_to_Dados[10]~15_combout\ $end
$var wire 1 70 \G17|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 80 \G18|SAIDA[10]~26_combout\ $end
$var wire 1 90 \G7|Reg[4][10]~combout\ $end
$var wire 1 :0 \G7|Mux5~0_combout\ $end
$var wire 1 ;0 \G7|Mux5~1_combout\ $end
$var wire 1 <0 \G16|Add1~50\ $end
$var wire 1 =0 \G16|Add1~53_sumout\ $end
$var wire 1 >0 \G16|Add0~42\ $end
$var wire 1 ?0 \G16|Add0~45_sumout\ $end
$var wire 1 @0 \G16|Saida_to_Dados[11]~18_combout\ $end
$var wire 1 A0 \G17|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 B0 \G18|SAIDA[11]~27_combout\ $end
$var wire 1 C0 \G7|Reg[4][11]~combout\ $end
$var wire 1 D0 \G7|Mux4~0_combout\ $end
$var wire 1 E0 \G7|Mux4~1_combout\ $end
$var wire 1 F0 \G16|Add0~46\ $end
$var wire 1 G0 \G16|Add0~49_sumout\ $end
$var wire 1 H0 \G16|Saida_to_Dados[12]~21_combout\ $end
$var wire 1 I0 \G17|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 J0 \G18|SAIDA[12]~28_combout\ $end
$var wire 1 K0 \G7|Reg[4][12]~combout\ $end
$var wire 1 L0 \G7|Mux3~0_combout\ $end
$var wire 1 M0 \G7|Mux3~1_combout\ $end
$var wire 1 N0 \G16|Add1~54\ $end
$var wire 1 O0 \G16|Add1~1_sumout\ $end
$var wire 1 P0 \G7|Reg[5][13]~combout\ $end
$var wire 1 Q0 \G7|Reg[6][13]~combout\ $end
$var wire 1 R0 \G7|Reg[7][13]~combout\ $end
$var wire 1 S0 \G7|Mux18~0_combout\ $end
$var wire 1 T0 \G7|Mux18~1_combout\ $end
$var wire 1 U0 \G16|Splitter~9_combout\ $end
$var wire 1 V0 \G16|Add14~26\ $end
$var wire 1 W0 \G16|Add14~29_sumout\ $end
$var wire 1 X0 \G16|Add13~26\ $end
$var wire 1 Y0 \G16|Add13~29_sumout\ $end
$var wire 1 Z0 \G16|Prod~66_combout\ $end
$var wire 1 [0 \G16|Add15~22\ $end
$var wire 1 \0 \G16|Add15~25_sumout\ $end
$var wire 1 ]0 \G16|Add16~22\ $end
$var wire 1 ^0 \G16|Add16~25_sumout\ $end
$var wire 1 _0 \G16|Saida_to_Dados[13]~23_combout\ $end
$var wire 1 `0 \G16|Add0~50\ $end
$var wire 1 a0 \G16|Add0~53_sumout\ $end
$var wire 1 b0 \G16|Saida_to_Dados[13]~24_combout\ $end
$var wire 1 c0 \G17|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 d0 \G18|SAIDA[13]~29_combout\ $end
$var wire 1 e0 \G7|Reg[4][13]~combout\ $end
$var wire 1 f0 \G7|Mux2~0_combout\ $end
$var wire 1 g0 \G7|Mux2~1_combout\ $end
$var wire 1 h0 \G16|Add1~2\ $end
$var wire 1 i0 \G16|Add1~5_sumout\ $end
$var wire 1 j0 \G16|Saida_to_Dados[15]~26_combout\ $end
$var wire 1 k0 \G5|Mux8~0_combout\ $end
$var wire 1 l0 \G16|Saida_to_Dados[14]~27_combout\ $end
$var wire 1 m0 \G16|Saida_to_Dados[15]~28_combout\ $end
$var wire 1 n0 \G16|Add15~26\ $end
$var wire 1 o0 \G16|Add15~29_sumout\ $end
$var wire 1 p0 \G16|Add16~26\ $end
$var wire 1 q0 \G16|Add16~29_sumout\ $end
$var wire 1 r0 \G16|Saida_to_Dados[14]~29_combout\ $end
$var wire 1 s0 \G7|Reg[5][14]~combout\ $end
$var wire 1 t0 \G7|Reg[6][14]~combout\ $end
$var wire 1 u0 \G7|Reg[7][14]~combout\ $end
$var wire 1 v0 \G7|Mux17~0_combout\ $end
$var wire 1 w0 \G7|Mux17~1_combout\ $end
$var wire 1 x0 \G17|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 y0 \G16|Saida_to_Dados[14]~32_combout\ $end
$var wire 1 z0 \G16|Saida_to_Dados[15]~31_combout\ $end
$var wire 1 {0 \G16|Add0~54\ $end
$var wire 1 |0 \G16|Add0~57_sumout\ $end
$var wire 1 }0 \G16|Saida_to_Dados[14]~30_combout\ $end
$var wire 1 ~0 \G16|Saida_to_Dados[14]~40_combout\ $end
$var wire 1 !1 \G18|SAIDA[14]~30_combout\ $end
$var wire 1 "1 \G7|Reg[4][14]~combout\ $end
$var wire 1 #1 \G7|Mux1~0_combout\ $end
$var wire 1 $1 \G7|Mux1~1_combout\ $end
$var wire 1 %1 \G16|Add1~6\ $end
$var wire 1 &1 \G16|Add1~9_sumout\ $end
$var wire 1 '1 \G7|Reg[5][15]~combout\ $end
$var wire 1 (1 \G7|Reg[6][15]~combout\ $end
$var wire 1 )1 \G7|Reg[7][15]~combout\ $end
$var wire 1 *1 \G7|Mux16~0_combout\ $end
$var wire 1 +1 \G7|Mux16~1_combout\ $end
$var wire 1 ,1 \G17|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 -1 \G16|Saida_to_Dados[15]~34_combout\ $end
$var wire 1 .1 \G16|Add0~58\ $end
$var wire 1 /1 \G16|Add0~61_sumout\ $end
$var wire 1 01 \G16|Saida_to_Dados[15]~36_combout\ $end
$var wire 1 11 \G18|SAIDA[15]~31_combout\ $end
$var wire 1 21 \G7|Reg[4][15]~combout\ $end
$var wire 1 31 \G7|Mux0~1_combout\ $end
$var wire 1 41 \G7|Mux0~2_combout\ $end
$var wire 1 51 \G16|Add1~10\ $end
$var wire 1 61 \G16|Add1~13_sumout\ $end
$var wire 1 71 \G11|S1~0_combout\ $end
$var wire 1 81 \G11|S1~1_combout\ $end
$var wire 1 91 \G11|S1~2_combout\ $end
$var wire 1 :1 \G11|S1~3_combout\ $end
$var wire 1 ;1 \G2|Add0~10\ $end
$var wire 1 <1 \G2|Add0~13_sumout\ $end
$var wire 1 =1 \G10|Add0~9_sumout\ $end
$var wire 1 >1 \G4|Mux2~0_combout\ $end
$var wire 1 ?1 \G4|Mux2~3_combout\ $end
$var wire 1 @1 \G4|tipoi[0]~0_combout\ $end
$var wire 1 A1 \G10|Add0~1_sumout\ $end
$var wire 1 B1 \G2|Add0~5_sumout\ $end
$var wire 1 C1 \G12|SAIDA[2]~0_combout\ $end
$var wire 1 D1 \G12|SAIDA[3]~1_combout\ $end
$var wire 1 E1 \G12|SAIDA[4]~2_combout\ $end
$var wire 1 F1 \G12|SAIDA[5]~3_combout\ $end
$var wire 1 G1 \G12|SAIDA[6]~4_combout\ $end
$var wire 1 H1 \G12|SAIDA[7]~5_combout\ $end
$var wire 1 I1 \G12|SAIDA[8]~6_combout\ $end
$var wire 1 J1 \G12|SAIDA[9]~7_combout\ $end
$var wire 1 K1 \G12|SAIDA[10]~8_combout\ $end
$var wire 1 L1 \G12|SAIDA[11]~9_combout\ $end
$var wire 1 M1 \G12|SAIDA[12]~10_combout\ $end
$var wire 1 N1 \G12|SAIDA[13]~11_combout\ $end
$var wire 1 O1 \G12|SAIDA[14]~12_combout\ $end
$var wire 1 P1 \G12|SAIDA[15]~13_combout\ $end
$var wire 1 Q1 \G16|Saida_to_Dados[10]~16_combout\ $end
$var wire 1 R1 \G16|Saida_to_Dados[11]~19_combout\ $end
$var wire 1 S1 \G16|Saida_to_Dados[12]~22_combout\ $end
$var wire 1 T1 \G16|Saida_to_Dados[13]~25_combout\ $end
$var wire 1 U1 \G16|Saida_to_Dados[14]~33_combout\ $end
$var wire 1 V1 \G16|Saida_to_Dados[15]~35_combout\ $end
$var wire 1 W1 \G5|Mux8~1_combout\ $end
$var wire 1 X1 \G9|AUX\ [15] $end
$var wire 1 Y1 \G9|AUX\ [14] $end
$var wire 1 Z1 \G9|AUX\ [13] $end
$var wire 1 [1 \G9|AUX\ [12] $end
$var wire 1 \1 \G9|AUX\ [11] $end
$var wire 1 ]1 \G9|AUX\ [10] $end
$var wire 1 ^1 \G9|AUX\ [9] $end
$var wire 1 _1 \G9|AUX\ [8] $end
$var wire 1 `1 \G9|AUX\ [7] $end
$var wire 1 a1 \G9|AUX\ [6] $end
$var wire 1 b1 \G9|AUX\ [5] $end
$var wire 1 c1 \G9|AUX\ [4] $end
$var wire 1 d1 \G9|AUX\ [3] $end
$var wire 1 e1 \G9|AUX\ [2] $end
$var wire 1 f1 \G9|AUX\ [1] $end
$var wire 1 g1 \G9|AUX\ [0] $end
$var wire 1 h1 \G1|pout\ [15] $end
$var wire 1 i1 \G1|pout\ [14] $end
$var wire 1 j1 \G1|pout\ [13] $end
$var wire 1 k1 \G1|pout\ [12] $end
$var wire 1 l1 \G1|pout\ [11] $end
$var wire 1 m1 \G1|pout\ [10] $end
$var wire 1 n1 \G1|pout\ [9] $end
$var wire 1 o1 \G1|pout\ [8] $end
$var wire 1 p1 \G1|pout\ [7] $end
$var wire 1 q1 \G1|pout\ [6] $end
$var wire 1 r1 \G1|pout\ [5] $end
$var wire 1 s1 \G1|pout\ [4] $end
$var wire 1 t1 \G1|pout\ [3] $end
$var wire 1 u1 \G1|pout\ [2] $end
$var wire 1 v1 \G1|pout\ [1] $end
$var wire 1 w1 \G1|pout\ [0] $end
$var wire 1 x1 \G2|saida\ [15] $end
$var wire 1 y1 \G2|saida\ [14] $end
$var wire 1 z1 \G2|saida\ [13] $end
$var wire 1 {1 \G2|saida\ [12] $end
$var wire 1 |1 \G2|saida\ [11] $end
$var wire 1 }1 \G2|saida\ [10] $end
$var wire 1 ~1 \G2|saida\ [9] $end
$var wire 1 !2 \G2|saida\ [8] $end
$var wire 1 "2 \G2|saida\ [7] $end
$var wire 1 #2 \G2|saida\ [6] $end
$var wire 1 $2 \G2|saida\ [5] $end
$var wire 1 %2 \G2|saida\ [4] $end
$var wire 1 &2 \G2|saida\ [3] $end
$var wire 1 '2 \G2|saida\ [2] $end
$var wire 1 (2 \G2|saida\ [1] $end
$var wire 1 )2 \G2|saida\ [0] $end
$var wire 1 *2 \G9|SAIDA\ [15] $end
$var wire 1 +2 \G9|SAIDA\ [14] $end
$var wire 1 ,2 \G9|SAIDA\ [13] $end
$var wire 1 -2 \G9|SAIDA\ [12] $end
$var wire 1 .2 \G9|SAIDA\ [11] $end
$var wire 1 /2 \G9|SAIDA\ [10] $end
$var wire 1 02 \G9|SAIDA\ [9] $end
$var wire 1 12 \G9|SAIDA\ [8] $end
$var wire 1 22 \G9|SAIDA\ [7] $end
$var wire 1 32 \G9|SAIDA\ [6] $end
$var wire 1 42 \G9|SAIDA\ [5] $end
$var wire 1 52 \G9|SAIDA\ [4] $end
$var wire 1 62 \G9|SAIDA\ [3] $end
$var wire 1 72 \G9|SAIDA\ [2] $end
$var wire 1 82 \G9|SAIDA\ [1] $end
$var wire 1 92 \G9|SAIDA\ [0] $end
$var wire 1 :2 \G16|ALT_INV_Add1~29_sumout\ $end
$var wire 1 ;2 \G16|ALT_INV_Add1~25_sumout\ $end
$var wire 1 <2 \G16|ALT_INV_Add1~21_sumout\ $end
$var wire 1 =2 \G16|ALT_INV_Add1~17_sumout\ $end
$var wire 1 >2 \G16|ALT_INV_Add1~13_sumout\ $end
$var wire 1 ?2 \G16|ALT_INV_Add1~9_sumout\ $end
$var wire 1 @2 \G16|ALT_INV_Add1~5_sumout\ $end
$var wire 1 A2 \G16|ALT_INV_Add1~1_sumout\ $end
$var wire 1 B2 \G10|ALT_INV_Add0~1_sumout\ $end
$var wire 1 C2 \G1|ALT_INV_pout\ [15] $end
$var wire 1 D2 \G1|ALT_INV_pout\ [14] $end
$var wire 1 E2 \G1|ALT_INV_pout\ [13] $end
$var wire 1 F2 \G1|ALT_INV_pout\ [12] $end
$var wire 1 G2 \G1|ALT_INV_pout\ [11] $end
$var wire 1 H2 \G1|ALT_INV_pout\ [10] $end
$var wire 1 I2 \G1|ALT_INV_pout\ [9] $end
$var wire 1 J2 \G1|ALT_INV_pout\ [8] $end
$var wire 1 K2 \G1|ALT_INV_pout\ [7] $end
$var wire 1 L2 \G1|ALT_INV_pout\ [6] $end
$var wire 1 M2 \G1|ALT_INV_pout\ [5] $end
$var wire 1 N2 \G1|ALT_INV_pout\ [4] $end
$var wire 1 O2 \G1|ALT_INV_pout\ [3] $end
$var wire 1 P2 \G1|ALT_INV_pout\ [2] $end
$var wire 1 Q2 \G1|ALT_INV_pout\ [1] $end
$var wire 1 R2 \G1|ALT_INV_pout\ [0] $end
$var wire 1 S2 \G16|ALT_INV_Add0~25_sumout\ $end
$var wire 1 T2 \G16|ALT_INV_Add12~1_sumout\ $end
$var wire 1 U2 \G16|ALT_INV_Add11~1_sumout\ $end
$var wire 1 V2 \G16|ALT_INV_Add9~5_sumout\ $end
$var wire 1 W2 \G16|ALT_INV_Add10~5_sumout\ $end
$var wire 1 X2 \G16|ALT_INV_Add7~9_sumout\ $end
$var wire 1 Y2 \G16|ALT_INV_Add8~9_sumout\ $end
$var wire 1 Z2 \G16|ALT_INV_Add5~13_sumout\ $end
$var wire 1 [2 \G16|ALT_INV_Add6~13_sumout\ $end
$var wire 1 \2 \G16|ALT_INV_Add3~17_sumout\ $end
$var wire 1 ]2 \G16|ALT_INV_Add4~17_sumout\ $end
$var wire 1 ^2 \G16|ALT_INV_Add2~21_sumout\ $end
$var wire 1 _2 \G16|ALT_INV_Add0~21_sumout\ $end
$var wire 1 `2 \G16|ALT_INV_Add10~1_sumout\ $end
$var wire 1 a2 \G16|ALT_INV_Add9~1_sumout\ $end
$var wire 1 b2 \G16|ALT_INV_Add7~5_sumout\ $end
$var wire 1 c2 \G16|ALT_INV_Add8~5_sumout\ $end
$var wire 1 d2 \G16|ALT_INV_Add5~9_sumout\ $end
$var wire 1 e2 \G16|ALT_INV_Add6~9_sumout\ $end
$var wire 1 f2 \G16|ALT_INV_Add3~13_sumout\ $end
$var wire 1 g2 \G16|ALT_INV_Add4~13_sumout\ $end
$var wire 1 h2 \G16|ALT_INV_Add2~17_sumout\ $end
$var wire 1 i2 \G16|ALT_INV_Add0~17_sumout\ $end
$var wire 1 j2 \G16|ALT_INV_Add8~1_sumout\ $end
$var wire 1 k2 \G16|ALT_INV_Add7~1_sumout\ $end
$var wire 1 l2 \G16|ALT_INV_Add5~5_sumout\ $end
$var wire 1 m2 \G16|ALT_INV_Add6~5_sumout\ $end
$var wire 1 n2 \G16|ALT_INV_Add3~9_sumout\ $end
$var wire 1 o2 \G16|ALT_INV_Add4~9_sumout\ $end
$var wire 1 p2 \G16|ALT_INV_Add2~13_sumout\ $end
$var wire 1 q2 \G16|ALT_INV_Add0~13_sumout\ $end
$var wire 1 r2 \G16|ALT_INV_Add6~1_sumout\ $end
$var wire 1 s2 \G16|ALT_INV_Add5~1_sumout\ $end
$var wire 1 t2 \G16|ALT_INV_Add3~5_sumout\ $end
$var wire 1 u2 \G16|ALT_INV_Add4~5_sumout\ $end
$var wire 1 v2 \G16|ALT_INV_Add2~9_sumout\ $end
$var wire 1 w2 \G16|ALT_INV_Add0~9_sumout\ $end
$var wire 1 x2 \G16|ALT_INV_Add3~1_sumout\ $end
$var wire 1 y2 \G16|ALT_INV_Add4~1_sumout\ $end
$var wire 1 z2 \G16|ALT_INV_Add2~5_sumout\ $end
$var wire 1 {2 \G16|ALT_INV_Add0~5_sumout\ $end
$var wire 1 |2 \G16|ALT_INV_Add2~1_sumout\ $end
$var wire 1 }2 \G16|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ~2 \G10|ALT_INV_Add0~53_sumout\ $end
$var wire 1 !3 \G10|ALT_INV_Add0~49_sumout\ $end
$var wire 1 "3 \G10|ALT_INV_Add0~45_sumout\ $end
$var wire 1 #3 \G10|ALT_INV_Add0~41_sumout\ $end
$var wire 1 $3 \G10|ALT_INV_Add0~37_sumout\ $end
$var wire 1 %3 \G10|ALT_INV_Add0~33_sumout\ $end
$var wire 1 &3 \G10|ALT_INV_Add0~29_sumout\ $end
$var wire 1 '3 \G10|ALT_INV_Add0~25_sumout\ $end
$var wire 1 (3 \G10|ALT_INV_Add0~21_sumout\ $end
$var wire 1 )3 \G10|ALT_INV_Add0~17_sumout\ $end
$var wire 1 *3 \G10|ALT_INV_Add0~13_sumout\ $end
$var wire 1 +3 \G10|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ,3 \G10|ALT_INV_Add0~5_sumout\ $end
$var wire 1 -3 \G16|ALT_INV_Add1~61_sumout\ $end
$var wire 1 .3 \G16|ALT_INV_Add1~57_sumout\ $end
$var wire 1 /3 \G16|ALT_INV_Add1~53_sumout\ $end
$var wire 1 03 \G16|ALT_INV_Add1~49_sumout\ $end
$var wire 1 13 \G16|ALT_INV_Add1~45_sumout\ $end
$var wire 1 23 \G16|ALT_INV_Add1~41_sumout\ $end
$var wire 1 33 \G16|ALT_INV_Add1~37_sumout\ $end
$var wire 1 43 \G16|ALT_INV_Add1~33_sumout\ $end
$var wire 1 53 \G16|ALT_INV_Add16~13_sumout\ $end
$var wire 1 63 \G16|ALT_INV_Add13~17_sumout\ $end
$var wire 1 73 \G16|ALT_INV_Add14~17_sumout\ $end
$var wire 1 83 \G16|ALT_INV_Add11~21_sumout\ $end
$var wire 1 93 \G16|ALT_INV_Add12~21_sumout\ $end
$var wire 1 :3 \G16|ALT_INV_Add9~25_sumout\ $end
$var wire 1 ;3 \G16|ALT_INV_Add10~25_sumout\ $end
$var wire 1 <3 \G16|ALT_INV_Add7~29_sumout\ $end
$var wire 1 =3 \G16|ALT_INV_Add8~29_sumout\ $end
$var wire 1 >3 \G16|ALT_INV_Add15~13_sumout\ $end
$var wire 1 ?3 \G16|ALT_INV_Add0~37_sumout\ $end
$var wire 1 @3 \G16|ALT_INV_Add16~9_sumout\ $end
$var wire 1 A3 \G16|ALT_INV_Add13~13_sumout\ $end
$var wire 1 B3 \G16|ALT_INV_Add14~13_sumout\ $end
$var wire 1 C3 \G16|ALT_INV_Add11~17_sumout\ $end
$var wire 1 D3 \G16|ALT_INV_Add12~17_sumout\ $end
$var wire 1 E3 \G16|ALT_INV_Add9~21_sumout\ $end
$var wire 1 F3 \G16|ALT_INV_Add10~21_sumout\ $end
$var wire 1 G3 \G16|ALT_INV_Add7~25_sumout\ $end
$var wire 1 H3 \G16|ALT_INV_Add8~25_sumout\ $end
$var wire 1 I3 \G16|ALT_INV_Add5~29_sumout\ $end
$var wire 1 J3 \G16|ALT_INV_Add6~29_sumout\ $end
$var wire 1 K3 \G16|ALT_INV_Add15~9_sumout\ $end
$var wire 1 L3 \G16|ALT_INV_Add0~33_sumout\ $end
$var wire 1 M3 \G16|ALT_INV_Add16~5_sumout\ $end
$var wire 1 N3 \G16|ALT_INV_Add13~9_sumout\ $end
$var wire 1 O3 \G16|ALT_INV_Add14~9_sumout\ $end
$var wire 1 P3 \G16|ALT_INV_Add11~13_sumout\ $end
$var wire 1 Q3 \G16|ALT_INV_Add12~13_sumout\ $end
$var wire 1 R3 \G16|ALT_INV_Add9~17_sumout\ $end
$var wire 1 S3 \G16|ALT_INV_Add10~17_sumout\ $end
$var wire 1 T3 \G16|ALT_INV_Add7~21_sumout\ $end
$var wire 1 U3 \G16|ALT_INV_Add8~21_sumout\ $end
$var wire 1 V3 \G16|ALT_INV_Add5~25_sumout\ $end
$var wire 1 W3 \G16|ALT_INV_Add6~25_sumout\ $end
$var wire 1 X3 \G16|ALT_INV_Add3~29_sumout\ $end
$var wire 1 Y3 \G16|ALT_INV_Add4~29_sumout\ $end
$var wire 1 Z3 \G16|ALT_INV_Add15~5_sumout\ $end
$var wire 1 [3 \G16|ALT_INV_Add0~29_sumout\ $end
$var wire 1 \3 \G16|ALT_INV_Add16~1_sumout\ $end
$var wire 1 ]3 \G16|ALT_INV_Add13~5_sumout\ $end
$var wire 1 ^3 \G16|ALT_INV_Add14~5_sumout\ $end
$var wire 1 _3 \G16|ALT_INV_Add11~9_sumout\ $end
$var wire 1 `3 \G16|ALT_INV_Add12~9_sumout\ $end
$var wire 1 a3 \G16|ALT_INV_Add9~13_sumout\ $end
$var wire 1 b3 \G16|ALT_INV_Add10~13_sumout\ $end
$var wire 1 c3 \G16|ALT_INV_Add7~17_sumout\ $end
$var wire 1 d3 \G16|ALT_INV_Add8~17_sumout\ $end
$var wire 1 e3 \G16|ALT_INV_Add5~21_sumout\ $end
$var wire 1 f3 \G16|ALT_INV_Add6~21_sumout\ $end
$var wire 1 g3 \G16|ALT_INV_Add3~25_sumout\ $end
$var wire 1 h3 \G16|ALT_INV_Add4~25_sumout\ $end
$var wire 1 i3 \G16|ALT_INV_Add2~29_sumout\ $end
$var wire 1 j3 \G16|ALT_INV_Add15~1_sumout\ $end
$var wire 1 k3 \G16|ALT_INV_Add14~1_sumout\ $end
$var wire 1 l3 \G16|ALT_INV_Add13~1_sumout\ $end
$var wire 1 m3 \G16|ALT_INV_Add11~5_sumout\ $end
$var wire 1 n3 \G16|ALT_INV_Add12~5_sumout\ $end
$var wire 1 o3 \G16|ALT_INV_Add9~9_sumout\ $end
$var wire 1 p3 \G16|ALT_INV_Add10~9_sumout\ $end
$var wire 1 q3 \G16|ALT_INV_Add7~13_sumout\ $end
$var wire 1 r3 \G16|ALT_INV_Add8~13_sumout\ $end
$var wire 1 s3 \G16|ALT_INV_Add5~17_sumout\ $end
$var wire 1 t3 \G16|ALT_INV_Add6~17_sumout\ $end
$var wire 1 u3 \G16|ALT_INV_Add3~21_sumout\ $end
$var wire 1 v3 \G16|ALT_INV_Add4~21_sumout\ $end
$var wire 1 w3 \G16|ALT_INV_Add2~25_sumout\ $end
$var wire 1 x3 \G4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 y3 \G4|ALT_INV_rs[2]~0_combout\ $end
$var wire 1 z3 \G4|ALT_INV_Mux11~0_combout\ $end
$var wire 1 {3 \G4|ALT_INV_Mux2~1_combout\ $end
$var wire 1 |3 \G4|ALT_INV_Mux2~0_combout\ $end
$var wire 1 }3 \G4|ALT_INV_Mux5~0_combout\ $end
$var wire 1 ~3 \G2|ALT_INV_saida\ [15] $end
$var wire 1 !4 \G2|ALT_INV_saida\ [14] $end
$var wire 1 "4 \G2|ALT_INV_saida\ [13] $end
$var wire 1 #4 \G2|ALT_INV_saida\ [12] $end
$var wire 1 $4 \G2|ALT_INV_saida\ [11] $end
$var wire 1 %4 \G2|ALT_INV_saida\ [10] $end
$var wire 1 &4 \G2|ALT_INV_saida\ [9] $end
$var wire 1 '4 \G2|ALT_INV_saida\ [8] $end
$var wire 1 (4 \G2|ALT_INV_saida\ [7] $end
$var wire 1 )4 \G2|ALT_INV_saida\ [6] $end
$var wire 1 *4 \G2|ALT_INV_saida\ [5] $end
$var wire 1 +4 \G2|ALT_INV_saida\ [4] $end
$var wire 1 ,4 \G2|ALT_INV_saida\ [3] $end
$var wire 1 -4 \G2|ALT_INV_saida\ [2] $end
$var wire 1 .4 \G16|ALT_INV_Mux15~1_combout\ $end
$var wire 1 /4 \G16|ALT_INV_Mux10~1_combout\ $end
$var wire 1 04 \G16|ALT_INV_Mux9~1_combout\ $end
$var wire 1 14 \G16|ALT_INV_Saida_to_Dados[7]~44_combout\ $end
$var wire 1 24 \G16|ALT_INV_Saida_to_Dados[14]~40_combout\ $end
$var wire 1 34 \G16|ALT_INV_Saida_to_Dados[15]~36_combout\ $end
$var wire 1 44 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ $end
$var wire 1 54 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ $end
$var wire 1 64 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ $end
$var wire 1 74 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ $end
$var wire 1 84 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ $end
$var wire 1 94 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ $end
$var wire 1 :4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ $end
$var wire 1 ;4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ $end
$var wire 1 <4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ $end
$var wire 1 =4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ $end
$var wire 1 >4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ $end
$var wire 1 ?4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ $end
$var wire 1 @4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ $end
$var wire 1 A4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ $end
$var wire 1 B4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ $end
$var wire 1 C4 \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$var wire 1 D4 \G16|ALT_INV_Add0~61_sumout\ $end
$var wire 1 E4 \G16|ALT_INV_Add0~57_sumout\ $end
$var wire 1 F4 \G16|ALT_INV_Add16~29_sumout\ $end
$var wire 1 G4 \G16|ALT_INV_Add15~29_sumout\ $end
$var wire 1 H4 \G16|ALT_INV_Add0~53_sumout\ $end
$var wire 1 I4 \G16|ALT_INV_Add16~25_sumout\ $end
$var wire 1 J4 \G16|ALT_INV_Add13~29_sumout\ $end
$var wire 1 K4 \G16|ALT_INV_Add14~29_sumout\ $end
$var wire 1 L4 \G16|ALT_INV_Add15~25_sumout\ $end
$var wire 1 M4 \G16|ALT_INV_Add0~49_sumout\ $end
$var wire 1 N4 \G16|ALT_INV_Add16~21_sumout\ $end
$var wire 1 O4 \G16|ALT_INV_Add13~25_sumout\ $end
$var wire 1 P4 \G16|ALT_INV_Add14~25_sumout\ $end
$var wire 1 Q4 \G16|ALT_INV_Add11~29_sumout\ $end
$var wire 1 R4 \G16|ALT_INV_Add12~29_sumout\ $end
$var wire 1 S4 \G16|ALT_INV_Add15~21_sumout\ $end
$var wire 1 T4 \G16|ALT_INV_Add0~45_sumout\ $end
$var wire 1 U4 \G16|ALT_INV_Add16~17_sumout\ $end
$var wire 1 V4 \G16|ALT_INV_Add13~21_sumout\ $end
$var wire 1 W4 \G16|ALT_INV_Add14~21_sumout\ $end
$var wire 1 X4 \G16|ALT_INV_Add11~25_sumout\ $end
$var wire 1 Y4 \G16|ALT_INV_Add12~25_sumout\ $end
$var wire 1 Z4 \G16|ALT_INV_Add9~29_sumout\ $end
$var wire 1 [4 \G16|ALT_INV_Add10~29_sumout\ $end
$var wire 1 \4 \G16|ALT_INV_Add15~17_sumout\ $end
$var wire 1 ]4 \G16|ALT_INV_Add0~41_sumout\ $end
$var wire 1 ^4 \G11|ALT_INV_S1~3_combout\ $end
$var wire 1 _4 \G11|ALT_INV_S1~2_combout\ $end
$var wire 1 `4 \G11|ALT_INV_S1~1_combout\ $end
$var wire 1 a4 \G11|ALT_INV_S1~0_combout\ $end
$var wire 1 b4 \G4|ALT_INV_tipoi[0]~0_combout\ $end
$var wire 1 c4 \G4|ALT_INV_funct[0]~0_combout\ $end
$var wire 1 d4 \G4|ALT_INV_Mux4~1_combout\ $end
$var wire 1 e4 \G4|ALT_INV_Mux4~0_combout\ $end
$var wire 1 f4 \G4|ALT_INV_rd[2]~2_combout\ $end
$var wire 1 g4 \G4|ALT_INV_op[0]~0_combout\ $end
$var wire 1 h4 \G4|ALT_INV_Mux10~1_combout\ $end
$var wire 1 i4 \G7|ALT_INV_Mux16~1_combout\ $end
$var wire 1 j4 \G7|ALT_INV_Mux16~0_combout\ $end
$var wire 1 k4 \G7|ALT_INV_Mux17~1_combout\ $end
$var wire 1 l4 \G7|ALT_INV_Mux17~0_combout\ $end
$var wire 1 m4 \G7|ALT_INV_Mux18~1_combout\ $end
$var wire 1 n4 \G7|ALT_INV_Mux18~0_combout\ $end
$var wire 1 o4 \G7|ALT_INV_Mux19~2_combout\ $end
$var wire 1 p4 \G7|ALT_INV_Mux19~1_combout\ $end
$var wire 1 q4 \G7|ALT_INV_Mux20~1_combout\ $end
$var wire 1 r4 \G7|ALT_INV_Mux20~0_combout\ $end
$var wire 1 s4 \G7|ALT_INV_Mux21~1_combout\ $end
$var wire 1 t4 \G7|ALT_INV_Mux21~0_combout\ $end
$var wire 1 u4 \G7|ALT_INV_Mux22~1_combout\ $end
$var wire 1 v4 \G7|ALT_INV_Mux22~0_combout\ $end
$var wire 1 w4 \G7|ALT_INV_Mux23~1_combout\ $end
$var wire 1 x4 \G7|ALT_INV_Mux23~0_combout\ $end
$var wire 1 y4 \G7|ALT_INV_Mux24~1_combout\ $end
$var wire 1 z4 \G7|ALT_INV_Mux24~0_combout\ $end
$var wire 1 {4 \G7|ALT_INV_Mux25~1_combout\ $end
$var wire 1 |4 \G7|ALT_INV_Mux25~0_combout\ $end
$var wire 1 }4 \G7|ALT_INV_Mux26~1_combout\ $end
$var wire 1 ~4 \G7|ALT_INV_Mux26~0_combout\ $end
$var wire 1 !5 \G7|ALT_INV_Mux27~1_combout\ $end
$var wire 1 "5 \G7|ALT_INV_Mux27~0_combout\ $end
$var wire 1 #5 \G7|ALT_INV_Mux28~1_combout\ $end
$var wire 1 $5 \G7|ALT_INV_Mux28~0_combout\ $end
$var wire 1 %5 \G7|ALT_INV_Mux29~3_combout\ $end
$var wire 1 &5 \G7|ALT_INV_Mux29~2_combout\ $end
$var wire 1 '5 \G7|ALT_INV_Mux29~1_combout\ $end
$var wire 1 (5 \G7|ALT_INV_Mux29~0_combout\ $end
$var wire 1 )5 \G7|ALT_INV_Mux31~7_combout\ $end
$var wire 1 *5 \G7|ALT_INV_Mux31~6_combout\ $end
$var wire 1 +5 \G7|ALT_INV_Mux30~3_combout\ $end
$var wire 1 ,5 \G7|ALT_INV_Mux30~2_combout\ $end
$var wire 1 -5 \G7|ALT_INV_Mux30~1_combout\ $end
$var wire 1 .5 \G7|ALT_INV_Mux30~0_combout\ $end
$var wire 1 /5 \G7|ALT_INV_Mux31~5_combout\ $end
$var wire 1 05 \G7|ALT_INV_Mux31~4_combout\ $end
$var wire 1 15 \G7|ALT_INV_Mux31~3_combout\ $end
$var wire 1 25 \G7|ALT_INV_Mux31~2_combout\ $end
$var wire 1 35 \G7|ALT_INV_Mux31~1_combout\ $end
$var wire 1 45 \G7|ALT_INV_Mux19~0_combout\ $end
$var wire 1 55 \G7|ALT_INV_Reg[4][0]~16_combout\ $end
$var wire 1 65 \G7|ALT_INV_Mux31~0_combout\ $end
$var wire 1 75 \G7|ALT_INV_Mux0~2_combout\ $end
$var wire 1 85 \G7|ALT_INV_Mux0~1_combout\ $end
$var wire 1 95 \G7|ALT_INV_Mux1~1_combout\ $end
$var wire 1 :5 \G7|ALT_INV_Mux1~0_combout\ $end
$var wire 1 ;5 \G7|ALT_INV_Mux2~1_combout\ $end
$var wire 1 <5 \G7|ALT_INV_Mux2~0_combout\ $end
$var wire 1 =5 \G7|ALT_INV_Mux3~1_combout\ $end
$var wire 1 >5 \G7|ALT_INV_Mux3~0_combout\ $end
$var wire 1 ?5 \G7|ALT_INV_Mux4~1_combout\ $end
$var wire 1 @5 \G7|ALT_INV_Mux4~0_combout\ $end
$var wire 1 A5 \G7|ALT_INV_Mux5~1_combout\ $end
$var wire 1 B5 \G7|ALT_INV_Mux5~0_combout\ $end
$var wire 1 C5 \G7|ALT_INV_Mux6~1_combout\ $end
$var wire 1 D5 \G7|ALT_INV_Mux6~0_combout\ $end
$var wire 1 E5 \G7|ALT_INV_Mux7~1_combout\ $end
$var wire 1 F5 \G7|ALT_INV_Mux7~0_combout\ $end
$var wire 1 G5 \G7|ALT_INV_Mux8~2_combout\ $end
$var wire 1 H5 \G7|ALT_INV_Mux8~1_combout\ $end
$var wire 1 I5 \G7|ALT_INV_Mux9~2_combout\ $end
$var wire 1 J5 \G7|ALT_INV_Mux9~1_combout\ $end
$var wire 1 K5 \G7|ALT_INV_Mux10~2_combout\ $end
$var wire 1 L5 \G7|ALT_INV_Mux10~1_combout\ $end
$var wire 1 M5 \G7|ALT_INV_Mux11~2_combout\ $end
$var wire 1 N5 \G7|ALT_INV_Mux11~1_combout\ $end
$var wire 1 O5 \G7|ALT_INV_Mux12~5_combout\ $end
$var wire 1 P5 \G7|ALT_INV_Mux12~4_combout\ $end
$var wire 1 Q5 \G7|ALT_INV_Mux12~3_combout\ $end
$var wire 1 R5 \G7|ALT_INV_Mux13~2_combout\ $end
$var wire 1 S5 \G7|ALT_INV_Mux13~1_combout\ $end
$var wire 1 T5 \G7|ALT_INV_Mux13~0_combout\ $end
$var wire 1 U5 \G7|ALT_INV_Mux14~2_combout\ $end
$var wire 1 V5 \G7|ALT_INV_Mux14~1_combout\ $end
$var wire 1 W5 \G7|ALT_INV_Mux14~0_combout\ $end
$var wire 1 X5 \G7|ALT_INV_Mux15~5_combout\ $end
$var wire 1 Y5 \G7|ALT_INV_Mux15~4_combout\ $end
$var wire 1 Z5 \G7|ALT_INV_Mux12~2_combout\ $end
$var wire 1 [5 \G4|ALT_INV_rd[1]~1_combout\ $end
$var wire 1 \5 \G4|ALT_INV_rt[1]~4_combout\ $end
$var wire 1 ]5 \G6|ALT_INV_SAIDA[2]~3_combout\ $end
$var wire 1 ^5 \G7|ALT_INV_Mux15~3_combout\ $end
$var wire 1 _5 \G7|ALT_INV_Mux12~1_combout\ $end
$var wire 1 `5 \G7|ALT_INV_Mux15~2_combout\ $end
$var wire 1 a5 \G4|ALT_INV_rd[0]~0_combout\ $end
$var wire 1 b5 \G4|ALT_INV_rt[0]~3_combout\ $end
$var wire 1 c5 \G4|ALT_INV_rt[2]~2_combout\ $end
$var wire 1 d5 \G5|ALT_INV_Mux0~1_combout\ $end
$var wire 1 e5 \G4|ALT_INV_Mux2~4_combout\ $end
$var wire 1 f5 \G16|ALT_INV_Saida_to_Dados[10]~0_combout\ $end
$var wire 1 g5 \G6|ALT_INV_SAIDA[0]~2_combout\ $end
$var wire 1 h5 \G4|ALT_INV_rt[0]~1_combout\ $end
$var wire 1 i5 \G6|ALT_INV_SAIDA[1]~1_combout\ $end
$var wire 1 j5 \G4|ALT_INV_rt[1]~0_combout\ $end
$var wire 1 k5 \G4|ALT_INV_Mux7~0_combout\ $end
$var wire 1 l5 \G4|ALT_INV_Equal0~0_combout\ $end
$var wire 1 m5 \G5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 n5 \G6|ALT_INV_SAIDA[2]~0_combout\ $end
$var wire 1 o5 \G4|ALT_INV_Mux11~1_combout\ $end
$var wire 1 p5 \G4|ALT_INV_Mux10~0_combout\ $end
$var wire 1 q5 \G4|ALT_INV_Mux9~0_combout\ $end
$var wire 1 r5 \G4|ALT_INV_Mux1~0_combout\ $end
$var wire 1 s5 \G4|ALT_INV_rs[0]~3_combout\ $end
$var wire 1 t5 \G4|ALT_INV_Mux2~3_combout\ $end
$var wire 1 u5 \G7|ALT_INV_Mux15~1_combout\ $end
$var wire 1 v5 \G4|ALT_INV_rs[1]~2_combout\ $end
$var wire 1 w5 \G4|ALT_INV_Mux2~2_combout\ $end
$var wire 1 x5 \G4|ALT_INV_rs[0]~1_combout\ $end
$var wire 1 y5 \G16|ALT_INV_Saida_to_Dados[14]~32_combout\ $end
$var wire 1 z5 \G16|ALT_INV_Saida_to_Dados[15]~31_combout\ $end
$var wire 1 {5 \G16|ALT_INV_Saida_to_Dados[14]~30_combout\ $end
$var wire 1 |5 \G16|ALT_INV_Saida_to_Dados[14]~29_combout\ $end
$var wire 1 }5 \G16|ALT_INV_Saida_to_Dados[15]~28_combout\ $end
$var wire 1 ~5 \G16|ALT_INV_Saida_to_Dados[14]~27_combout\ $end
$var wire 1 !6 \G5|ALT_INV_Mux8~0_combout\ $end
$var wire 1 "6 \G16|ALT_INV_Saida_to_Dados[15]~26_combout\ $end
$var wire 1 #6 \G16|ALT_INV_Saida_to_Dados[13]~24_combout\ $end
$var wire 1 $6 \G16|ALT_INV_Saida_to_Dados[13]~23_combout\ $end
$var wire 1 %6 \G16|ALT_INV_Prod~66_combout\ $end
$var wire 1 &6 \G16|ALT_INV_Splitter~9_combout\ $end
$var wire 1 '6 \G16|ALT_INV_Saida_to_Dados[12]~21_combout\ $end
$var wire 1 (6 \G16|ALT_INV_Saida_to_Dados[12]~20_combout\ $end
$var wire 1 )6 \G16|ALT_INV_Prod~65_combout\ $end
$var wire 1 *6 \G16|ALT_INV_Prod~64_combout\ $end
$var wire 1 +6 \G16|ALT_INV_Splitter~8_combout\ $end
$var wire 1 ,6 \G16|ALT_INV_Saida_to_Dados[11]~18_combout\ $end
$var wire 1 -6 \G16|ALT_INV_Saida_to_Dados[11]~17_combout\ $end
$var wire 1 .6 \G16|ALT_INV_Prod~63_combout\ $end
$var wire 1 /6 \G16|ALT_INV_Prod~62_combout\ $end
$var wire 1 06 \G16|ALT_INV_Prod~61_combout\ $end
$var wire 1 16 \G16|ALT_INV_Splitter~7_combout\ $end
$var wire 1 26 \G16|ALT_INV_Saida_to_Dados[10]~15_combout\ $end
$var wire 1 36 \G16|ALT_INV_Saida_to_Dados[10]~14_combout\ $end
$var wire 1 46 \G16|ALT_INV_Prod~60_combout\ $end
$var wire 1 56 \G16|ALT_INV_Prod~59_combout\ $end
$var wire 1 66 \G16|ALT_INV_Prod~58_combout\ $end
$var wire 1 76 \G16|ALT_INV_Prod~57_combout\ $end
$var wire 1 86 \G16|ALT_INV_Splitter~6_combout\ $end
$var wire 1 96 \G16|ALT_INV_Saida_to_Dados[9]~12_combout\ $end
$var wire 1 :6 \G16|ALT_INV_Saida_to_Dados[9]~11_combout\ $end
$var wire 1 ;6 \G16|ALT_INV_Prod~56_combout\ $end
$var wire 1 <6 \G16|ALT_INV_Prod~55_combout\ $end
$var wire 1 =6 \G16|ALT_INV_Prod~54_combout\ $end
$var wire 1 >6 \G16|ALT_INV_Prod~53_combout\ $end
$var wire 1 ?6 \G16|ALT_INV_Prod~52_combout\ $end
$var wire 1 @6 \G16|ALT_INV_Splitter~5_combout\ $end
$var wire 1 A6 \G16|ALT_INV_Saida_to_Dados[8]~9_combout\ $end
$var wire 1 B6 \G16|ALT_INV_Saida_to_Dados[8]~8_combout\ $end
$var wire 1 C6 \G16|ALT_INV_Prod~51_combout\ $end
$var wire 1 D6 \G16|ALT_INV_Prod~50_combout\ $end
$var wire 1 E6 \G16|ALT_INV_Prod~49_combout\ $end
$var wire 1 F6 \G16|ALT_INV_Prod~48_combout\ $end
$var wire 1 G6 \G16|ALT_INV_Prod~47_combout\ $end
$var wire 1 H6 \G16|ALT_INV_Prod~46_combout\ $end
$var wire 1 I6 \G16|ALT_INV_Splitter~4_combout\ $end
$var wire 1 J6 \G16|ALT_INV_Saida_to_Dados[7]~6_combout\ $end
$var wire 1 K6 \G16|ALT_INV_Saida_to_Dados[10]~5_combout\ $end
$var wire 1 L6 \G16|ALT_INV_Saida_to_Dados[10]~4_combout\ $end
$var wire 1 M6 \G16|ALT_INV_Saida_to_Dados[10]~3_combout\ $end
$var wire 1 N6 \G4|ALT_INV_Mux9~1_combout\ $end
$var wire 1 O6 \G16|ALT_INV_Saida_to_Dados[10]~2_combout\ $end
$var wire 1 P6 \G16|ALT_INV_Saida_to_Dados[10]~1_combout\ $end
$var wire 1 Q6 \G16|ALT_INV_Prod~45_combout\ $end
$var wire 1 R6 \G16|ALT_INV_Prod~44_combout\ $end
$var wire 1 S6 \G16|ALT_INV_Prod~43_combout\ $end
$var wire 1 T6 \G16|ALT_INV_Prod~42_combout\ $end
$var wire 1 U6 \G16|ALT_INV_Prod~41_combout\ $end
$var wire 1 V6 \G16|ALT_INV_Prod~40_combout\ $end
$var wire 1 W6 \G14|ALT_INV_SAIDA[7]~13_combout\ $end
$var wire 1 X6 \G16|ALT_INV_Prod~39_combout\ $end
$var wire 1 Y6 \G16|ALT_INV_Prod~38_combout\ $end
$var wire 1 Z6 \G16|ALT_INV_Prod~37_combout\ $end
$var wire 1 [6 \G16|ALT_INV_Prod~36_combout\ $end
$var wire 1 \6 \G16|ALT_INV_Prod~35_combout\ $end
$var wire 1 ]6 \G16|ALT_INV_Prod~34_combout\ $end
$var wire 1 ^6 \G14|ALT_INV_SAIDA[6]~12_combout\ $end
$var wire 1 _6 \G16|ALT_INV_Prod~33_combout\ $end
$var wire 1 `6 \G16|ALT_INV_Booth~7_combout\ $end
$var wire 1 a6 \G16|ALT_INV_Prod~32_combout\ $end
$var wire 1 b6 \G16|ALT_INV_Prod~31_combout\ $end
$var wire 1 c6 \G16|ALT_INV_Prod~30_combout\ $end
$var wire 1 d6 \G16|ALT_INV_Prod~29_combout\ $end
$var wire 1 e6 \G16|ALT_INV_Booth~6_combout\ $end
$var wire 1 f6 \G14|ALT_INV_SAIDA[5]~11_combout\ $end
$var wire 1 g6 \G16|ALT_INV_Mux11~0_combout\ $end
$var wire 1 h6 \G16|ALT_INV_Splitter~3_combout\ $end
$var wire 1 i6 \G16|ALT_INV_Prod~28_combout\ $end
$var wire 1 j6 \G16|ALT_INV_Booth~5_combout\ $end
$var wire 1 k6 \G16|ALT_INV_Prod~27_combout\ $end
$var wire 1 l6 \G16|ALT_INV_Prod~26_combout\ $end
$var wire 1 m6 \G16|ALT_INV_Prod~25_combout\ $end
$var wire 1 n6 \G16|ALT_INV_Booth~4_combout\ $end
$var wire 1 o6 \G16|ALT_INV_Mux12~1_combout\ $end
$var wire 1 p6 \G16|ALT_INV_Mux12~0_combout\ $end
$var wire 1 q6 \G16|ALT_INV_Splitter~2_combout\ $end
$var wire 1 r6 \G16|ALT_INV_Prod~24_combout\ $end
$var wire 1 s6 \G16|ALT_INV_Booth~3_combout\ $end
$var wire 1 t6 \G16|ALT_INV_Booth~2_combout\ $end
$var wire 1 u6 \G16|ALT_INV_Prod~23_combout\ $end
$var wire 1 v6 \G16|ALT_INV_Prod~22_combout\ $end
$var wire 1 w6 \G16|ALT_INV_Mux13~1_combout\ $end
$var wire 1 x6 \G16|ALT_INV_Mux13~0_combout\ $end
$var wire 1 y6 \G16|ALT_INV_Splitter~1_combout\ $end
$var wire 1 z6 \G16|ALT_INV_Prod~21_combout\ $end
$var wire 1 {6 \G16|ALT_INV_Prod~20_combout\ $end
$var wire 1 |6 \G16|ALT_INV_Mux14~1_combout\ $end
$var wire 1 }6 \G16|ALT_INV_Mux14~0_combout\ $end
$var wire 1 ~6 \G16|ALT_INV_Splitter~0_combout\ $end
$var wire 1 !7 \G16|ALT_INV_Prod~19_combout\ $end
$var wire 1 "7 \G14|ALT_INV_SAIDA[1]~10_combout\ $end
$var wire 1 #7 \G7|ALT_INV_Mux30~5_combout\ $end
$var wire 1 $7 \G7|ALT_INV_Mux30~4_combout\ $end
$var wire 1 %7 \G16|ALT_INV_Mux15~0_combout\ $end
$var wire 1 &7 \G14|ALT_INV_SAIDA[0]~9_combout\ $end
$var wire 1 '7 \G7|ALT_INV_Mux31~8_combout\ $end
$var wire 1 (7 \G5|ALT_INV_Mux10~0_combout\ $end
$var wire 1 )7 \G7|ALT_INV_Reg[7][15]~combout\ $end
$var wire 1 *7 \G7|ALT_INV_Reg[6][15]~combout\ $end
$var wire 1 +7 \G7|ALT_INV_Reg[5][15]~combout\ $end
$var wire 1 ,7 \G7|ALT_INV_Reg[4][15]~combout\ $end
$var wire 1 -7 \G7|ALT_INV_Reg[7][14]~combout\ $end
$var wire 1 .7 \G7|ALT_INV_Reg[6][14]~combout\ $end
$var wire 1 /7 \G7|ALT_INV_Reg[5][14]~combout\ $end
$var wire 1 07 \G7|ALT_INV_Reg[4][14]~combout\ $end
$var wire 1 17 \G7|ALT_INV_Reg[7][13]~combout\ $end
$var wire 1 27 \G7|ALT_INV_Reg[6][13]~combout\ $end
$var wire 1 37 \G7|ALT_INV_Reg[5][13]~combout\ $end
$var wire 1 47 \G7|ALT_INV_Reg[4][13]~combout\ $end
$var wire 1 57 \G7|ALT_INV_Reg[7][12]~combout\ $end
$var wire 1 67 \G7|ALT_INV_Reg[6][12]~combout\ $end
$var wire 1 77 \G7|ALT_INV_Reg[5][12]~combout\ $end
$var wire 1 87 \G7|ALT_INV_Reg[4][12]~combout\ $end
$var wire 1 97 \G7|ALT_INV_Reg[7][11]~combout\ $end
$var wire 1 :7 \G7|ALT_INV_Reg[6][11]~combout\ $end
$var wire 1 ;7 \G7|ALT_INV_Reg[5][11]~combout\ $end
$var wire 1 <7 \G7|ALT_INV_Reg[4][11]~combout\ $end
$var wire 1 =7 \G7|ALT_INV_Reg[7][10]~combout\ $end
$var wire 1 >7 \G7|ALT_INV_Reg[6][10]~combout\ $end
$var wire 1 ?7 \G7|ALT_INV_Reg[5][10]~combout\ $end
$var wire 1 @7 \G7|ALT_INV_Reg[4][10]~combout\ $end
$var wire 1 A7 \G7|ALT_INV_Reg[7][9]~combout\ $end
$var wire 1 B7 \G7|ALT_INV_Reg[6][9]~combout\ $end
$var wire 1 C7 \G7|ALT_INV_Reg[5][9]~combout\ $end
$var wire 1 D7 \G7|ALT_INV_Reg[4][9]~combout\ $end
$var wire 1 E7 \G7|ALT_INV_Reg[7][8]~combout\ $end
$var wire 1 F7 \G7|ALT_INV_Reg[6][8]~combout\ $end
$var wire 1 G7 \G7|ALT_INV_Reg[5][8]~combout\ $end
$var wire 1 H7 \G7|ALT_INV_Reg[4][8]~combout\ $end
$var wire 1 I7 \G7|ALT_INV_Reg[7][7]~combout\ $end
$var wire 1 J7 \G7|ALT_INV_Reg[6][7]~combout\ $end
$var wire 1 K7 \G7|ALT_INV_Reg[5][7]~combout\ $end
$var wire 1 L7 \G7|ALT_INV_Reg[4][7]~combout\ $end
$var wire 1 M7 \G7|ALT_INV_Reg[7][6]~combout\ $end
$var wire 1 N7 \G7|ALT_INV_Reg[6][6]~combout\ $end
$var wire 1 O7 \G7|ALT_INV_Reg[5][6]~combout\ $end
$var wire 1 P7 \G7|ALT_INV_Reg[4][6]~combout\ $end
$var wire 1 Q7 \G7|ALT_INV_Reg[7][5]~combout\ $end
$var wire 1 R7 \G7|ALT_INV_Reg[6][5]~combout\ $end
$var wire 1 S7 \G7|ALT_INV_Reg[5][5]~combout\ $end
$var wire 1 T7 \G7|ALT_INV_Reg[4][5]~combout\ $end
$var wire 1 U7 \G7|ALT_INV_Reg[7][4]~combout\ $end
$var wire 1 V7 \G7|ALT_INV_Reg[6][4]~combout\ $end
$var wire 1 W7 \G7|ALT_INV_Reg[5][4]~combout\ $end
$var wire 1 X7 \G7|ALT_INV_Reg[4][4]~combout\ $end
$var wire 1 Y7 \G7|ALT_INV_Reg[7][3]~combout\ $end
$var wire 1 Z7 \G7|ALT_INV_Reg[6][3]~combout\ $end
$var wire 1 [7 \G7|ALT_INV_Reg[5][3]~combout\ $end
$var wire 1 \7 \G7|ALT_INV_Reg[4][3]~combout\ $end
$var wire 1 ]7 \G7|ALT_INV_Reg[7][2]~combout\ $end
$var wire 1 ^7 \G7|ALT_INV_Reg[6][2]~combout\ $end
$var wire 1 _7 \G7|ALT_INV_Reg[5][2]~combout\ $end
$var wire 1 `7 \G7|ALT_INV_Reg[4][2]~combout\ $end
$var wire 1 a7 \G7|ALT_INV_Reg[7][1]~combout\ $end
$var wire 1 b7 \G7|ALT_INV_Reg[6][1]~combout\ $end
$var wire 1 c7 \G7|ALT_INV_Reg[5][1]~combout\ $end
$var wire 1 d7 \G7|ALT_INV_Reg[4][1]~combout\ $end
$var wire 1 e7 \G7|ALT_INV_Reg[7][0]~combout\ $end
$var wire 1 f7 \G7|ALT_INV_Reg[6][0]~combout\ $end
$var wire 1 g7 \G7|ALT_INV_Reg[5][0]~combout\ $end
$var wire 1 h7 \G7|ALT_INV_Reg[4][0]~combout\ $end
$var wire 1 i7 \G7|ALT_INV_Reg[0][11]~22_combout\ $end
$var wire 1 j7 \G7|ALT_INV_Reg[0][11]~21_combout\ $end
$var wire 1 k7 \G16|ALT_INV_Splitter~10_combout\ $end
$var wire 1 l7 \G7|ALT_INV_Mux12~7_combout\ $end
$var wire 1 m7 \G7|ALT_INV_Mux12~6_combout\ $end
$var wire 1 n7 \G7|ALT_INV_Mux13~4_combout\ $end
$var wire 1 o7 \G7|ALT_INV_Mux13~3_combout\ $end
$var wire 1 p7 \G7|ALT_INV_Mux14~3_combout\ $end
$var wire 1 q7 \G7|ALT_INV_Mux15~8_combout\ $end
$var wire 1 r7 \G7|ALT_INV_Mux15~7_combout\ $end
$var wire 1 s7 \G7|ALT_INV_Mux15~6_combout\ $end
$var wire 1 t7 \G4|ALT_INV_Mux5~1_combout\ $end
$var wire 1 u7 \G9|ALT_INV_SAIDA\ [2] $end
$var wire 1 v7 \G18|ALT_INV_SAIDA[15]~31_combout\ $end
$var wire 1 w7 \G18|ALT_INV_SAIDA[14]~30_combout\ $end
$var wire 1 x7 \G18|ALT_INV_SAIDA[13]~29_combout\ $end
$var wire 1 y7 \G18|ALT_INV_SAIDA[12]~28_combout\ $end
$var wire 1 z7 \G18|ALT_INV_SAIDA[11]~27_combout\ $end
$var wire 1 {7 \G18|ALT_INV_SAIDA[10]~26_combout\ $end
$var wire 1 |7 \G18|ALT_INV_SAIDA[9]~25_combout\ $end
$var wire 1 }7 \G18|ALT_INV_SAIDA[8]~24_combout\ $end
$var wire 1 ~7 \G18|ALT_INV_SAIDA[7]~23_combout\ $end
$var wire 1 !8 \G18|ALT_INV_SAIDA[6]~22_combout\ $end
$var wire 1 "8 \G18|ALT_INV_SAIDA[5]~21_combout\ $end
$var wire 1 #8 \G18|ALT_INV_SAIDA[4]~20_combout\ $end
$var wire 1 $8 \G18|ALT_INV_SAIDA[3]~19_combout\ $end
$var wire 1 %8 \G18|ALT_INV_SAIDA[2]~18_combout\ $end
$var wire 1 &8 \G18|ALT_INV_SAIDA[1]~17_combout\ $end
$var wire 1 '8 \G18|ALT_INV_SAIDA[0]~16_combout\ $end
$var wire 1 (8 \G7|ALT_INV_Reg[7][1]~20_combout\ $end
$var wire 1 )8 \G7|ALT_INV_Reg[6][0]~19_combout\ $end
$var wire 1 *8 \G7|ALT_INV_Reg[5][0]~18_combout\ $end
$var wire 1 +8 \G7|ALT_INV_Reg[4][0]~17_combout\ $end
$var wire 1 ,8 \G5|ALT_INV_Mux8~2_combout\ $end
$var wire 1 -8 \G5|ALT_INV_Mux8~1_combout\ $end
$var wire 1 .8 \G16|ALT_INV_Saida_to_Dados[15]~34_combout\ $end
$var wire 1 /8 \ALT_INV_Clock_Sistema~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0!
02
03
04
15
06
07
18
1=
0j
0}!
1~!
x!"
1""
1#"
1$"
1%"
1&"
1'"
0("
0w#
1x#
1}#
1~#
0!$
0"$
0#$
0$$
0%$
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
1])
0^)
0_)
0`)
0a)
1b)
1c)
0d)
0e)
0f)
0g)
0h)
0i)
1j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
1@*
0A*
1B*
0C*
1D*
0E*
0F*
0G*
0H*
1I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
1_*
1`*
0a*
0b*
0c*
1d*
0e*
0f*
0g*
xh*
0i*
0j*
1k*
0l*
xm*
0n*
xo*
0p*
xq*
0r*
0s*
0t*
0u*
xv*
xw*
xx*
xy*
0z*
0{*
x|*
0}*
x~*
0!+
x"+
x#+
x$+
x%+
0&+
x'+
x(+
x)+
x*+
x++
0,+
0-+
0.+
0/+
x0+
x1+
x2+
x3+
04+
05+
06+
07+
18+
x9+
x:+
x;+
x<+
x=+
0>+
0?+
x@+
xA+
xB+
xC+
0D+
0E+
0F+
0G+
1H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
1P+
0Q+
0R+
0S+
1T+
0U+
0V+
xW+
0X+
0Y+
1Z+
1[+
1\+
1]+
0^+
0_+
0`+
0a+
0b+
0c+
1d+
0e+
0f+
0g+
1h+
1i+
1j+
1k+
0l+
0m+
0n+
0o+
1p+
1q+
1r+
1s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
1",
1#,
1$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
1-,
1.,
0/,
00,
01,
02,
03,
04,
15,
06,
07,
08,
09,
0:,
0;,
0<,
1=,
0>,
1?,
0@,
0A,
0B,
0C,
1D,
0E,
0F,
0G,
0H,
1I,
0J,
0K,
0L,
0M,
1N,
0O,
0P,
0Q,
0R,
0S,
0T,
1U,
0V,
0W,
1X,
0Y,
0Z,
0[,
x\,
x],
x^,
x_,
0`,
0a,
1b,
0c,
1d,
0e,
0f,
0g,
0h,
1i,
0j,
0k,
0l,
0m,
1n,
0o,
0p,
0q,
0r,
1s,
0t,
0u,
0v,
0w,
1x,
0y,
0z,
0{,
0|,
0},
1~,
0!-
0"-
1#-
0$-
0%-
x&-
x'-
x(-
x)-
x*-
0+-
1,-
0--
0.-
0/-
00-
01-
x2-
x3-
x4-
x5-
06-
17-
08-
09-
0:-
0;-
x<-
x=-
x>-
x?-
0@-
1A-
0B-
0C-
0D-
0E-
0F-
0G-
xH-
xI-
0J-
0K-
1L-
0M-
1N-
1O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
1X-
1Y-
1Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
1g-
1h-
1i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
1v-
1w-
1x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
1'.
1(.
1).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
16.
17.
18.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
1H.
1I.
1J.
0K.
0L.
1M.
0N.
0O.
0P.
0Q.
xR.
xS.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
x\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
xe.
xf.
0g.
0h.
0i.
0j.
0k.
xl.
xm.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
x*/
x+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
x;/
0</
0=/
0>/
0?/
0@/
xA/
xB/
0C/
0D/
0E/
0F/
0G/
1H/
0I/
0J/
0K/
0L/
1M/
1N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
1W/
1X/
1Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
1f/
1g/
1h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
1y/
1z/
1{/
0|/
0}/
x~/
x!0
x"0
x#0
0$0
0%0
0&0
0'0
0(0
x)0
x*0
x+0
x,0
0-0
0.0
0/0
000
010
120
030
040
050
060
070
080
x90
x:0
0;0
1<0
0=0
0>0
0?0
0@0
0A0
0B0
xC0
xD0
0E0
0F0
0G0
0H0
0I0
0J0
xK0
xL0
0M0
1N0
0O0
xP0
xQ0
xR0
xS0
0T0
0U0
1V0
0W0
0X0
0Y0
0Z0
0[0
0\0
1]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
xe0
xf0
0g0
1h0
0i0
1j0
1k0
0l0
1m0
0n0
0o0
1p0
0q0
0r0
xs0
xt0
xu0
xv0
0w0
0x0
0y0
1z0
0{0
0|0
0}0
0~0
0!1
x"1
x#1
0$1
1%1
0&1
x'1
x(1
x)1
x*1
0+1
0,1
0-1
0.1
0/1
001
011
x21
x31
041
151
061
171
081
091
0:1
0;1
0<1
0=1
1>1
1?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
1W1
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
0{3
0|3
1}3
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
0a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
xj4
1k4
xl4
1m4
xn4
1o4
xp4
1q4
xr4
1s4
xt4
1u4
xv4
1w4
xx4
1y4
xz4
1{4
x|4
1}4
x~4
1!5
x"5
1#5
x$5
1%5
1&5
1'5
x(5
1)5
1*5
1+5
1,5
1-5
x.5
1/5
105
115
025
135
145
055
x65
175
x85
195
x:5
1;5
x<5
1=5
x>5
1?5
x@5
1A5
xB5
1C5
xD5
1E5
xF5
1G5
xH5
1I5
xJ5
1K5
xL5
1M5
xN5
1O5
1P5
xQ5
1R5
1S5
xT5
1U5
1V5
xW5
1X5
1Y5
1Z5
1[5
1\5
1]5
0^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
0h5
1i5
1j5
1k5
0l5
0m5
1n5
1o5
1p5
0q5
1r5
1s5
0t5
xu5
1v5
0w5
1x5
1y5
0z5
1{5
1|5
0}5
1~5
0!6
0"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
0O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
0(7
x)7
x*7
x+7
x,7
x-7
x.7
x/7
x07
x17
x27
x37
x47
x57
x67
x77
x87
x97
x:7
x;7
x<7
x=7
x>7
x?7
x@7
xA7
xB7
xC7
xD7
xE7
xF7
xG7
xH7
xI7
xJ7
xK7
xL7
xM7
xN7
xO7
xP7
xQ7
xR7
xS7
xT7
xU7
xV7
xW7
xX7
xY7
xZ7
x[7
x\7
x]7
x^7
x_7
x`7
xa7
xb7
xc7
xd7
xe7
xf7
xg7
xh7
1i7
1j7
1k7
1l7
1m7
1n7
0o7
1p7
1q7
1r7
1s7
1t7
1v7
1w7
1x7
1y7
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
1+8
0,8
0-8
1.8
1/8
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0`
0a
0b
0W
0X
0Y
0>
0?
0@
0A
0Z
0[
0\
0]
0^
0_
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0c
0d
0e
0f
0g
0h
0i
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
09
0:
0;
0<
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0y#
0z#
0{#
0|#
0&$
0;$
0<$
0Q$
0R$
0g$
0h$
0}$
0~$
05%
06%
0K%
0L%
0a%
0b%
0w%
0x%
0/&
00&
0E&
0F&
0[&
0\&
0q&
0r&
0)'
0*'
0?'
0@'
0U'
0V'
0k'
xX1
xY1
xZ1
x[1
x\1
x]1
x^1
x_1
x`1
xa1
xb1
xc1
xd1
0e1
xf1
xg1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
x*2
x+2
x,2
x-2
x.2
x/2
x02
x12
x22
x32
x42
x52
x62
072
x82
x92
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1u7
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
$end
#10000
1!
1("
1i)
0/8
1)2
0D*
1H*
1N*
1Q*
1R*
1e*
1f*
1i*
1.+
0H+
0d+
1o7
125
0*5
0b5
0f5
0g5
0s5
0P5
0i7
0d5
1(7
0Q*
1d+
0T+
0k*
1J+
1U+
1/+
1l'
1,)
1<)
0)5
015
0'7
155
1,8
0o7
1P5
1[(
1U(
1w(
1_)
1N(
18"
1V#
1f#
1g)
0])
0b)
0c)
1n.
1|.
1./
1x"
1q"
12#
1{#
1k"
1|!
1,!
1<!
0%5
0+5
0/5
1$$
0x#
0}#
0~#
1&$
1<$
1R$
1_
1@
1e
1;
1b
12
0=
08
05
1e)
1"$
1@(
1?(
1>(
14
1f"
1g"
1h"
1l!
1k!
1j!
#20000
0!
0("
0i)
1/8
1D*
0H*
0N*
1Q*
0R*
0e*
0f*
0i*
0.+
0d+
1o7
1*5
1b5
1f5
1g5
1s5
0P5
1i7
1d5
0(7
1K+
1Y+
1`+
1F+
1Q+
0Z+
1p.
0Q*
1d+
15/
1!/
0\+
1T+
1~.
1k*
1H+
0J+
0U+
0/+
1)5
115
1'7
025
055
0w2
0,8
033
0k7
0o7
1P5
0{2
0.3
0}2
0t6
0"7
0&7
0[(
0U(
0w(
0_)
0N(
11/
0]+
1q.
0[+
0g)
1])
1b)
1c)
0q.
1v.
05/
1&/
0K+
0Y+
0n.
0|.
0./
0-3
023
0x"
0q"
02#
0{#
0k"
1R+
0!/
1^+
0X,
1%5
1+5
1/5
1"7
1&7
0x6
1k7
0}6
1-3
0$$
1x#
1}#
1~#
0&$
0<$
0R$
0_
0@
0e
0;
0b
013
133
0.4
02
1=
18
15
0e)
1w.
1'/
1q.
0F+
0Q+
1Z+
0p.
1!/
0`+
0~.
1Y,
0#-
1S+
0=2
1w2
1t6
033
1{2
1.3
1}2
0-3
0w6
0|6
0"$
1i'
1h'
1_'
1^'
1S'
1R'
1I'
1H'
1='
1<'
13'
12'
1''
1&'
1{&
1z&
1o&
1n&
1e&
1d&
1Y&
1X&
1O&
1N&
1C&
1B&
19&
18&
1-&
1,&
1#&
1"&
1u%
1t%
1k%
1j%
1_%
1^%
1U%
1T%
1I%
1H%
1?%
1>%
13%
12%
1)%
1(%
1{$
1z$
1q$
1p$
1e$
1d$
1[$
1Z$
1O$
1N$
1E$
1D$
19$
18$
1/$
1.$
0@(
0?(
0>(
1$-
0,-
0q.
1[+
0%7
1j'
1`'
1T'
1J'
1>'
14'
1('
1|&
1p&
1f&
1Z&
1P&
1D&
1:&
1.&
1$&
1v%
1l%
1`%
1V%
1J%
1@%
14%
1*%
1|$
1r$
1f$
1\$
1P$
1F$
1:$
10$
04
1y.
1)/
0v.
0&/
071
1-3
0<2
0f"
0g"
0h"
0R+
1k.
0!/
1\+
1--
07-
1a4
1x6
1}6
0%8
0&8
0l!
0k!
0j!
1N)
1M)
0;2
133
0'8
1.4
1L)
1V+
0w.
0'/
18-
0A-
01/
1]+
1t#
1u#
0S+
1I+
123
0:2
1w6
1|6
0$7
1v#
0i'
0h'
0_'
0^'
0S'
0R'
0I'
0H'
0='
0<'
03'
02'
0''
0&'
0{&
0z&
0o&
0n&
0e&
0d&
0Y&
0X&
0O&
0N&
0C&
0B&
09&
08&
0-&
0,&
0#&
0"&
0u%
0t%
0k%
0j%
0_%
0^%
0U%
0T%
0I%
0H%
0?%
0>%
03%
02%
0)%
0(%
0{$
0z$
0q$
0p$
0e$
0d$
0[$
0Z$
0O$
0N$
0E$
0D$
09$
08$
0/$
0.$
1y
1x
1|(
1{(
0^+
1X,
1B-
020
005
1%7
0j'
0`'
0T'
0J'
0>'
04'
0('
0|&
0p&
0f&
0Z&
0P&
0D&
0:&
0.&
0$&
0v%
0l%
0`%
0V%
0J%
0@%
04%
0*%
0|$
0r$
0f$
0\$
0P$
0F$
0:$
00$
1z
1z(
0y.
0)/
043
113
1D#
1E#
0k.
130
0<0
0Y,
1#-
1%8
1&8
1F#
10
1/
0N)
0M)
1=2
003
1'8
11
0L)
0V+
0$-
1,-
1=0
0N0
0t#
0u#
0I+
0/3
1<2
1$7
0v#
0y
0x
0|(
0{(
1O0
0h0
0--
17-
105
0z
0z(
1;2
0A2
0D#
0E#
08-
1A-
1i0
0%1
0F#
00
0/
0@2
1:2
01
1&1
051
0B-
120
143
0?2
030
1<0
161
171
0>2
103
0=0
1N0
0a4
1/3
0O0
1h0
1A2
0i0
1%1
1@2
0&1
151
1?2
061
1>2
#30000
1!
1("
1i)
0/8
1w1
0D*
1H*
1N*
1Q*
1R*
1e*
1f*
1i*
1.+
0H+
0d+
0R2
1o7
125
0*5
0b5
0f5
0g5
0s5
0P5
0i7
0d5
1(7
0j)
1k)
0B*
1K*
1O*
1Y*
1a*
0e*
0i*
1{*
0.+
0Q*
1d+
0T+
0k*
1J+
1U+
1/+
1*5
0v5
1b5
1g5
0k5
0e4
0e5
0x3
1q5
1|'
0)5
015
0'7
155
1,8
0o7
1P5
1[(
1U(
1w(
1_)
1N(
1D*
0H*
1S*
1X*
0_*
0`*
0f*
1L*
1z*
1P*
1j*
17+
1Z*
1b*
1p*
1-+
1H+
0J+
0U+
0/+
1H"
1g)
0])
0b)
0c)
1n.
1|.
1./
1)5
115
1'7
025
045
0\5
0j5
0d4
0`5
0a5
0Z5
0x5
0n5
1f5
1l5
1m5
0f4
0N6
1d5
0(7
1x"
1q"
12#
1{#
1k"
1L!
1Y(
0[(
0N(
0%5
0+5
0/5
1$$
0x#
0}#
0~#
1&$
1<$
1R$
1_
1@
1e
1;
1b
1e*
1T+
1M*
0d+
08+
1f+
1[*
1O+
1z.
0H+
1X+
0n.
0|.
0./
1t"
0x"
0k"
12
0=
08
05
1e)
1F+
1Q+
0Z+
1p.
1!/
0\+
1`+
1~.
1%5
1+5
1/5
0#7
125
0-5
0c4
0M6
0r7
1^5
1o7
0]5
0,8
0g5
0&$
0<$
0R$
1[
0_
0b
1\(
1Q(
1X(
1S(
0U(
0w(
0_)
0w2
0t6
033
0{2
0.3
0}2
1"$
0g)
1])
1b)
1c)
1@(
1?(
1>(
1g*
1?+
1E+
1M+
1g+
1]*
0j0
0M.
1{.
1Y+
0F+
0Q+
1Z+
0p.
0!/
1\+
0`+
0~.
11/
0]+
1q.
0[+
1w"
1n"
1u"
1l"
0q"
02#
0{#
14
1R+
1&/
0-3
023
1w2
1t6
133
1{2
1.3
1}2
0"7
0,5
1O6
1"6
0K6
0p7
0s7
0X5
0U5
0*8
0$$
1x#
1}#
1~#
1f"
1g"
1h"
1^
1Y
1W
1\
0@
0e
0;
0@(
0?(
0>(
1^(
1s(
1P(
1N(
1!/
0\+
1^+
0X,
01/
1]+
0q.
1[+
0x6
0.4
02
1=
18
15
1l!
1k!
1j!
0e)
0h*
0w*
0"+
0(+
00+
0:+
0@+
0\,
0'-
02-
0<-
0~/
0)0
0P0
0s0
0'1
1}+
0r+
1~+
1p.
1F+
1Q+
1r.
0q+
1s.
1N+
0h+
1#/
0#,
1"/
13/
0.,
12/
13,
16,
0N,
1S,
1V,
0x,
1},
1!-
06.
1`.
1_.
0I.
1o+
0i+
1*,
0$,
1+,
1/,
0I,
11,
1O,
0s,
1Q,
1y,
0'.
1{,
1B.
07.
1C.
1V.
1W.
0J.
1l0
1|.
1u.
0R+
0&/
17/
1v.
1-3
123
013
033
0f"
0g"
0h"
1{"
16#
1i"
1k"
1S+
1'/
0!/
1\+
0^+
1X,
1Y,
0#-
11/
0]+
0}6
0p6
1x6
1.4
0~6
0+5
0~5
0M3
0Z3
0]3
0^3
0m3
0n3
0V2
0W2
0b2
0c2
0l2
0m2
0z2
0\3
0j3
0k3
0l3
0T2
0U2
0`2
0a2
0k2
0j2
0s2
0r2
0|2
0x2
0y2
0.3
0}2
0{2
0t2
0u2
1+7
1/7
137
1?7
1;7
1C7
1G7
1K7
1O7
1g7
1c7
1_7
1[7
1W7
1S7
177
0"$
1<$
0l!
0k!
0j!
1D
1i
1b
1`
1.(
1/(
1&/
19,
07/
0v.
1K.
0y/
1?.
08.
13.
0(.
1t,
0v-
1J,
0n,
1%,
0D,
1n+
0j+
0W.
0B.
0y,
0O,
0/,
0*,
0o+
0}+
1z+
0s+
023
0=2
113
133
0w6
0%7
1j'
1h'
1`'
1^'
1T'
1R'
1J'
1H'
1>'
1<'
14'
12'
1('
1&'
1|&
1z&
1p&
1n&
1f&
1d&
1Z&
1X&
1P&
1N&
1D&
1B&
1:&
18&
1.&
1,&
1$&
1"&
1v%
1t%
1l%
1j%
1`%
1^%
1V%
1T%
1J%
1H%
1@%
1>%
14%
12%
1*%
1(%
1|$
1z$
1r$
1p$
1f$
1d$
1\$
1Z$
1P$
1N$
1F$
1D$
1:$
18$
10$
1.$
04
1!,
1R+
1$/
1t.
1,,
1}0
0p.
1}.
0S+
0'/
18/
1w.
1^+
0X,
1$-
0,-
0Y,
1#-
01/
1]+
0o2
1u2
1z2
1m2
1c2
1W2
1n3
1^3
1M3
0v2
0e2
0Y2
0p3
0`3
0O3
0@3
1}6
1p6
0g6
0x6
1X"
1W"
1k.
1)/
0&/
09,
1Z,
071
17/
1t+
0?,
1m+
0k+
1E,
0i,
1o,
0g-
1$.
0w-
10.
0).
19.
0f/
100
0z/
123
1=2
0<2
013
0|6
0o6
1w6
1%7
1{2
0{5
0u6
0!7
0z6
0.4
0{6
0j'
1i'
0h'
1g'
0`'
1_'
0^'
1]'
0T'
1S'
0R'
1Q'
0J'
1I'
0H'
1G'
0>'
1='
0<'
1;'
04'
13'
02'
11'
0('
1''
0&'
1%'
0|&
1{&
0z&
1y&
0p&
1o&
0n&
1m&
0f&
1e&
0d&
1c&
0Z&
1Y&
0X&
1W&
0P&
1O&
0N&
1M&
0D&
1C&
0B&
1A&
0:&
19&
08&
17&
0.&
1-&
0,&
1+&
0$&
1#&
0"&
1!&
0v%
1u%
0t%
1s%
0l%
1k%
0j%
1i%
0`%
1_%
0^%
1]%
0V%
1U%
0T%
1S%
0J%
1I%
0H%
1G%
0@%
1?%
0>%
1=%
04%
13%
02%
11%
0*%
1)%
0(%
1'%
0|$
1{$
0z$
1y$
0r$
1q$
0p$
1o$
0f$
1e$
0d$
1c$
0\$
1[$
0Z$
1Y$
0P$
1O$
0N$
1M$
0F$
1E$
0D$
1C$
0:$
19$
08$
17$
00$
1/$
0.$
1-$
1\!
1[!
1?(
1'/
1:,
1@/
08/
0w.
0!,
1|+
0^+
1X,
0$-
1,-
1--
07-
1Y,
0#-
1~.
053
0B3
0Q3
0b3
0r3
0[2
0p2
0g2
0p6
1a4
0/4
1g6
1x6
0%8
0'8
1N)
1L)
0#/
1#,
0"/
1&,
1S+
03/
1.,
02/
10,
14/
0k.
0)/
1:/
1y.
19,
1%-
0Z,
07/
1'0
0{/
1r/
0g/
1*.
0W/
1!.
0x-
1s-
0h-
1j,
0X-
1l+
0=,
1@,
0d,
0w2
0=2
0;2
1<2
113
0v6
1{6
1|6
1o6
0#8
0w6
1g"
0i'
1h'
0g'
1f'
0_'
1^'
0]'
1\'
0S'
1R'
0Q'
1P'
0I'
1H'
0G'
1F'
0='
1<'
0;'
1:'
03'
12'
01'
10'
0''
1&'
0%'
1$'
0{&
1z&
0y&
1x&
0o&
1n&
0m&
1l&
0e&
1d&
0c&
1b&
0Y&
1X&
0W&
1V&
0O&
1N&
0M&
1L&
0C&
1B&
0A&
1@&
09&
18&
07&
16&
0-&
1,&
0+&
1*&
0#&
1"&
0!&
1~%
0u%
1t%
0s%
1r%
0k%
1j%
0i%
1h%
0_%
1^%
0]%
1\%
0U%
1T%
0S%
1R%
0I%
1H%
0G%
1F%
0?%
1>%
0=%
1<%
03%
12%
01%
10%
0)%
1(%
0'%
1&%
0{$
1z$
0y$
1x$
0q$
1p$
0o$
1n$
0e$
1d$
0c$
1b$
0[$
1Z$
0Y$
1X$
0O$
1N$
0M$
1L$
0E$
1D$
0C$
1B$
09$
18$
07$
16$
0/$
1.$
0-$
1,$
1@+
1D+
10+
0'/
0:,
0@/
1[,
1G/
18/
1y+
1$-
0,-
18-
0A-
0--
17-
0Y,
1#-
0]2
0h2
0t3
0d3
0S3
0D3
073
0U4
1p6
1/4
004
0g6
0&8
0$8
1%8
1'8
0r6
1k2
1j2
0%7
1s2
1r2
1t#
1v#
1j'
1`'
1T'
1J'
1>'
14'
1('
1|&
1p&
1f&
1Z&
1P&
1D&
1:&
1.&
1$&
1v%
1l%
1`%
1V%
1J%
1@%
14%
1*%
1|$
1r$
1f$
1\$
1P$
1F$
1:$
10$
1k!
1M)
1O)
0N)
0L)
1)/
1"+
0:/
0y.
1#/
0#,
1"/
0&,
09,
0%-
11-
1Z,
1e,
0N-
1>,
0b,
1d-
0Y-
1p-
0i-
1y-
0M/
1c/
0X/
1o/
0h/
1|/
0]0
01,
1K,
1/,
1',
1$,
1=2
1;2
0:2
0<2
0m6
0o6
0"8
1#8
1w6
0_7
0Y5
0g7
0h'
1g'
0f'
1e'
0^'
1]'
0\'
1['
0R'
1Q'
0P'
1O'
0H'
1G'
0F'
1E'
0<'
1;'
0:'
19'
02'
11'
00'
1/'
0&'
1%'
0$'
1#'
0z&
1y&
0x&
1w&
0n&
1m&
0l&
1k&
0d&
1c&
0b&
1a&
0X&
1W&
0V&
1U&
0N&
1M&
0L&
1K&
0B&
1A&
0@&
1?&
08&
17&
06&
15&
0,&
1+&
0*&
1)&
0"&
1!&
0~%
1}%
0t%
1s%
0r%
1q%
0j%
1i%
0h%
1g%
0^%
1]%
0\%
1[%
0T%
1S%
0R%
1Q%
0H%
1G%
0F%
1E%
0>%
1=%
0<%
1;%
02%
11%
00%
1/%
0(%
1'%
0&%
1%%
0z$
1y$
0x$
1w$
0p$
1o$
0n$
1m$
0d$
1c$
0b$
1a$
0Z$
1Y$
0X$
1W$
0N$
1M$
0L$
1K$
0D$
1C$
0B$
1A$
08$
17$
06$
15$
0.$
1-$
0,$
1+$
1z
1x
1|(
1z(
0$/
1k.
0@+
0D+
00+
1(+
1:+
1>+
1V+
1:,
1@/
1d.
1i.
0[,
0G/
08/
1C,
0$-
1,-
08-
1A-
1B-
020
1--
07-
0c2
1b2
0N4
0W4
093
0F3
0U3
0f3
0^2
0v3
0/4
0J6
104
1g6
0s2
0r2
1&8
1$8
0W7
0%8
1u#
1s#
0t#
0v#
0M)
0O)
1~(
1P)
1N)
0)/
0"+
1w*
1:/
1%-
1;-
01-
0Z,
1D,
1F,
1L,
1^0
0p0
1i/
0V0
1`/
0Y/
1T/
0N/
1j-
0H/
1a-
0Z-
1c,
0L-
1U-
0O-
0+,
1*,
0$,
0;2
043
1:2
1<2
0d6
1o6
1"8
0!8
0#8
0$7
0V5
0c7
0[7
1_7
1Y5
1g7
0'8
1z6
1D#
1F#
0g'
1f'
0e'
1d'
0]'
1\'
0['
1Z'
0Q'
1P'
0O'
1N'
0G'
1F'
0E'
1D'
0;'
1:'
09'
18'
01'
10'
0/'
1.'
0%'
1$'
0#'
1"'
0y&
1x&
0w&
1v&
0m&
1l&
0k&
1j&
0c&
1b&
0a&
1`&
0W&
1V&
0U&
1T&
0M&
1L&
0K&
1J&
0A&
1@&
0?&
1>&
07&
16&
05&
14&
0+&
1*&
0)&
1(&
0!&
1~%
0}%
1|%
0s%
1r%
0q%
1p%
0i%
1h%
0g%
1f%
0]%
1\%
0[%
1Z%
0S%
1R%
0Q%
1P%
0G%
1F%
0E%
1D%
0=%
1<%
0;%
1:%
01%
10%
0/%
1.%
0'%
1&%
0%%
1$%
0y$
1x$
0w$
1v$
0o$
1n$
0m$
1l$
0c$
1b$
0a$
1`$
0Y$
1X$
0W$
1V$
0M$
1L$
0K$
1J$
0C$
1B$
0A$
1@$
07$
16$
05$
14$
0-$
1,$
0+$
1*$
0z
1y
0x
1w
1{(
1}(
0|(
0z(
1L)
10+
0(+
0:+
0>+
0V+
1$/
0:,
0@/
0d.
0i.
1[.
1b.
1[,
1G/
1h,
18-
0A-
130
0<0
0B-
120
0--
17-
0m2
1l2
0h3
0w3
0W3
0H3
0;3
0Y4
0P4
0I4
0X2
1/4
1J6
0A6
004
0$8
0S7
1W7
1%8
0u#
0s#
1B#
1r#
1t#
11
1/
1O)
1!)
1Q)
0~(
0P)
0N)
1D+
1@+
1"+
1\,
0w*
0:/
0%-
0;-
1E-
11-
0%,
1P-
1M-
1[-
1I/
1O/
1Z/
1W0
1q0
1k,
1i,
1;2
143
003
0:2
0]6
0"8
0~7
1!8
1#8
0z6
1$7
1V5
1c7
1[7
0_7
1E#
1C#
0D#
0F#
1v#
0f'
1e'
0d'
1c'
0\'
1['
0Z'
1Y'
0P'
1O'
0N'
1M'
0F'
1E'
0D'
1C'
0:'
19'
08'
17'
00'
1/'
0.'
1-'
0$'
1#'
0"'
1!'
0x&
1w&
0v&
1u&
0l&
1k&
0j&
1i&
0b&
1a&
0`&
1_&
0V&
1U&
0T&
1S&
0L&
1K&
0J&
1I&
0@&
1?&
0>&
1=&
06&
15&
04&
13&
0*&
1)&
0(&
1'&
0~%
1}%
0|%
1{%
0r%
1q%
0p%
1o%
0h%
1g%
0f%
1e%
0\%
1[%
0Z%
1Y%
0R%
1Q%
0P%
1O%
0F%
1E%
0D%
1C%
0<%
1;%
0:%
19%
00%
1/%
0.%
1-%
0&%
1%%
0$%
1#%
0x$
1w$
0v$
1u$
0n$
1m$
0l$
1k$
0b$
1a$
0`$
1_$
0X$
1W$
0V$
1U$
0L$
1K$
0J$
1I$
0B$
1A$
0@$
1?$
06$
15$
04$
13$
0,$
1+$
0*$
1)$
0y
1x
0w
1v
1-
0{(
0}(
1|(
00+
1(+
1d.
1i.
1Q.
1Y.
0[.
0b.
0[,
0G/
1W-
0,,
08-
1A-
030
1<0
1=0
0N0
1B-
020
0F4
0K4
0R4
0[4
0=3
0J3
0i3
0Y3
1e2
0J6
096
1A6
104
1$8
1S7
0O7
0W7
0g7
0Y5
1s#
1A#
1q#
0B#
0r#
0t#
01
10
0/
1.
1z
0O)
0!)
0Q)
1R)
1")
1~(
1P)
1z(
0"+
0\,
1'-
1w*
1;-
160
0E-
01-
1X-
1\-
043
0/3
103
1:2
1u6
0V6
1"8
1~7
0}7
0!8
0[7
1_7
0E#
0C#
1D#
0e'
1d'
0c'
1b'
0['
1Z'
0Y'
1X'
0O'
1N'
0M'
1L'
0E'
1D'
0C'
1B'
09'
18'
07'
16'
0/'
1.'
0-'
1,'
0#'
1"'
0!'
1~&
0w&
1v&
0u&
1t&
0k&
1j&
0i&
1h&
0a&
1`&
0_&
1^&
0U&
1T&
0S&
1R&
0K&
1J&
0I&
1H&
0?&
1>&
0=&
1<&
05&
14&
03&
12&
0)&
1(&
0'&
1&&
0}%
1|%
0{%
1z%
0q%
1p%
0o%
1n%
0g%
1f%
0e%
1d%
0[%
1Z%
0Y%
1X%
0Q%
1P%
0O%
1N%
0E%
1D%
0C%
1B%
0;%
1:%
09%
18%
0/%
1.%
0-%
1,%
0%%
1$%
0#%
1"%
0w$
1v$
0u$
1t$
0m$
1l$
0k$
1j$
0a$
1`$
0_$
1^$
0W$
1V$
0U$
1T$
0K$
1J$
0I$
1H$
0A$
1@$
0?$
1>$
05$
14$
03$
12$
0+$
1*$
0)$
1($
0x
1w
0v
1u
0-
1,
1}(
0|(
0(+
0d.
0i.
0Q.
0Y.
1G-
1O.
1[.
1b.
1T-
130
0<0
1O0
0h0
0=0
1N0
0B-
120
1J6
196
026
0A6
0S7
0K7
1O7
1W7
0s#
0A#
0q#
1p#
1@#
1B#
1r#
1F#
00
1/
0.
1!)
1Q)
1S)
1#)
0R)
0")
0~(
0P)
1\,
12-
0'-
0w*
13/
0.,
12/
00,
04/
0;-
060
1@0
1E-
1]-
1Y-
143
1/3
0A2
003
0H6
0~7
0|7
1}7
1!8
1[7
1C#
0D#
0d'
1c'
0b'
1a'
0Z'
1Y'
0X'
1W'
0N'
1M'
0L'
1K'
0D'
1C'
0B'
1A'
08'
17'
06'
15'
0.'
1-'
0,'
1+'
0"'
1!'
0~&
1}&
0v&
1u&
0t&
1s&
0j&
1i&
0h&
1g&
0`&
1_&
0^&
1]&
0T&
1S&
0R&
1Q&
0J&
1I&
0H&
1G&
0>&
1=&
0<&
1;&
04&
13&
02&
11&
0(&
1'&
0&&
1%&
0|%
1{%
0z%
1y%
0p%
1o%
0n%
1m%
0f%
1e%
0d%
1c%
0Z%
1Y%
0X%
1W%
0P%
1O%
0N%
1M%
0D%
1C%
0B%
1A%
0:%
19%
08%
17%
0.%
1-%
0,%
1+%
0$%
1#%
0"%
1!%
0v$
1u$
0t$
1s$
0l$
1k$
0j$
1i$
0`$
1_$
0^$
1]$
0V$
1U$
0T$
1S$
0J$
1I$
0H$
1G$
0@$
1?$
0>$
1=$
04$
13$
02$
11$
0*$
1)$
0($
1'$
0w
1v
0u
1t
11
1-
0,
1+
0}(
1Q.
1Y.
180
1Q1
0G-
0O.
0[.
0b.
030
1<0
0O0
1h0
1i0
0%1
1=0
0N0
096
0,6
126
1A6
1r6
0k2
0j2
1S7
1K7
0G7
0O7
1A#
1q#
1o#
1?#
0p#
0@#
0B#
0r#
0/
1.
0!)
0Q)
0S)
0#)
1T)
1$)
1R)
1")
0\,
02-
1<-
1'-
0[-
1_-
160
1H0
0@0
0E-
171
1Z-
1^-
11,
0K,
0/,
0/3
0@2
1A2
103
1~7
1|7
0{7
0}7
0C#
0c'
1b'
0a'
0Y'
1X'
0W'
0M'
1L'
0K'
0C'
1B'
0A'
07'
16'
05'
0-'
1,'
0+'
0!'
1~&
0}&
0u&
1t&
0s&
0i&
1h&
0g&
0_&
1^&
0]&
0S&
1R&
0Q&
0I&
1H&
0G&
0=&
1<&
0;&
03&
12&
01&
0'&
1&&
0%&
0{%
1z%
0y%
0o%
1n%
0m%
0e%
1d%
0c%
0Y%
1X%
0W%
0O%
1N%
0M%
0C%
1B%
0A%
09%
18%
07%
0-%
1,%
0+%
0#%
1"%
0!%
0u$
1t$
0s$
0k$
1j$
0i$
0_$
1^$
0]$
0U$
1T$
0S$
0I$
1H$
0G$
0?$
1>$
0=$
03$
12$
01$
0)$
1($
0'$
0-
1,
0+
1*
0v
1u
0t
1s
0Q.
0Y.
080
0Q1
1B0
1R1
1G-
1O.
1O0
0h0
1&1
051
0i0
1%1
0=0
1N0
1c2
0b2
0a4
196
1,6
0'6
026
0I3
1J3
0K7
0C7
1G7
1O7
0A#
0q#
0o#
0?#
1n#
1>#
1p#
1@#
0.
1S)
1#)
1U)
1%)
0T)
0$)
0R)
0")
12-
1)0
0<-
0'-
060
0H0
1b0
1@0
0L,
0_-
1[-
1/3
1@2
0?2
0A2
0|7
0z7
1{7
1}7
0b'
1a'
0X'
1W'
0L'
1K'
0B'
1A'
06'
15'
0,'
1+'
0~&
1}&
0t&
1s&
0h&
1g&
0^&
1]&
0R&
1Q&
0H&
1G&
0<&
1;&
02&
11&
0&&
1%&
0z%
1y%
0n%
1m%
0d%
1c%
0X%
1W%
0N%
1M%
0B%
1A%
08%
17%
0,%
1+%
0"%
1!%
0t$
1s$
0j$
1i$
0^$
1]$
0T$
1S$
0H$
1G$
0>$
1=$
02$
11$
0($
1'$
0,
1+
0*
1)
0u
1t
0s
1r
1`-
180
1Q1
1J0
1S1
0B0
0R1
0G-
0O.
0O0
1h0
0&1
151
161
1i0
0%1
0J3
1I3
1X2
0,6
0#6
1'6
126
1K7
1C7
0?7
0G7
1o#
1?#
1m#
1=#
0n#
0>#
0p#
0@#
0S)
0#)
0U)
0%)
1V)
1&)
1T)
1$)
02-
0)0
1~/
1<-
1H0
1~0
0b0
0@0
0@2
0>2
1?2
1A2
1|7
1z7
0y7
0{7
0?6
0a'
0W'
0K'
0A'
05'
0+'
0}&
0s&
0g&
0]&
0Q&
0G&
0;&
01&
0%&
0y%
0m%
0c%
0W%
0M%
0A%
07%
0+%
0!%
0s$
0i$
0]$
0S$
0G$
0=$
01$
0'$
0t
1s
0r
1q
0+
1*
0)
1(
080
0Q1
0J0
0S1
1d0
1T1
1B0
1R1
0`-
1&1
051
061
0i0
1%1
1,6
1#6
024
0'6
0C7
0;7
1?7
1G7
0o#
0?#
0m#
0=#
1l#
1<#
1n#
1>#
1U)
1%)
1W)
1')
0V)
0&)
0T)
0$)
0j-
1H/
1n-
1o-
0I/
1K/
1L/
1)0
1h*
0~/
0<-
0H0
0~0
101
1b0
1@2
1>2
0?2
1?6
0z7
0x7
1y7
1{7
0s
1r
0q
1p
0*
1)
0(
1'
1J0
1S1
1!1
1U1
0d0
0T1
0B0
0R1
0&1
151
161
0#6
034
124
1'6
1C7
1;7
077
0?7
076
0<3
1=3
0>6
0G3
1H3
1m#
1=#
1k#
1;#
0l#
0<#
0n#
0>#
0U)
0%)
0W)
0')
1X)
1()
1V)
1&)
0)0
0h*
1P0
1~/
1j-
0H/
0n-
0o-
0K/
0L/
1~0
001
0b0
0>2
1?2
1z7
1x7
0w7
0y7
0r
1q
0p
1o
0)
1(
0'
1&
0y-
1M/
1}-
1~-
0T/
1N/
0O/
1U/
1R/
1S/
1V/
0J0
0S1
0!1
0U1
111
1V1
1d0
1T1
061
1#6
134
024
176
1<3
1>6
1G3
0H3
0;7
037
177
1?7
0m#
0=#
0k#
0;#
1j#
1:#
1l#
1<#
1W)
1')
1Y)
1))
0X)
0()
0V)
0&)
1h*
1s0
0P0
0~/
0~0
101
1I/
1>2
0x7
0v7
1w7
1y7
066
006
0Z4
0:3
1[4
1;3
0=6
0E3
1F3
0q
1p
0o
1n
0(
1'
0&
1%
1y-
0M/
0}-
0~-
0U/
0R/
0S/
0V/
1!1
1U1
011
0V1
0d0
0T1
0=3
034
124
1;7
137
0/7
077
1k#
1;#
1i#
19#
0j#
0:#
0l#
0<#
0W)
0')
0Y)
0))
1Z)
1*)
1X)
1()
0*.
1W/
1..
1/.
0`/
1Y/
0Z/
1a/
1^/
1_/
1b/
0c/
1X/
1d/
1e/
0h*
0s0
1'1
1P0
001
1x7
1v7
0w7
166
106
1Z4
1:3
1=6
1E3
0F3
0p
1o
0n
1m
0'
1&
0%
1$
0!1
0U1
111
1V1
1T/
0N/
134
037
0+7
1/7
177
056
083
193
0/6
0*6
0Q4
0X4
1R4
1Y4
0<6
0C3
1D3
0k#
0;#
0i#
09#
1h#
18#
1j#
1:#
1Y)
1))
1[)
1+)
0Z)
0*)
0X)
0()
1*.
0W/
0..
0/.
0a/
0^/
0_/
0b/
0d/
0e/
1s0
0'1
0P0
0;3
0v7
1w7
0o
1n
0m
1l
0&
1%
0$
1#
09.
1f/
1=.
1>.
0i/
1V0
1m/
1n/
0W0
1Y0
1Z0
0o/
1h/
1p/
1q/
0r/
1g/
1s/
1t/
011
0V1
1O/
137
1+7
0/7
156
183
1/6
1*6
1Q4
1X4
1<6
1C3
0D3
1i#
19#
1g#
17#
0h#
08#
0j#
0:#
0Y)
0))
0[)
0+)
1Z)
1*)
0s0
1'1
1c/
0X/
0[4
1v7
046
063
173
0.6
0V4
1W4
0%6
0J4
1K4
0)6
0O4
1P4
0;6
0A3
1B3
0n
1m
0l
1k
0%
1$
0#
1"
19.
0f/
0=.
0>.
0m/
0n/
0Y0
0Z0
0p/
0q/
0s/
0t/
093
0+7
1/7
0i#
09#
0g#
07#
1h#
18#
1[)
1+)
0Z)
0*)
1G.
0K.
1y/
1x/
0|/
1]0
1\0
0^0
1p0
1o0
0q0
1&0
0'0
1{/
1/0
000
1z/
0'1
1`/
0Y/
146
163
1.6
1V4
1%6
1J4
1)6
1O4
1;6
1A3
0B3
0m
1l
0k
0$
1#
0"
1r/
0g/
0Y4
1+7
153
0>3
1U4
0\4
1F4
0G4
1I4
0L4
1N4
0S4
1@3
0K3
1g#
17#
0h#
08#
0[)
0+)
0G.
1K.
0y/
0x/
0\0
0o0
0&0
0/0
1Z/
073
0l
1k
0#
1"
1o/
0h/
0R4
1>3
1\4
1G4
1L4
1S4
0@3
1K3
0g#
07#
100
0z/
0W4
0k
0"
1i/
0V0
053
1'0
0{/
0P4
1W0
0U4
1|/
0]0
0K4
0N4
1^0
0p0
0I4
1q0
0F4
#40000
0!
0("
0i)
1/8
0L*
0N*
0P*
0R*
0X*
0e*
0j*
0p*
0z*
0{*
0-+
07+
0z.
1-5
1`5
145
1v5
1x5
1\5
1a5
1g5
1f4
1s5
1Z5
1i7
1n5
0M*
1u*
1Q*
0[*
0O+
0g*
1k*
1I+
0X+
18+
0f+
0{.
1,5
1r7
0^5
1#7
005
055
1*8
1c4
1M6
0P5
0+8
1]5
0Y(
0X(
0\(
0Q(
0N(
0S(
0Q*
0u*
0D+
1H+
1d+
0v*
0'+
09+
0&-
0H-
0R.
0e.
1l.
0*/
0A/
090
0C0
0K0
0e0
0"1
021
15/
0]*
1j0
1M.
1&/
1K+
1n.
0Y+
0?+
0M+
0u.
0g+
0|.
0t"
0u"
0w"
0n"
0k"
0l"
1+5
1p7
1~6
1s7
1U5
1"7
0/5
0&7
0x6
0O6
0"6
1K6
0k7
1,7
107
147
187
1<7
1@7
1X7
1`7
0h7
1P7
1H7
1D7
1L7
1d7
1\7
1T7
0o7
025
1Y5
1+8
1P5
1&$
0<$
0\
0[
0^
0Y
0W
0b
0^(
0s(
0P(
05/
0E+
0K+
0n.
0|*
0~*
0++
0;/
0=+
0W+
0*-
0\.
0?-
0I-
05-
0S.
0_,
0f.
1C+
1m.
03+
0+/
0%+
0B/
0,0
0:0
0#0
0D0
0q*
0L0
0S0
0f0
0v0
0#1
0*1
031
0l0
1'/
0F+
1o.
0Q+
0z+
1s+
0t+
1?,
1{+
1x+
0@,
1d,
1B,
0e,
1N-
1g,
0U-
1O-
0P-
1V-
1S-
0y+
0|+
1!,
1),
1,,
0C,
1H,
0h,
1m,
0T-
0W-
1`-
1c-
1f-
0$/
1r+
0N+
1h+
0#/
1#,
0"/
03/
1.,
02/
03,
06,
1N,
0S,
0V,
1x,
0},
0!-
16.
0`.
0_.
1I.
1o+
0*,
1$,
1+,
0',
1/,
01,
1O,
0Q,
1y,
0{,
1B.
0C.
0V.
1W.
0}.
0{"
06#
0i"
0M3
1Z3
1]3
0^3
1m3
0n3
1V2
0W2
1b2
0c2
0l2
1m2
0z2
1\3
1j3
1k3
1l3
1T2
1U2
1`2
1a2
1k2
1j2
1s2
1r2
1|2
1z6
0U6
0G6
0?6
1V6
1H6
0\6
1]6
0c6
1d6
0u6
0l6
0{6
1v6
1m6
0X3
0g3
1Y3
1h3
0u3
1v3
0\2
1]2
0f2
0n2
1g2
1o2
1.3
1}2
0w6
1~5
185
1j4
1:5
1l4
1<5
1n4
1>5
1p4
1@5
1r4
1B5
1t4
1N5
1"5
1(5
1T5
065
0u5
1J5
1|4
1F5
1x4
1D5
1v4
1z4
1H5
1.5
1W5
1$5
1Q5
1~4
1L5
1/5
1&7
1X5
1k7
0&$
1h'
1^'
1R'
1H'
1<'
12'
1&'
1z&
1n&
1d&
1X&
1N&
1B&
18&
1,&
1"&
1t%
1j%
1^%
1T%
1H%
1>%
12%
1(%
1z$
1p$
1d$
1Z$
1N$
1D$
18$
1.$
0D
0i
0`
0?(
0/(
1>(
0~.
1(,
0F,
1%,
0W.
1J.
0B.
17.
0y,
1'.
0O,
1s,
0/,
1I,
1*,
0o+
1i+
1z+
1P-
1U-
1e,
1@,
1t+
1p.
0!,
0o.
1}+
0r+
0z+
0t+
0~+
0{+
0x+
0@,
0B,
0e,
0g,
0U-
0P-
0V-
0S-
0}0
1)/
0%,
0(,
0),
0*,
0+,
1#/
1"/
1/,
11,
13/
12/
0E,
1G,
0k,
0H,
0J,
1n,
1L,
1M,
0j,
1l,
0\-
0m,
0o,
1g-
1q,
1r,
0a-
0[-
1b-
0^-
1_-
0`-
0c-
0d-
1e-
0]-
0f-
0j-
1H/
1n-
1o-
0I/
1K/
1L/
0p-
1i-
1q-
1r-
0s-
1h-
1t-
1u-
1$/
14/
0r.
1q+
0s.
0t.
0,,
12,
0{2
0g2
0]2
0v3
0h3
0Y3
0o2
1z2
0m2
1c2
1W2
1n3
1^3
1M3
0e2
0d2
1w2
0g"
0W"
1h"
0R+
0n+
1j+
1J,
0t,
1v-
03.
1(.
0?.
18.
0K.
1y/
0G,
0k6
1u6
1!7
1x2
1y2
0r6
0z6
0T6
0c3
1d3
0F6
0T3
1U3
076
0<3
1=3
0>6
0G3
1H3
1U6
0e3
1f3
1G6
1?6
0I3
0V3
1J3
1W3
0[6
0q3
1r3
1\6
0s3
1t3
0b6
0X2
1Y2
1c6
0Z2
1[2
0k2
0j2
0b2
0c2
0s2
0r2
1l2
1m2
1l6
1d2
1e2
0%8
1{5
1X3
1g3
1Y3
1h3
1u3
1v3
1\2
1]2
1f2
1n2
1t2
1g2
1o2
0u2
1{6
1l!
0k!
0[!
1N)
0>(
0.(
0&/
1v.
0}+
1r+
1p-
1j-
1I/
0b-
0_-
1s-
0e-
1o,
0l,
1z+
0s+
0p.
1Z2
1@3
1O3
1`3
1p3
0Y2
1v2
1.4
0#/
0"/
0/,
01,
0$/
02,
0J,
0L,
0M,
1O,
1Q,
1R,
0o,
0q,
0r,
1t,
1v,
1w,
0j-
0n-
0I/
0K/
0p-
0q-
0s-
0t-
0o-
0y-
1M/
1}-
1~-
0L/
0T/
1N/
0O/
1U/
1R/
1S/
1V/
0r-
0!.
1x-
1".
1#.
0u-
1%.
1&.
03/
02/
04/
13,
16,
17,
000
1z/
09.
1f/
00.
1).
1w-
0m+
1k+
1{2
0o2
1s3
0r3
1e3
0d3
1I3
1V3
0=3
0H3
0U3
1u2
0}6
1x6
1t#
0h"
0X"
0S+
1t+
0?,
0z+
1s+
1p2
1Q3
1B3
153
0i6
0`2
0a2
1r6
1k2
1j2
0S6
0a3
1T6
0E6
0R3
1S3
1F6
066
006
0Z4
0:3
1[4
1;3
176
0=6
0E3
1F3
1>6
1c3
1d3
1T3
1U3
1<3
1=3
1G3
1H3
0Z6
0o3
0p3
1[6
1q3
1r3
0a6
0V2
0W2
1b6
1X2
1Y2
1k6
1z6
1b2
1c2
1s2
1r2
1x
0l!
0\!
1|(
0'/
0v.
1w.
0l+
1=,
1!.
0*.
1W/
0r/
1g/
0'0
1{/
1y-
1O/
1T/
1o2
0g2
1%7
0j'
0`'
0T'
0J'
0>'
04'
0('
0|&
0p&
0f&
0Z&
0P&
0D&
0:&
0.&
0$&
0v%
0l%
0`%
0V%
0J%
0@%
04%
0*%
0|$
0r$
0f$
0\$
0P$
0F$
0:$
00$
03,
06,
0O,
0Q,
0R,
1S,
1V,
1W,
0t,
0v,
0w,
1y,
1{,
1|,
0y-
0}-
0~-
1*.
1..
1/.
0T/
0O/
0U/
0R/
0V/
0S/
0`/
1Y/
0Z/
1a/
1^/
1_/
1b/
0c/
1X/
1d/
1e/
0!.
0".
0#.
10.
11.
0$.
0%.
0&.
13.
14.
15.
07,
12.
0t+
1?,
1@,
0d,
0;3
0[4
0F3
1U4
173
1D3
0S3
1h2
0|6
1}6
1w6
1D#
1i'
0h'
1_'
0^'
1S'
0R'
1I'
0H'
1='
0<'
13'
02'
1''
0&'
1{&
0z&
1o&
0n&
1e&
0d&
1Y&
0X&
1O&
0N&
1C&
0B&
19&
08&
1-&
0,&
1#&
0"&
1u%
0t%
1k%
0j%
1_%
0^%
1U%
0T%
1I%
0H%
1?%
0>%
13%
02%
1)%
0(%
1{$
0z$
1q$
0p$
1e$
0d$
1[$
0Z$
1O$
0N$
1E$
0D$
19$
08$
1/$
0.$
0k.
0|/
1]0
0o/
1h/
1c/
0>,
1b,
0]2
1g2
0D6
1i6
0R6
0_3
0`3
1S6
1a3
1b3
0P3
0Q3
1E6
1R3
1S3
056
083
193
0/6
0*6
0Q4
0X4
1R4
1Y4
106
166
1Z4
1:3
1[4
1;3
0<6
0C3
0D3
1=6
1E3
1F3
0Y6
0m3
0n3
1Z6
1o3
1p3
0_6
0T2
0U2
1a6
1V2
1W2
1`2
1a2
1/
0)/
0w.
1y.
1e,
0N-
0@,
1d,
1`/
1Z/
1^2
093
1W4
1N4
1'8
0L)
0S,
0V,
0W,
0y,
0{,
0|,
1},
1!-
1"-
0*.
0..
0/.
19.
1=.
1>.
0c/
0d/
0`/
0Z/
0a/
0^/
0b/
0_/
1m/
1n/
0W0
1Y0
1Z0
1o/
1p/
1q/
0e/
1r/
1s/
1t/
00.
01.
02.
03.
04.
05.
1B.
1C.
1D.
1?.
1@.
1A.
0c,
1L-
1V0
0^0
1p0
0R4
0Y4
1]2
0v3
0&8
1|6
1%8
0i'
0_'
0S'
0I'
0='
03'
0''
0{&
0o&
0e&
0Y&
0O&
0C&
09&
0-&
0#&
0u%
0k%
0_%
0U%
0I%
0?%
03%
0)%
0{$
0q$
0e$
0[$
0O$
0E$
09$
0/$
1M)
0N)
0I+
0e,
1N-
1U-
0O-
1I4
1w3
0C6
0N3
0O3
0Q6
0]3
0^3
1R6
1_3
1`3
1D6
1P3
1Q3
046
063
073
156
0.6
0V4
0W4
0%6
0J4
1K4
0)6
0O4
1*6
1/6
1Q4
1X4
1R4
1Y4
183
193
0;6
0A3
0B3
1<6
1C3
1D3
0X6
0k3
0l3
1Y6
1m3
1n3
1_6
1T2
1U2
0v#
0y.
1V+
0q0
1W0
0M-
0h3
1v3
105
1u#
0t#
0z
0z(
0},
0!-
0"-
09.
0=.
0>.
1G.
1K.
1N.
0o/
0p/
0i/
0m/
0W0
0Y0
0n/
1x/
1|/
1}/
0Z0
1\0
1^0
1o0
1q0
0q/
1&0
1'0
1(0
0r/
0s/
0t/
1/0
100
110
0?.
0@.
0B.
0C.
0D.
1`.
1_.
1a.
0A.
1V.
1W.
1X.
1_0
1P-
0U-
1O-
1i3
0K4
1F4
0$7
1&8
1y
0x
1{(
0M)
0|(
1h3
0Y3
0$6
0B6
0M3
0Z3
1C6
014
0\3
0j3
1Q6
1]3
1^3
1N3
1O3
036
053
0>3
146
163
173
0-6
0U4
0\4
1.6
0F4
0G4
0I4
0L4
1%6
0(6
0N4
0S4
1)6
1J4
1K4
1O4
1P4
1V4
1W4
0:6
0@3
0K3
1;6
1A3
1B3
1X6
1k3
1l3
0F#
0V+
0P-
1E#
0u#
0D#
01
0G.
0K.
0N.
0x/
0|/
0}/
0\0
0^0
0o0
0q0
0_0
0&0
0'0
0(0
0/0
000
010
0`.
0_.
0a.
0V.
0W.
0X.
1Y3
1$7
10
0/
0y
0{(
1B6
1M3
1Z3
114
1\3
1j3
136
153
1>3
1-6
1U4
1\4
1$6
1F4
1G4
1I4
1L4
1(6
1N4
1S4
1:6
1@3
1K3
0E#
00
#1000000
