
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358845000                       # Number of ticks simulated
final_tick                               2259635786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              303747307                       # Simulator instruction rate (inst/s)
host_op_rate                                303736589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1027723927                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742140                       # Number of bytes of host memory used
host_seconds                                     0.35                       # Real time elapsed on the host
sim_insts                                   106050672                       # Number of instructions simulated
sim_ops                                     106050672                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1094912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671844390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379367136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051211526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671844390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671844390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548434561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548434561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548434561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671844390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379367136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4599646087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358650000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358823500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.252885                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336330000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358945500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257457000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18809                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240769                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18809                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.800734                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.292938                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.698030                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952535                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537867                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537867                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122307                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114063                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236370                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236370                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236370                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9317                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18635                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18635                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255005                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255005                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255005                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255005                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070792                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075515                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073077                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12121                       # number of writebacks
system.cpu1.dcache.writebacks::total            12121                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966658                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.073533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.905002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.061656                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442119                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442119                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709958                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709958                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709958                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709958                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709958                       # number of overall hits
system.cpu1.icache.overall_hits::total         709958                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17920                       # number of replacements
system.l2.tags.tagsinuse                  3993.666637                       # Cycle average of tags in use
system.l2.tags.total_refs                       22409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1794.888485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.221473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.228130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.480128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.358947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.677918                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975016                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    427978                       # Number of tag accesses
system.l2.tags.data_accesses                   427978                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12121                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12121                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1112                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3634                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4134                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8880                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3634                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5245                       # number of overall hits
system.l2.overall_hits::total                    8880                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8132                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3767                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13341                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17108                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3767                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13341                       # number of overall misses
system.l2.overall_misses::total                 17108                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25988                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25988                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879706                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508985                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557530                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717798                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658304                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717798                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658304                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8682                       # number of writebacks
system.l2.writebacks::total                      8682                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8976                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8682                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7821                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8159                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8976                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1650560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1650576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1650576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33701                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518861302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516424596.292800                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436705.707200                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132852                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43405                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125475                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20608                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258327                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64013                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716448                       # Number of instructions committed
system.switch_cpus1.committedOps               716448                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689736                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76391                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689736                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971248                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481338                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260612                       # number of memory refs
system.switch_cpus1.num_load_insts             134637                       # Number of load instructions
system.switch_cpus1.num_store_insts            125975                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717690                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95631                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418188     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138687     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126321     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717359                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1444                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16949                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1979912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17920                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64630     91.79%     91.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5467      7.76%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70411                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.184840                       # Number of seconds simulated
sim_ticks                                4184839656500                       # Number of ticks simulated
final_tick                               6444848694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2396039                       # Simulator instruction rate (inst/s)
host_op_rate                                  2396039                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1184580143                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757500                       # Number of bytes of host memory used
host_seconds                                  3532.76                       # Real time elapsed on the host
sim_insts                                  8464636748                       # Number of instructions simulated
sim_ops                                    8464636748                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     16907328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data   1592461632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1316672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1356928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1612046592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     16907328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1316672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18224000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1112127808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1112127808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       264177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data     24882213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        20573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        21202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25188228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      17376997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17376997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4040138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    380531099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       314629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       324249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             385211077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4040138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       314629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4354767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       265751594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265751594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       265751594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4040138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    380531099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       314629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       324249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650962671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1255                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   7148322                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  108200     40.04%     40.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    767      0.28%     40.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4285      1.59%     41.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.00%     41.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 156956     58.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              270212                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   108195     48.86%     48.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     767      0.35%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4285      1.94%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.00%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  108191     48.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               221442                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4170123887500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               56209000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              209965000      0.01%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 509500      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            14449304000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4184839875000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999954                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.689308                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.819512                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                      2472     79.95%     79.95% # number of syscalls executed
system.cpu0.kern.syscall::4                        15      0.49%     80.43% # number of syscalls executed
system.cpu0.kern.syscall::6                        55      1.78%     82.21% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.03%     82.24% # number of syscalls executed
system.cpu0.kern.syscall::17                      360     11.64%     93.89% # number of syscalls executed
system.cpu0.kern.syscall::23                        1      0.03%     93.92% # number of syscalls executed
system.cpu0.kern.syscall::24                        1      0.03%     93.95% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      0.03%     93.98% # number of syscalls executed
system.cpu0.kern.syscall::45                      110      3.56%     97.54% # number of syscalls executed
system.cpu0.kern.syscall::47                        1      0.03%     97.57% # number of syscalls executed
system.cpu0.kern.syscall::48                        3      0.10%     97.67% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.03%     97.70% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.03%     97.74% # number of syscalls executed
system.cpu0.kern.syscall::60                        3      0.10%     97.83% # number of syscalls executed
system.cpu0.kern.syscall::71                       48      1.55%     99.39% # number of syscalls executed
system.cpu0.kern.syscall::73                        9      0.29%     99.68% # number of syscalls executed
system.cpu0.kern.syscall::74                        4      0.13%     99.81% # number of syscalls executed
system.cpu0.kern.syscall::132                       1      0.03%     99.84% # number of syscalls executed
system.cpu0.kern.syscall::136                       2      0.06%     99.90% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.03%     99.94% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  3092                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   95      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  649      0.01%      0.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.00%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl               224383      4.60%      4.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                  10657      0.22%      4.83% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.00%      4.83% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%      4.83% # number of callpals executed
system.cpu0.kern.callpal::rti                   40773      0.84%      5.67% # number of callpals executed
system.cpu0.kern.callpal::callsys                3127      0.06%      5.73% # number of callpals executed
system.cpu0.kern.callpal::imb                      18      0.00%      5.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique            4600948     94.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               4880668                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            41422                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              39915                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              39915                      
system.cpu0.kern.mode_good::user                39915                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.963618                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.981472                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       81192903500      1.94%      1.94% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        4103646971500     98.06%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     649                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         97679239                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.961309                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3102857660                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         97679239                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.765785                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.961309                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999924                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       6498767656                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      6498767656                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1959535012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1959535012                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1108023144                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1108023144                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data     17598445                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     17598445                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data     17697888                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     17697888                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   3067558156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3067558156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   3067558156                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3067558156                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     55211066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     55211066                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     42373859                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     42373859                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       102798                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       102798                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1136                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     97584925                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      97584925                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     97584925                       # number of overall misses
system.cpu0.dcache.overall_misses::total     97584925                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2014746078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2014746078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1150397003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1150397003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data     17701243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     17701243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data     17699024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     17699024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   3165143081                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3165143081                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   3165143081                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3165143081                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027403                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036834                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036834                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005807                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005807                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.030831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.030831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030831                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     81869233                       # number of writebacks
system.cpu0.dcache.writebacks::total         81869233                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          3125700                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998282                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         8333196424                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3125700                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2666.025666                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000005                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998277                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      16707703452                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     16707703452                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   8349163155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     8349163155                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   8349163155                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      8349163155                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   8349163155                       # number of overall hits
system.cpu0.icache.overall_hits::total     8349163155                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      3125714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3125714                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      3125714                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3125714                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      3125714                       # number of overall misses
system.cpu0.icache.overall_misses::total      3125714                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   8352288869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   8352288869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   8352288869                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   8352288869                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   8352288869                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   8352288869                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000374                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000374                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000374                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      3125700                       # number of writebacks
system.cpu0.icache.writebacks::total          3125700                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4382                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     80254                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   18104     26.70%     26.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4285      6.32%     33.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     95      0.14%     33.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45330     66.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67814                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    18095     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4285     10.59%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      95      0.23%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   18000     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                40475                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4182525313500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              209965000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               20064500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2273074500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4185028417500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999503                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596853                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         5     10.00%     12.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         5     10.00%     22.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      6.00%     28.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.00%     30.00% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      4.00%     34.00% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      4.00%     38.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.00%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::45                        9     18.00%     58.00% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      4.00%     62.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      4.00%     66.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.00%     68.00% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      2.00%     70.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        2      4.00%     74.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        8     16.00%     90.00% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      4.00%     94.00% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      4.00%     98.00% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      2.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    50                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  291      0.40%      0.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                      11      0.02%      0.42% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58776     81.11%     81.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8578     11.84%     93.37% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.37% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.38% # number of callpals executed
system.cpu1.kern.callpal::rti                    4658      6.43%     99.80% # number of callpals executed
system.cpu1.kern.callpal::callsys                  89      0.12%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                      46      0.06%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  7      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 72462                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              470                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                269                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4479                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                280                      
system.cpu1.kern.mode_good::user                  269                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.595745                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002456                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.107321                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         397255000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           309773000      0.01%      0.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783451668000     99.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     291                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            41790                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.431548                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1722528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            41790                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.218665                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.431548                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.922718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5322436                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5322436                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1616735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1616735                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       936203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        936203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16065                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16256                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2552938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2552938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2552938                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2552938                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        39957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        39957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10071                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10071                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          551                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          551                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          334                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          334                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        50028                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         50028                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        50028                       # number of overall misses
system.cpu1.dcache.overall_misses::total        50028                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1656692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1656692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       946274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       946274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2602966                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2602966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2602966                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2602966                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024119                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.010643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010643                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.033161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.033161                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.020133                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020133                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019220                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14100                       # number of writebacks
system.cpu1.dcache.writebacks::total            14100                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            47371                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999058                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5511532                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47371                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           116.348230                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999058                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15626463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15626463                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7742109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7742109                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7742109                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7742109                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7742109                       # number of overall hits
system.cpu1.icache.overall_hits::total        7742109                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        47415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47415                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        47415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        47415                       # number of overall misses
system.cpu1.icache.overall_misses::total        47415                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7789524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7789524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7789524                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7789524                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7789524                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7789524                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006087                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006087                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006087                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006087                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006087                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006087                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        47371                       # number of writebacks
system.cpu1.icache.writebacks::total            47371                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7183                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7183                       # Transaction distribution
system.iobus.trans_dist::WriteReq              392072                       # Transaction distribution
system.iobus.trans_dist::WriteResp             392072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        20574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         3128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        46292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  798510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        82296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4301                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1999                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       100924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24122788                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  25322917                       # number of replacements
system.l2.tags.tagsinuse                  3964.082458                       # Cycle average of tags in use
system.l2.tags.total_refs                   133426795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25322917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.269014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1508.269535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.000673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.000424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.000017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.046086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   129.626370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2317.559966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.978277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     2.601111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.368230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.031647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.565811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967794                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          784                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1676855939                       # Number of tag accesses
system.l2.tags.data_accesses               1676855939                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     81883333                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         81883333                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2885303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2885303                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3527                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3612                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          494                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                495                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data     28712341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              28714368                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      2861510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        26836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2888346                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data     44080813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        21289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44102102                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      2861510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     72793154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        26836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        23316                       # number of demand (read+write) hits
system.l2.demand_hits::total                 75704816                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      2861510                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     72793154                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        26836                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        23316                       # number of overall hits
system.l2.overall_hits::total                75704816                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1036                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          230                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1266                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              420                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data     13654561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            13661148                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       264195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        20573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           284768                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data     11227936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        14616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11242552                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       264195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data     24882497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        20573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21203                       # number of demand (read+write) misses
system.l2.demand_misses::total               25188468                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       264195                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data     24882497                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        20573                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21203                       # number of overall misses
system.l2.overall_misses::total              25188468                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     81883333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     81883333                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2885303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2885303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4878                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          835                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            915                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data     42366902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         8614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          42375516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      3125705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        47409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3173114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     55308749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        35905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      55344654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      3125705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     97675651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        47409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        44519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            100893284                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      3125705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     97675651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        47409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        44519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           100893284                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.227044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.730159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.259533                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.408383                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.987500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.459016                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.322293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.764685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322383                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.084523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.433947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.089744                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.203005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.407074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.084523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.433947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.476269                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249655                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.084523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.433947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.476269                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249655                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             17001813                       # number of writebacks
system.l2.writebacks::total                  17001813                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6242                       # Transaction distribution
system.membus.trans_dist::ReadResp           11534503                       # Transaction distribution
system.membus.trans_dist::WriteReq              16904                       # Transaction distribution
system.membus.trans_dist::WriteResp             16904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17376997                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8028142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3828                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            975                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1876                       # Transaction distribution
system.membus.trans_dist::ReadExReq          13662122                       # Transaction distribution
system.membus.trans_dist::ReadExResp         13660958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11528261                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        375168                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        46292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75414307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     75460599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               76588048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       100924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2700165824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2700266748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2724338748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          50999564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                50999564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            50999564                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2027421138                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1890310                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2012085347                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1168142996                       # DTB write hits
system.switch_cpus0.dtb.write_misses           369361                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1126060950                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          3195564134                       # DTB hits
system.switch_cpus0.dtb.data_misses           2259671                       # DTB misses
system.switch_cpus0.dtb.data_acv                   40                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      3138146297                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         8211247249                       # ITB hits
system.switch_cpus0.itb.fetch_misses             2887                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     8211250136                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8369680568                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         8350029158                       # Number of instructions committed
system.switch_cpus0.committedOps           8350029158                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   7880754446                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     337743018                       # Number of float alu accesses
system.switch_cpus0.num_func_calls          136294890                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts   1096184049                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          7880754446                       # number of integer instructions
system.switch_cpus0.num_fp_insts            337743018                       # number of float instructions
system.switch_cpus0.num_int_register_reads  11107688256                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   5474450414                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    418322376                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    216520183                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           3202862598                       # number of memory refs
system.switch_cpus0.num_load_insts         2034343881                       # Number of load instructions
system.switch_cpus0.num_store_insts        1168518717                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      17388715.687364                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      8352291852.312635                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997922                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002078                       # Percentage of idle cycles
system.switch_cpus0.Branches               1288796044                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    196331379      2.35%      2.35% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       4584368332     54.89%     57.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        57830627      0.69%     57.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     57.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      190515054      2.28%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       47040492      0.56%     60.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            181      0.00%     60.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      24039997      0.29%     61.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1515897      0.02%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1183215      0.01%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      2052207085     24.57%     85.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1168566959     13.99%     99.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      28689651      0.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        8352288869                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1670997                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2051                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    5                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses          123127                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             966662                       # DTB write hits
system.switch_cpus1.dtb.write_misses              194                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          58464                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2637659                       # DTB hits
system.switch_cpus1.dtb.data_misses              2245                       # DTB misses
system.switch_cpus1.dtb.data_acv                   28                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          181591                       # DTB accesses
system.switch_cpus1.itb.fetch_hits            1551678                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1139                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses        1552817                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8370061217                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7787251                       # Number of instructions committed
system.switch_cpus1.committedOps              7787251                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7452780                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses         11677                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             298803                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       600327                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7452780                       # number of integer instructions
system.switch_cpus1.num_fp_insts                11677                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10213272                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      5817037                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         7139                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         7010                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2647504                       # number of memory refs
system.switch_cpus1.num_load_insts            1675368                       # Number of load instructions
system.switch_cpus1.num_store_insts            972136                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8362274580.716155                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7786636.283844                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000930                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999070                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1043549                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        71180      0.91%      0.91% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4662557     59.86%     60.77% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           26134      0.34%     61.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           2757      0.04%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              3      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            518      0.01%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1709133     21.94%     83.09% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         972641     12.49%     95.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        344601      4.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7789524                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    201807001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    100904233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       660132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         306948                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       262294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44654                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               6242                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          58533743                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             16904                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            16904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     81883333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2885303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15476050                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7250                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         42376680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        42376680                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3173129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     55354372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9108566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    292736616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       122995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       148603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             302116780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    382902528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  11491278184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4837120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4143380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11883161212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26075136                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        227905282                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              226276666     99.29%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1583944      0.70%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44672      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          227905282                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  6.318610                       # Number of seconds simulated
sim_ticks                                6318609889000                       # Number of ticks simulated
final_tick                               12763458583000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3262642                       # Simulator instruction rate (inst/s)
host_op_rate                                  3262642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              625240194                       # Simulator tick rate (ticks/s)
host_mem_usage                                 760572                       # Number of bytes of host memory used
host_seconds                                 10105.89                       # Real time elapsed on the host
sim_insts                                 32971903775                       # Number of instructions simulated
sim_ops                                   32971903775                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     34118784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data   4793147264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     20181184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data   4588023936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9435471168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     34118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     20181184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      54299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2172803136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2172803136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       533106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data     74892926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       315331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data     71687874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           147429237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      33950049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           33950049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5399729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    758576229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3193928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    726112866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1493282753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5399729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3193928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8593657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       343873601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            343873601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       343873601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5399729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    758576229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3193928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    726112866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1837156354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     343                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  26354982                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  126063     39.65%     39.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    118      0.04%     39.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   6470      2.04%     41.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    228      0.07%     41.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 185042     58.20%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              317921                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   126063     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     118      0.05%     48.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    6470      2.50%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     228      0.09%     51.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  125853     48.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               258732                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            6308216675000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8836000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              317030000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               27084000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            10040169000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        6318609794000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.680132                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.813825                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         2      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::4                        82      0.11%      0.12% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      0.00%      0.12% # number of syscalls executed
system.cpu0.kern.syscall::45                        4      0.01%      0.13% # number of syscalls executed
system.cpu0.kern.syscall::71                        6      0.01%      0.13% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      0.00%      0.14% # number of syscalls executed
system.cpu0.kern.syscall::74                        6      0.01%      0.14% # number of syscalls executed
system.cpu0.kern.syscall::256                   23920     33.29%     33.43% # number of syscalls executed
system.cpu0.kern.syscall::257                   47840     66.57%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                 71864                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  452      0.11%      0.11% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  500      0.12%      0.24% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpipl               219284     54.26%     54.50% # number of callpals executed
system.cpu0.kern.callpal::rdps                  13036      3.23%     57.72% # number of callpals executed
system.cpu0.kern.callpal::rti                   91821     22.72%     80.44% # number of callpals executed
system.cpu0.kern.callpal::callsys               72815     18.02%     98.46% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     98.46% # number of callpals executed
system.cpu0.kern.callpal::rdunique               6210      1.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                404120                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            92321                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              91351                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              91351                      
system.cpu0.kern.mode_good::user                91351                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.989493                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.994719                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      145226474000      2.30%      2.30% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        6173383320000     97.70%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     500                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements        100435785                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.938093                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         4656482040                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        100435785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.362778                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.938093                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       9614385569                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      9614385569                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   3157289465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3157289465                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1498729449                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1498729449                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       135475                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       135475                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       161509                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       161509                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   4656018914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      4656018914                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   4656018914                       # number of overall hits
system.cpu0.dcache.overall_hits::total     4656018914                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     91111624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     91111624                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      9503244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9503244                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        29485                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        29485                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3305                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3305                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data    100614868                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     100614868                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data    100614868                       # number of overall misses
system.cpu0.dcache.overall_misses::total    100614868                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   3248401089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3248401089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1508232693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1508232693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       164960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       164960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       164814                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       164814                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   4756633782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   4756633782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   4756633782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   4756633782                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.028048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028048                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006301                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.178740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.020053                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020053                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021153                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021153                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021153                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     26171397                       # number of writebacks
system.cpu0.dcache.writebacks::total         26171397                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         26013692                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        12394116435                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26013692                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           476.445882                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      24841028944                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     24841028944                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  12381493934                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    12381493934                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  12381493934                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     12381493934                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  12381493934                       # number of overall hits
system.cpu0.icache.overall_hits::total    12381493934                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     26013692                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26013692                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     26013692                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26013692                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     26013692                       # number of overall misses
system.cpu0.icache.overall_misses::total     26013692                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  12407507626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  12407507626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  12407507626                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  12407507626                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  12407507626                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  12407507626                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002097                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002097                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002097                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002097                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002097                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002097                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     26013692                       # number of writebacks
system.cpu0.icache.writebacks::total         26013692                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     681                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  40520380                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   29055     26.36%     26.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   6470      5.87%     32.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    452      0.41%     32.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  74242     67.36%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              110219                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    29055     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    6470     10.02%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     452      0.70%     55.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   28611     44.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                64588                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            6313901843500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              317030000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               54258000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             4283012500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        6318556144000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.385375                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.585997                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                  228      0.19%      0.19% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  906      0.74%      0.93% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.93% # number of callpals executed
system.cpu1.kern.callpal::swpipl                95314     78.26%     79.19% # number of callpals executed
system.cpu1.kern.callpal::rdps                  12976     10.65%     89.85% # number of callpals executed
system.cpu1.kern.callpal::rti                    7983      6.55%     96.40% # number of callpals executed
system.cpu1.kern.callpal::callsys                1042      0.86%     97.26% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     97.26% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3338      2.74%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                121789                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             7764                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               7302                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1125                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               7718                      
system.cpu1.kern.mode_good::user                 7302                      
system.cpu1.kern.mode_good::idle                  416                      
system.cpu1.kern.mode_switch_good::kernel     0.994075                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.369778                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.953369                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5221015000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        6077489387500     90.45%     90.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        636720959500      9.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     906                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         95133113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.049061                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         4450724562                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         95133113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.784179                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.049061                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.998143                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998143                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       9185726103                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      9185726103                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   3048300745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     3048300745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data   1401499137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1401499137                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22352                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        28471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        28471                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   4449799882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      4449799882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   4449799882                       # number of overall hits
system.cpu1.dcache.overall_hits::total     4449799882                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     89131320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     89131320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      6200437                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6200437                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        10000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        10000                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3679                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3679                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     95331757                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      95331757                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     95331757                       # number of overall misses
system.cpu1.dcache.overall_misses::total     95331757                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   3137432065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   3137432065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data   1407699574                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1407699574                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        32352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        32150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        32150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   4545131639                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   4545131639                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   4545131639                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   4545131639                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028409                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004405                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.309100                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309100                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.114432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.114432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020974                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020974                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020974                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020974                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     22493098                       # number of writebacks
system.cpu1.dcache.writebacks::total         22493098                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         24964112                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        11721118309                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         24964112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           469.518736                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      24357150838                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     24357150838                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  12141129251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    12141129251                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  12141129251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     12141129251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  12141129251                       # number of overall hits
system.cpu1.icache.overall_hits::total    12141129251                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     24964112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     24964112                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     24964112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      24964112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     24964112                       # number of overall misses
system.cpu1.icache.overall_misses::total     24964112                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  12166093363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  12166093363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  12166093363                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  12166093363                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  12166093363                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  12166093363                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002052                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002052                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002052                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002052                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002052                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002052                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     24964112                       # number of writebacks
system.cpu1.icache.writebacks::total         24964112                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  732                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 732                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15092                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15092                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        28852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        31128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       115408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       117412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   133828                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 147876036                       # number of replacements
system.l2.tags.tagsinuse                  4046.226482                       # Cycle average of tags in use
system.l2.tags.total_refs                   287595391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 147876036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      604.893964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    89.851978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1677.126093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    83.330093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1591.024353                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.147679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.021937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.409455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.020344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.388434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1258                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3775388108                       # Number of tag accesses
system.l2.tags.data_accesses               3775388108                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     48664495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         48664495                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18999725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18999725                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         7467                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1012                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8479                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          424                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          412                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                836                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      2359883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      2038958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4398841                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst     25480586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst     24648781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50129367                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data     23177316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data     21409362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44586678                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst     25480586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     25537199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst     24648781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data     23448320                       # number of demand (read+write) hits
system.l2.demand_hits::total                 99114886                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst     25480586                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     25537199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst     24648781                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data     23448320                       # number of overall hits
system.l2.overall_hits::total                99114886                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       170039                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          444                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             170483                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               71                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      6944506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      4142472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            11086978                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       533106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       315331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           848437                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data     67949815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data     67545406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       135495221                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       533106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data     74894321                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       315331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data     71687878                       # number of demand (read+write) misses
system.l2.demand_misses::total              147430636                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       533106                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data     74894321                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       315331                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data     71687878                       # number of overall misses
system.l2.overall_misses::total             147430636                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     48664495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     48664495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18999725                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18999725                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       177506                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           178962                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          429                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            907                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      9304389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      6181430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          15485819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst     26013692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst     24964112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       50977804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     91127131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     88954768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     180081899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst     26013692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data    100431520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst     24964112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     95136198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            246545522                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst     26013692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data    100431520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst     24964112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     95136198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           246545522                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.957934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.304945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.952621                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.112971                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.039627                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.078280                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.746369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.670148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.020493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.012631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016643                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.745660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.759323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752409                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.020493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.745725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.012631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.753529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.597985                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.020493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.745725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.012631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.753529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.597985                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             33949809                       # number of writebacks
system.l2.writebacks::total                  33949809                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 728                       # Transaction distribution
system.membus.trans_dist::ReadResp          136344390                       # Transaction distribution
system.membus.trans_dist::WriteReq              14836                       # Transaction distribution
system.membus.trans_dist::WriteResp             14836                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33950049                       # Transaction distribution
system.membus.trans_dist::CleanEvict        113110490                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           186752                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6148                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          171953                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11109609                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11085579                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     136343662                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        31128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    442307640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    442338768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              442339544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       117412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11608258944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  11608376356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11608391972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         294722534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               294722534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           294722534                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          3233469107                       # DTB read hits
system.switch_cpus0.dtb.read_misses          23368736                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      3247293085                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1508488366                       # DTB write hits
system.switch_cpus0.dtb.write_misses          2573974                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1491803004                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          4741957473                       # DTB hits
system.switch_cpus0.dtb.data_misses          25942710                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      4739096089                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        12351870455                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1336                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    12351871791                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             12637220121                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        12381564916                       # Number of instructions committed
system.switch_cpus0.committedOps          12381564916                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   7368172813                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    8771601535                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           64264978                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    317451386                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          7368172813                       # number of integer instructions
system.switch_cpus0.num_fp_insts           8771601535                       # number of float instructions
system.switch_cpus0.num_int_register_reads  17457161119                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   2847562986                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads  10894685043                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   7411090369                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           4783006503                       # number of memory refs
system.switch_cpus0.num_load_insts         3271935513                       # Number of load instructions
system.switch_cpus0.num_store_insts        1511070990                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      229711161.306795                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      12407508959.693205                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.981823                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.018177                       # Percentage of idle cycles
system.switch_cpus0.Branches                401268121                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    165435789      1.33%      1.33% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       2332125208     18.80%     20.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1970059      0.02%     20.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     20.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd     2421918849     19.52%     39.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp      111986391      0.90%     40.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       30171969      0.24%     40.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult    2274933755     18.34%     59.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv       14037170      0.11%     59.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       9955491      0.08%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      3272161407     26.37%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1511097457     12.18%     97.89% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     261714081      2.11%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       12407507626                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          3113961121                       # DTB read hits
system.switch_cpus1.dtb.read_misses          35114056                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      3146517347                       # DTB read accesses
system.switch_cpus1.dtb.write_hits         1407736989                       # DTB write hits
system.switch_cpus1.dtb.write_misses          5277196                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses     1411571326                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          4521698110                       # DTB hits
system.switch_cpus1.dtb.data_misses          40391252                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      4558088673                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        12156454614                       # ITB hits
system.switch_cpus1.itb.fetch_misses              417                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    12156455031                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             12637112969                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        12125702111                       # Number of instructions committed
system.switch_cpus1.committedOps          12125702111                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   7232722733                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    8469334709                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           55650838                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    328402971                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          7232722733                       # number of integer instructions
system.switch_cpus1.num_fp_insts           8469334709                       # number of float instructions
system.switch_cpus1.num_int_register_reads  16931113858                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   2869293731                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads  10521408154                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   7170836585                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           4585602526                       # number of memory refs
system.switch_cpus1.num_load_insts         3172578473                       # Number of load instructions
system.switch_cpus1.num_store_insts        1413024053                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      471122697.068372                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      12165990271.931627                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.962719                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.037281                       # Percentage of idle cycles
system.switch_cpus1.Branches                402713758                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    208653959      1.72%      1.72% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       2275450534     18.70%     20.42% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           49742      0.00%     20.42% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     20.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd     2327145896     19.13%     39.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp      105052679      0.86%     40.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       21259260      0.17%     40.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult    2217273553     18.23%     58.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv       12661654      0.10%     58.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       8417706      0.07%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      3172636845     26.08%     85.06% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite     1413024757     11.61%     96.68% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     404466778      3.32%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       12166093363                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    493517600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    246773049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     41972945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1164298                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       728351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       435947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                728                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         231260961                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             14836                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            14836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     48664495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18999725                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       137110996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          193832                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6984                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         200816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         15509849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        15509849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      50977804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    180282429                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61659700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    296819851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     59295633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    280972956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             698748140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2281344512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8104370868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2197217344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7540980016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            20123912740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       147876556                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        641409720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342012                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              556274009     86.73%     86.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1               84699748     13.21%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 435963      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          641409720                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.548414                       # Number of seconds simulated
sim_ticks                                548413983000                       # Number of ticks simulated
final_tick                               13311872566000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               77488477                       # Simulator instruction rate (inst/s)
host_op_rate                                 77488475                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1247338196                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761596                       # Number of bytes of host memory used
host_seconds                                   439.67                       # Real time elapsed on the host
sim_insts                                 34069158013                       # Number of instructions simulated
sim_ops                                   34069158013                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1347456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    240483840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       213440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       773888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242818624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1347456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       213440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1560896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    118570752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118570752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        21054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3757560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        12092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3794041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1852668                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1852668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2457005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    438507856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       389195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1411138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             442765195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2457005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       389195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2846200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       216206654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216206654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       216206654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2457005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    438507856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       389195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1411138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658971848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    618686                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   69977     47.05%     47.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   2423      1.63%     48.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    562      0.38%     49.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     49.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  75751     50.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              148714                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    69977     48.96%     48.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    2423      1.70%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     562      0.39%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   69976     48.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               142939                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            535989019500     97.77%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              181721500      0.03%     97.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               27538000      0.01%     97.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     97.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            12004583000      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        548203035500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.923763                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.961167                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      0.06%      0.06% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      0.06%      0.12% # number of syscalls executed
system.cpu0.kern.syscall::4                        99      5.69%      5.81% # number of syscalls executed
system.cpu0.kern.syscall::6                        18      1.04%      6.84% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.06%      6.90% # number of syscalls executed
system.cpu0.kern.syscall::45                       34      1.96%      8.86% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.06%      8.91% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.06%      8.97% # number of syscalls executed
system.cpu0.kern.syscall::73                       21      1.21%     10.18% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.06%     10.24% # number of syscalls executed
system.cpu0.kern.syscall::121                    1561     89.76%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  1739                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  155      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl               140963     87.73%     87.84% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8312      5.17%     93.01% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     93.01% # number of callpals executed
system.cpu0.kern.callpal::rti                    4765      2.97%     95.98% # number of callpals executed
system.cpu0.kern.callpal::callsys                1749      1.09%     97.07% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.00%     97.07% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4707      2.93%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                160671                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4921                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2313                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2314                      
system.cpu0.kern.mode_good::user                 2313                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.470230                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.639618                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       28900176500      5.27%      5.27% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        519236667500     94.73%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     155                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          4598412                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.953856                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          365211134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4598814                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            79.414200                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.953856                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        744136465                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       744136465                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    218033389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      218033389                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    144580212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     144580212                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1271723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1271723                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1283966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1283966                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    362613601                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       362613601                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    362613601                       # number of overall hits
system.cpu0.dcache.overall_hits::total      362613601                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4263887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4263887                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       319142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       319142                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        16487                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        16487                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4583029                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4583029                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4583029                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4583029                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    222297276                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    222297276                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    144899354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    144899354                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1288210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1288210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1284105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1284105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    367196630                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    367196630                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    367196630                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    367196630                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019181                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002203                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.012798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012481                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012481                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012481                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012481                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2350757                       # number of writebacks
system.cpu0.dcache.writebacks::total          2350757                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           533973                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999940                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1099249796                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           534485                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2056.652284                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999940                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2193073358                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2193073358                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1095735712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1095735712                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1095735712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1095735712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1095735712                       # number of overall hits
system.cpu0.icache.overall_hits::total     1095735712                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       533978                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       533978                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       533978                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        533978                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       533978                       # number of overall misses
system.cpu0.icache.overall_misses::total       533978                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1096269690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1096269690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1096269690                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1096269690                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1096269690                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1096269690                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000487                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000487                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000487                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000487                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000487                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000487                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       533973                       # number of writebacks
system.cpu0.icache.writebacks::total           533973                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     571                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11879                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2656     28.15%     28.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    562      5.96%     34.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     10      0.11%     34.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6206     65.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                9434                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2654     45.21%     45.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     562      9.57%     54.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      10      0.17%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2644     45.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5870                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            548138809500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               27538000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1961000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              318550500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        548486859000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999247                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426039                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.622218                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.25%     31.25% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.25%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     18.75%     56.25% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.25%     68.75% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    16                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  121      1.19%      1.20% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.05%      1.25% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8122     80.01%     81.26% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1126     11.09%     92.36% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.01%     92.37% # number of callpals executed
system.cpu1.kern.callpal::rti                     740      7.29%     99.66% # number of callpals executed
system.cpu1.kern.callpal::callsys                  26      0.26%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.04%     99.95% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10151                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              277                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                166                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                583                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                169                      
system.cpu1.kern.mode_good::user                  166                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.610108                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.005146                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.329435                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         231496000      0.04%      0.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83992500      0.02%      0.06% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        548177005000     99.94%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     121                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18086                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          493.525268                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             495295                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18598                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.631627                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   493.525268                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.963917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1023445                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1023445                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       280733                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         280733                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       195236                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        195236                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3353                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3353                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3533                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       475969                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          475969                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       475969                       # number of overall hits
system.cpu1.dcache.overall_hits::total         475969                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11138                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7887                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7887                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19025                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19025                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19025                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19025                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       291871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       291871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       203123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       203123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       494994                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       494994                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       494994                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       494994                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038161                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.038829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038829                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.061573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.061573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.009532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.009532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.038435                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.038435                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.038435                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038435                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9745                       # number of writebacks
system.cpu1.dcache.writebacks::total             9745                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             9406                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999906                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          423715313                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9917                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         42726.158415                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999906                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2888709                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2888709                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1430244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1430244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1430244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1430244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1430244                       # number of overall hits
system.cpu1.icache.overall_hits::total        1430244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         9407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9407                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         9407                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9407                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         9407                       # number of overall misses
system.cpu1.icache.overall_misses::total         9407                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1439651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1439651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1439651                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1439651                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1439651                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1439651                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006534                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006534                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006534                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006534                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         9406                       # number of writebacks
system.cpu1.icache.writebacks::total             9406                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14543                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14543                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11533                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11533                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        51126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   52152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        28568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        26642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        67517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   100293                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3803476                       # number of replacements
system.l2.tags.tagsinuse                  3967.878164                       # Cycle average of tags in use
system.l2.tags.total_refs                     6082421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3807477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.597494                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1506.757322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   391.212349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2054.969587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.864547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     9.074359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.367861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.095511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.501702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976807                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85797063                       # Number of tag accesses
system.l2.tags.data_accesses                 85797063                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2360502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2360502                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       478573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           478573                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          657                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  671                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 56                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        88014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88861                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       512924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         6071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             518995                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       752408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         5412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            757820                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       512924                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       840422                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         6071                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6259                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1365676                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       512924                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       840422                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         6071                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6259                       # number of overall hits
system.l2.overall_hits::total                 1365676                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                118                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       230170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237055                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        21054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24389                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3527392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3532604                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        21054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3757562                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3335                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12097                       # number of demand (read+write) misses
system.l2.demand_misses::total                3794048                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        21054                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3757562                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3335                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12097                       # number of overall misses
system.l2.overall_misses::total               3794048                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2360502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2360502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       478573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       478573                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              789                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       318184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            325916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       533978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         9406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         543384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      4279800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        10624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4290424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       533978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4597984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9406                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5159724                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       533978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4597984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9406                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5159724                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.128647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.149556                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.294872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.723386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.890455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727350                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.039429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.354561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044884                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.824196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.490587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823369                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.039429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.817219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.354561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.659022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735320                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.039429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.817219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.354561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.659022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735320                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1852156                       # number of writebacks
system.l2.writebacks::total                   1852156                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14542                       # Transaction distribution
system.membus.trans_dist::ReadResp            3571536                       # Transaction distribution
system.membus.trans_dist::WriteReq              11021                       # Transaction distribution
system.membus.trans_dist::WriteResp             11021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1852668                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1932567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            117                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             153                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3556994                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           512                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        51126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11373524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11424650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11426188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        67517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    361356608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    361424125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               361456957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7605919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7605919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7605919                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           223529151                       # DTB read hits
system.switch_cpus0.dtb.read_misses            449975                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       215244451                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          146197637                       # DTB write hits
system.switch_cpus0.dtb.write_misses             4241                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      139774334                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           369726788                       # DTB hits
system.switch_cpus0.dtb.data_misses            454216                       # DTB misses
system.switch_cpus0.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       355018785                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1040103875                       # ITB hits
system.switch_cpus0.itb.fetch_misses              799                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1040104674                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1096405876                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1095815460                       # Number of instructions committed
system.switch_cpus0.committedOps           1095815460                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    986881358                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       6256694                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           69994201                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    113331044                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           986881358                       # number of integer instructions
system.switch_cpus0.num_fp_insts              6256694                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1314574473                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    687201036                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      3126645                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      3125687                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            370252933                       # number of memory refs
system.switch_cpus0.num_load_insts          224050003                       # Number of load instructions
system.switch_cpus0.num_store_insts         146202930                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      557266.597707                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1095848609.402293                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999492                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000508                       # Percentage of idle cycles
system.switch_cpus0.Branches                194878678                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     95742224      8.73%      8.73% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        623436789     56.87%     65.60% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          163204      0.01%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           3797      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             77      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            182      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             23      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.62% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       225519789     20.57%     86.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      146207738     13.34%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5195866      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1096269690                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              294373                       # DTB read hits
system.switch_cpus1.dtb.read_misses               703                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35966                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             207067                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16430                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              501440                       # DTB hits
system.switch_cpus1.dtb.data_misses               847                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52396                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             303733                       # ITB hits
system.switch_cpus1.itb.fetch_misses              283                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         304016                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1096974682                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1438778                       # Number of instructions committed
system.switch_cpus1.committedOps              1438778                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1379111                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          4115                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              46402                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       122473                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1379111                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 4115                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1911472                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1036376                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2619                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2609                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               504320                       # number of memory refs
system.switch_cpus1.num_load_insts             296159                       # Number of load instructions
system.switch_cpus1.num_store_insts            208161                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1095535127.463310                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1439554.536690                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001312                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998688                       # Percentage of idle cycles
system.switch_cpus1.Branches                   190313                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        18235      1.27%      1.27% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           849091     58.98%     60.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3819      0.27%     60.51% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.51% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1202      0.08%     60.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.02%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.61% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          303178     21.06%     81.67% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         208243     14.46%     96.13% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         55653      3.87%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1439651                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     10322196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5161288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       113487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21414                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        19145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq              14542                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4849659                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             11021                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            11021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2360502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       478573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2208667                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           173                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326020                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        543385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4291732                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1540048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13801110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        25295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        57053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15423506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     64388480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    444820181                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1016832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1855592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              512081085                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3804502                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14152261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13903649     98.24%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 246333      1.74%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2279      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14152261                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
