ARM GAS  /tmp/ccsjeruz.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB130:
  27              		.file 1 "../Core/Src/stm32f3xx_hal_msp.c"
   1:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/stm32f3xx_hal_msp.c **** /**
   3:../Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:../Core/Src/stm32f3xx_hal_msp.c ****   * File Name          : stm32f3xx_hal_msp.c
   5:../Core/Src/stm32f3xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:../Core/Src/stm32f3xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:../Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:../Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:../Core/Src/stm32f3xx_hal_msp.c ****   *
  10:../Core/Src/stm32f3xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:../Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:../Core/Src/stm32f3xx_hal_msp.c ****   *
  13:../Core/Src/stm32f3xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:../Core/Src/stm32f3xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:../Core/Src/stm32f3xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:../Core/Src/stm32f3xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:../Core/Src/stm32f3xx_hal_msp.c ****   *
  18:../Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  19:../Core/Src/stm32f3xx_hal_msp.c ****   */
  20:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  21:../Core/Src/stm32f3xx_hal_msp.c **** 
  22:../Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:../Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  24:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../Core/Src/stm32f3xx_hal_msp.c **** 
  26:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  27:../Core/Src/stm32f3xx_hal_msp.c **** 
  28:../Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../Core/Src/stm32f3xx_hal_msp.c **** 
  31:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccsjeruz.s 			page 2


  32:../Core/Src/stm32f3xx_hal_msp.c **** 
  33:../Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../Core/Src/stm32f3xx_hal_msp.c ****  
  36:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:../Core/Src/stm32f3xx_hal_msp.c **** 
  38:../Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../Core/Src/stm32f3xx_hal_msp.c **** 
  41:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:../Core/Src/stm32f3xx_hal_msp.c **** 
  43:../Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../Core/Src/stm32f3xx_hal_msp.c **** 
  46:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:../Core/Src/stm32f3xx_hal_msp.c **** 
  48:../Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../Core/Src/stm32f3xx_hal_msp.c **** 
  51:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:../Core/Src/stm32f3xx_hal_msp.c **** 
  53:../Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../Core/Src/stm32f3xx_hal_msp.c **** 
  56:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../Core/Src/stm32f3xx_hal_msp.c **** 
  58:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../Core/Src/stm32f3xx_hal_msp.c **** 
  60:../Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:../Core/Src/stm32f3xx_hal_msp.c **** /**
  62:../Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../Core/Src/stm32f3xx_hal_msp.c ****   */
  64:../Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:../Core/Src/stm32f3xx_hal_msp.c **** {
  28              		.loc 1 65 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43              	.LBB2:
  66:../Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../Core/Src/stm32f3xx_hal_msp.c **** 
  68:../Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../Core/Src/stm32f3xx_hal_msp.c **** 
  70:../Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  44              		.loc 1 70 0
  45 0006 0F4A     		ldr	r2, .L2
ARM GAS  /tmp/ccsjeruz.s 			page 3


  46 0008 0E4B     		ldr	r3, .L2
  47 000a 9B69     		ldr	r3, [r3, #24]
  48 000c 43F00103 		orr	r3, r3, #1
  49 0010 9361     		str	r3, [r2, #24]
  50 0012 0C4B     		ldr	r3, .L2
  51 0014 9B69     		ldr	r3, [r3, #24]
  52 0016 03F00103 		and	r3, r3, #1
  53 001a 7B60     		str	r3, [r7, #4]
  54 001c 7B68     		ldr	r3, [r7, #4]
  55              	.LBE2:
  56              	.LBB3:
  71:../Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  57              		.loc 1 71 0
  58 001e 094A     		ldr	r2, .L2
  59 0020 084B     		ldr	r3, .L2
  60 0022 DB69     		ldr	r3, [r3, #28]
  61 0024 43F08053 		orr	r3, r3, #268435456
  62 0028 D361     		str	r3, [r2, #28]
  63 002a 064B     		ldr	r3, .L2
  64 002c DB69     		ldr	r3, [r3, #28]
  65 002e 03F08053 		and	r3, r3, #268435456
  66 0032 3B60     		str	r3, [r7]
  67 0034 3B68     		ldr	r3, [r7]
  68              	.LBE3:
  72:../Core/Src/stm32f3xx_hal_msp.c **** 
  73:../Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:../Core/Src/stm32f3xx_hal_msp.c **** 
  75:../Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:../Core/Src/stm32f3xx_hal_msp.c **** 
  77:../Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:../Core/Src/stm32f3xx_hal_msp.c **** }
  69              		.loc 1 78 0
  70 0036 00BF     		nop
  71 0038 0C37     		adds	r7, r7, #12
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74 003a BD46     		mov	sp, r7
  75              	.LCFI4:
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 003c 5DF8047B 		ldr	r7, [sp], #4
  79              	.LCFI5:
  80              		.cfi_restore 7
  81              		.cfi_def_cfa_offset 0
  82 0040 7047     		bx	lr
  83              	.L3:
  84 0042 00BF     		.align	2
  85              	.L2:
  86 0044 00100240 		.word	1073876992
  87              		.cfi_endproc
  88              	.LFE130:
  90              		.text
  91              	.Letext0:
  92              		.file 2 "/usr/include/newlib/machine/_default_types.h"
  93              		.file 3 "/usr/include/newlib/sys/_stdint.h"
  94              		.file 4 "../Drivers/CMSIS/Include/core_cm4.h"
  95              		.file 5 "../Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccsjeruz.s 			page 4


  96              		.file 6 "../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
  97              		.file 7 "../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccsjeruz.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccsjeruz.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsjeruz.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsjeruz.s:86     .text.HAL_MspInit:0000000000000044 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
