INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.sim/sim_1/synth/func/xsim/AXI_top_tb_from_compiled_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top
INFO: [VRFC 10-311] analyzing module BRAM_SDP_MACRO_viv_
INFO: [VRFC 10-311] analyzing module arbiter_2_rr
INFO: [VRFC 10-311] analyzing module arbiter_2_rr_9
INFO: [VRFC 10-311] analyzing module arbiter_rr_n
INFO: [VRFC 10-311] analyzing module arbiter_rr_n_10
INFO: [VRFC 10-311] analyzing module arbiter_rr_n__parameterized0
INFO: [VRFC 10-311] analyzing module arbitration_logic_rr
INFO: [VRFC 10-311] analyzing module arbitration_logic_rr_11
INFO: [VRFC 10-311] analyzing module arbitration_logic_rr__parameterized0
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-311] analyzing module cache_block_directly_mapped
INFO: [VRFC 10-311] analyzing module cache_block_directly_mapped_6
INFO: [VRFC 10-311] analyzing module channel
INFO: [VRFC 10-311] analyzing module channel_2
INFO: [VRFC 10-311] analyzing module engine
INFO: [VRFC 10-311] analyzing module engine_5
INFO: [VRFC 10-311] analyzing module engine_and_station
INFO: [VRFC 10-311] analyzing module engine_and_station_0
INFO: [VRFC 10-311] analyzing module engine_interfaced
INFO: [VRFC 10-311] analyzing module engine_interfaced_3
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_1
INFO: [VRFC 10-311] analyzing module fifo_12
INFO: [VRFC 10-311] analyzing module fifo_13
INFO: [VRFC 10-311] analyzing module fifo__parameterized0
INFO: [VRFC 10-311] analyzing module fifo__parameterized0_14
INFO: [VRFC 10-311] analyzing module ping_pong_buffer
INFO: [VRFC 10-311] analyzing module ping_pong_buffer_7
INFO: [VRFC 10-311] analyzing module regex_coprocessor_top
INFO: [VRFC 10-311] analyzing module regex_cpu_pipelined
INFO: [VRFC 10-311] analyzing module regex_cpu_pipelined_8
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-311] analyzing module switch_4
INFO: [VRFC 10-311] analyzing module topology_token_ring
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_compiled.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb_from_compiled
