// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/22/2022 17:34:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	data_reg_write,
	aluinput,
	alu_opcode,
	sximmed,
	data_writeTwo,
	enableTwo,
	overflow);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] data_reg_write;
output 	[31:0] aluinput;
output 	[4:0] alu_opcode;
output 	[31:0] sximmed;
output 	[31:0] data_writeTwo;
output 	enableTwo;
output 	overflow;

// Design Ports Information
// imem_clock	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[4]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[5]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[7]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[9]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[10]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[11]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[12]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[16]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[17]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[18]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[19]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[20]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[21]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[23]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[25]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[26]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[27]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[28]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[29]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[31]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[1]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[3]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[8]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[9]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[11]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[12]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[15]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[16]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[17]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[18]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[19]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[20]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[21]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[22]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[23]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[24]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[26]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[27]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[28]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[29]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[30]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[31]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[3]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[4]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[3]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[6]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[8]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[9]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[11]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[12]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[15]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[16]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[17]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[18]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[19]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[20]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[21]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[22]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[23]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[24]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[25]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[26]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[27]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[28]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[29]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[30]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[31]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[2]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[3]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[4]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[7]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[8]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[9]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[10]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[11]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[12]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[13]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[14]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[16]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[17]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[18]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[19]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[20]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[21]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[22]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[23]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[24]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[25]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[26]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[27]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[28]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[29]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[30]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeTwo[31]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enableTwo	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_reg_write[0]~output_o ;
wire \data_reg_write[1]~output_o ;
wire \data_reg_write[2]~output_o ;
wire \data_reg_write[3]~output_o ;
wire \data_reg_write[4]~output_o ;
wire \data_reg_write[5]~output_o ;
wire \data_reg_write[6]~output_o ;
wire \data_reg_write[7]~output_o ;
wire \data_reg_write[8]~output_o ;
wire \data_reg_write[9]~output_o ;
wire \data_reg_write[10]~output_o ;
wire \data_reg_write[11]~output_o ;
wire \data_reg_write[12]~output_o ;
wire \data_reg_write[13]~output_o ;
wire \data_reg_write[14]~output_o ;
wire \data_reg_write[15]~output_o ;
wire \data_reg_write[16]~output_o ;
wire \data_reg_write[17]~output_o ;
wire \data_reg_write[18]~output_o ;
wire \data_reg_write[19]~output_o ;
wire \data_reg_write[20]~output_o ;
wire \data_reg_write[21]~output_o ;
wire \data_reg_write[22]~output_o ;
wire \data_reg_write[23]~output_o ;
wire \data_reg_write[24]~output_o ;
wire \data_reg_write[25]~output_o ;
wire \data_reg_write[26]~output_o ;
wire \data_reg_write[27]~output_o ;
wire \data_reg_write[28]~output_o ;
wire \data_reg_write[29]~output_o ;
wire \data_reg_write[30]~output_o ;
wire \data_reg_write[31]~output_o ;
wire \aluinput[0]~output_o ;
wire \aluinput[1]~output_o ;
wire \aluinput[2]~output_o ;
wire \aluinput[3]~output_o ;
wire \aluinput[4]~output_o ;
wire \aluinput[5]~output_o ;
wire \aluinput[6]~output_o ;
wire \aluinput[7]~output_o ;
wire \aluinput[8]~output_o ;
wire \aluinput[9]~output_o ;
wire \aluinput[10]~output_o ;
wire \aluinput[11]~output_o ;
wire \aluinput[12]~output_o ;
wire \aluinput[13]~output_o ;
wire \aluinput[14]~output_o ;
wire \aluinput[15]~output_o ;
wire \aluinput[16]~output_o ;
wire \aluinput[17]~output_o ;
wire \aluinput[18]~output_o ;
wire \aluinput[19]~output_o ;
wire \aluinput[20]~output_o ;
wire \aluinput[21]~output_o ;
wire \aluinput[22]~output_o ;
wire \aluinput[23]~output_o ;
wire \aluinput[24]~output_o ;
wire \aluinput[25]~output_o ;
wire \aluinput[26]~output_o ;
wire \aluinput[27]~output_o ;
wire \aluinput[28]~output_o ;
wire \aluinput[29]~output_o ;
wire \aluinput[30]~output_o ;
wire \aluinput[31]~output_o ;
wire \alu_opcode[0]~output_o ;
wire \alu_opcode[1]~output_o ;
wire \alu_opcode[2]~output_o ;
wire \alu_opcode[3]~output_o ;
wire \alu_opcode[4]~output_o ;
wire \sximmed[0]~output_o ;
wire \sximmed[1]~output_o ;
wire \sximmed[2]~output_o ;
wire \sximmed[3]~output_o ;
wire \sximmed[4]~output_o ;
wire \sximmed[5]~output_o ;
wire \sximmed[6]~output_o ;
wire \sximmed[7]~output_o ;
wire \sximmed[8]~output_o ;
wire \sximmed[9]~output_o ;
wire \sximmed[10]~output_o ;
wire \sximmed[11]~output_o ;
wire \sximmed[12]~output_o ;
wire \sximmed[13]~output_o ;
wire \sximmed[14]~output_o ;
wire \sximmed[15]~output_o ;
wire \sximmed[16]~output_o ;
wire \sximmed[17]~output_o ;
wire \sximmed[18]~output_o ;
wire \sximmed[19]~output_o ;
wire \sximmed[20]~output_o ;
wire \sximmed[21]~output_o ;
wire \sximmed[22]~output_o ;
wire \sximmed[23]~output_o ;
wire \sximmed[24]~output_o ;
wire \sximmed[25]~output_o ;
wire \sximmed[26]~output_o ;
wire \sximmed[27]~output_o ;
wire \sximmed[28]~output_o ;
wire \sximmed[29]~output_o ;
wire \sximmed[30]~output_o ;
wire \sximmed[31]~output_o ;
wire \data_writeTwo[0]~output_o ;
wire \data_writeTwo[1]~output_o ;
wire \data_writeTwo[2]~output_o ;
wire \data_writeTwo[3]~output_o ;
wire \data_writeTwo[4]~output_o ;
wire \data_writeTwo[5]~output_o ;
wire \data_writeTwo[6]~output_o ;
wire \data_writeTwo[7]~output_o ;
wire \data_writeTwo[8]~output_o ;
wire \data_writeTwo[9]~output_o ;
wire \data_writeTwo[10]~output_o ;
wire \data_writeTwo[11]~output_o ;
wire \data_writeTwo[12]~output_o ;
wire \data_writeTwo[13]~output_o ;
wire \data_writeTwo[14]~output_o ;
wire \data_writeTwo[15]~output_o ;
wire \data_writeTwo[16]~output_o ;
wire \data_writeTwo[17]~output_o ;
wire \data_writeTwo[18]~output_o ;
wire \data_writeTwo[19]~output_o ;
wire \data_writeTwo[20]~output_o ;
wire \data_writeTwo[21]~output_o ;
wire \data_writeTwo[22]~output_o ;
wire \data_writeTwo[23]~output_o ;
wire \data_writeTwo[24]~output_o ;
wire \data_writeTwo[25]~output_o ;
wire \data_writeTwo[26]~output_o ;
wire \data_writeTwo[27]~output_o ;
wire \data_writeTwo[28]~output_o ;
wire \data_writeTwo[29]~output_o ;
wire \data_writeTwo[30]~output_o ;
wire \data_writeTwo[31]~output_o ;
wire \enableTwo~output_o ;
wire \overflow~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pc_clk1|r_reg[0]~2_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_clk1|r_reg~0_combout ;
wire \pc_clk1|clk_track~0_combout ;
wire \pc_clk1|clk_track~feeder_combout ;
wire \pc_clk1|clk_track~q ;
wire \pc_clk1|clk_track~clkctrl_outclk ;
wire \my_processor|alu1|csa|adder3|adder2|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder3|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder4|w3~combout ;
wire \my_processor|alu1|csa|adder3|adder6|sum~combout ;
wire \my_processor|alu1|csa|adder3|adder7|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder5|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder6|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder9|sum~combout ;
wire \my_processor|alu1|csa|adder3|adder10|w3~combout ;
wire \my_processor|alu1|csa|adder3|adder9|w3~combout ;
wire \my_processor|alu1|csa|adder3|adder8|w3~combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout ;
wire \my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0_combout ;
wire \my_processor|alu1|csa|adder3|adder12|sum~combout ;
wire \my_processor|pc_in~2_combout ;
wire \my_processor|cmp12|ad4~0_combout ;
wire \my_processor|ctrl_readRegA[3]~7_combout ;
wire \my_processor|ctrl_readRegA[3]~6_combout ;
wire \my_processor|ctrl_readRegA[4]~8_combout ;
wire \my_processor|ctrl_readRegA[4]~9_combout ;
wire \my_regfile|d0|d0|and1~2_combout ;
wire \my_regfile|d0|d0|and0~combout ;
wire \my_regfile|d0|d0|and1~1_combout ;
wire \my_regfile|d0|d0|and1~0_combout ;
wire \my_regfile|data_readRegA[0]~44_combout ;
wire \my_processor|ctrl_readRegA[1]~10_combout ;
wire \my_processor|ctrl_readRegA[1]~11_combout ;
wire \my_processor|ctrl_readRegA[2]~12_combout ;
wire \my_processor|ctrl_readRegA[0]~4_combout ;
wire \my_processor|ctrl_readRegA[0]~5_combout ;
wire \my_regfile|d0|d1|and3~combout ;
wire \my_processor|cmp3|ad4~0_combout ;
wire \my_processor|cmp3|ad4~combout ;
wire \my_processor|or2~0_combout ;
wire \my_processor|cmp1|ad4~0_combout ;
wire \my_processor|cmp8|ad4~0_combout ;
wire \my_processor|cmp2|ad4~0_combout ;
wire \my_processor|alu_opcode[0]~4_combout ;
wire \my_processor|c1|ad4~combout ;
wire \my_processor|or2~1_combout ;
wire \my_processor|ctrl_readRegB[4]~11_combout ;
wire \my_regfile|d1|d0|and1~2_combout ;
wire \my_processor|ctrl_readRegB[3]~12_combout ;
wire \my_regfile|d1|d0|and1~3_combout ;
wire \my_regfile|d1|d0|and0~0_combout ;
wire \my_regfile|d1|d0|and0~combout ;
wire \my_regfile|d1|d0|and1~4_combout ;
wire \my_regfile|d1|d0|and1~5_combout ;
wire \my_regfile|d1|d0|and1~0_combout ;
wire \my_regfile|d1|d0|and1~1_combout ;
wire \my_regfile|data_readRegB[0]~22_combout ;
wire \my_processor|ctrl_readRegB[0]~14_combout ;
wire \my_processor|ctrl_readRegB[0]~17_combout ;
wire \my_processor|ctrl_readRegB[1]~10_combout ;
wire \my_processor|ctrl_readRegB[1]~15_combout ;
wire \my_regfile|d1|d1|and4~0_combout ;
wire \my_processor|ctrl_readRegB[2]~13_combout ;
wire \my_regfile|d1|d1|and4~1_combout ;
wire \my_regfile|d1|d1|and4~2_combout ;
wire \my_regfile|d1|d1|and4~combout ;
wire \my_processor|alu_opcode[0]~6_combout ;
wire \my_processor|my_alu|mux4[1]|or1~4_combout ;
wire \my_regfile|d1|d4|and7~combout ;
wire \my_regfile|d1|d4|and6~combout ;
wire \my_regfile|d0|d1|and4~combout ;
wire \my_regfile|d0|d1|and0~combout ;
wire \my_processor|ctrl_writeReg[0]~3_combout ;
wire \my_processor|ctrl_writeReg[0]~11_combout ;
wire \my_regfile|d0|d2|and1~combout ;
wire \my_regfile|register[4].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d1|and2~combout ;
wire \my_processor|ctrl_writeReg[1]~7_combout ;
wire \my_processor|or1~2_combout ;
wire \my_processor|cmp8|ad4~1_combout ;
wire \my_processor|ctrl_writeReg[0]~6_combout ;
wire \my_processor|ctrl_writeReg[2]~8_combout ;
wire \my_regfile|write0|and_loop[9].and0~0_combout ;
wire \my_regfile|write0|and_loop[1].and0~combout ;
wire \my_regfile|register[1].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[2].and0~0_combout ;
wire \my_regfile|write0|and_loop[2].and0~combout ;
wire \my_regfile|register[2].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d1|and1~combout ;
wire \my_regfile|data_readRegB[30]~385_combout ;
wire \my_regfile|write0|and_loop[27].and0~0_combout ;
wire \my_regfile|write0|and_loop[3].and0~combout ;
wire \my_regfile|register[3].df|dffe_array[30].df|q~q ;
wire \my_processor|ctrl_readRegB[4]~19_combout ;
wire \my_processor|ctrl_readRegB[3]~18_combout ;
wire \my_regfile|d1|d1|and0~0_combout ;
wire \my_regfile|data_readRegB[30]~386_combout ;
wire \my_regfile|data_readRegB[30]~387_combout ;
wire \my_regfile|write0|d0|d0|and1~0_combout ;
wire \my_regfile|write0|and_loop[25].and0~combout ;
wire \my_regfile|register[25].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d4|and1~combout ;
wire \my_regfile|write0|and_loop[26].and0~combout ;
wire \my_regfile|register[26].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d4|and2~combout ;
wire \my_regfile|data_readRegB[30]~401_combout ;
wire \my_regfile|write0|and_loop[29].and0~0_combout ;
wire \my_regfile|write0|and_loop[29].and0~combout ;
wire \my_regfile|register[29].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d4|and5~combout ;
wire \my_regfile|write0|and_loop[6].and0~0_combout ;
wire \my_regfile|write0|and_loop[30].and0~combout ;
wire \my_regfile|register[30].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[31].and0~0_combout ;
wire \my_regfile|write0|and_loop[31].and0~combout ;
wire \my_regfile|register[31].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegB[30]~403_combout ;
wire \my_regfile|data_readRegB[30]~404_combout ;
wire \my_regfile|d1|d4|and4~combout ;
wire \my_regfile|write0|and_loop[27].and0~combout ;
wire \my_regfile|register[27].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[4].and0~0_combout ;
wire \my_regfile|write0|and_loop[28].and0~combout ;
wire \my_regfile|register[28].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d4|and3~combout ;
wire \my_regfile|data_readRegB[30]~402_combout ;
wire \my_processor|ctrl_writeReg[4]~10_combout ;
wire \my_regfile|write0|and_loop[17].and0~combout ;
wire \my_regfile|register[17].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and1~combout ;
wire \my_regfile|write0|and_loop[18].and0~combout ;
wire \my_regfile|register[18].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and2~combout ;
wire \my_regfile|data_readRegB[30]~396_combout ;
wire \my_regfile|write0|and_loop[19].and0~combout ;
wire \my_regfile|register[19].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and4~combout ;
wire \my_regfile|write0|and_loop[20].and0~combout ;
wire \my_regfile|register[20].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and3~combout ;
wire \my_regfile|data_readRegB[30]~397_combout ;
wire \my_regfile|d1|d3|and6~combout ;
wire \my_regfile|write0|and_loop[21].and0~combout ;
wire \my_regfile|register[21].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[22].and0~combout ;
wire \my_regfile|register[22].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and5~combout ;
wire \my_regfile|data_readRegB[30]~398_combout ;
wire \my_regfile|write0|and_loop[23].and0~combout ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[24].and0~0_combout ;
wire \my_regfile|write0|and_loop[24].and0~combout ;
wire \my_regfile|register[24].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and7~combout ;
wire \my_regfile|data_readRegB[30]~399_combout ;
wire \my_regfile|data_readRegB[30]~400_combout ;
wire \my_regfile|data_readRegB[30]~405_combout ;
wire \my_regfile|d1|d2|and0~combout ;
wire \my_regfile|write0|and_loop[7].and0~combout ;
wire \my_regfile|register[7].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegB[30]~389_combout ;
wire \my_regfile|write0|and_loop[8].and0~combout ;
wire \my_regfile|register[8].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[5].and0~combout ;
wire \my_regfile|register[5].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d1|and5~combout ;
wire \my_regfile|write0|and_loop[6].and0~combout ;
wire \my_regfile|register[6].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d1|and6~combout ;
wire \my_regfile|data_readRegB[30]~388_combout ;
wire \my_regfile|data_readRegB[30]~390_combout ;
wire \my_regfile|d1|d2|and1~combout ;
wire \my_regfile|write0|and_loop[9].and0~combout ;
wire \my_regfile|register[9].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d2|and2~combout ;
wire \my_regfile|data_readRegB[30]~391_combout ;
wire \my_regfile|d1|d2|and5~combout ;
wire \my_regfile|write0|and_loop[13].and0~combout ;
wire \my_regfile|register[13].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[14].and0~combout ;
wire \my_regfile|register[14].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d2|and6~combout ;
wire \my_regfile|data_readRegB[30]~393_combout ;
wire \my_regfile|write0|and_loop[15].and0~combout ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d3|and0~combout ;
wire \my_regfile|write0|and_loop[16].and0~combout ;
wire \my_regfile|register[16].df|dffe_array[30].df|q~q ;
wire \my_regfile|d1|d2|and7~combout ;
wire \my_regfile|data_readRegB[30]~394_combout ;
wire \my_regfile|d1|d2|and3~combout ;
wire \my_regfile|d1|d2|and4~combout ;
wire \my_regfile|write0|and_loop[12].and0~combout ;
wire \my_regfile|register[12].df|dffe_array[30].df|q~q ;
wire \my_regfile|write0|and_loop[11].and0~combout ;
wire \my_regfile|register[11].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegB[30]~392_combout ;
wire \my_regfile|data_readRegB[30]~395_combout ;
wire \my_regfile|data_readRegB[30]~406_combout ;
wire \my_processor|aluinput[30]~38_combout ;
wire \my_processor|my_alu|csa|adder1|adder15|sum~2_combout ;
wire \my_regfile|register[27].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~445_combout ;
wire \my_regfile|register[25].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~444_combout ;
wire \my_regfile|register[30].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~446_combout ;
wire \my_regfile|register[29].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~447_combout ;
wire \my_regfile|register[17].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~439_combout ;
wire \my_regfile|register[21].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~441_combout ;
wire \my_regfile|register[23].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~442_combout ;
wire \my_regfile|register[19].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~440_combout ;
wire \my_regfile|data_readRegB[28]~443_combout ;
wire \my_regfile|data_readRegB[28]~448_combout ;
wire \my_regfile|register[6].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~431_combout ;
wire \my_regfile|register[3].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~429_combout ;
wire \my_regfile|register[1].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~428_combout ;
wire \my_regfile|data_readRegB[28]~430_combout ;
wire \my_regfile|register[7].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[28].df|q~q ;
wire \my_regfile|d1|d1|and7~combout ;
wire \my_regfile|data_readRegB[28]~432_combout ;
wire \my_regfile|register[11].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~434_combout ;
wire \my_regfile|register[13].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~435_combout ;
wire \my_regfile|write0|and_loop[10].and0~combout ;
wire \my_regfile|register[10].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~433_combout ;
wire \my_regfile|register[15].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~436_combout ;
wire \my_regfile|data_readRegB[28]~437_combout ;
wire \my_regfile|data_readRegB[28]~438_combout ;
wire \my_regfile|data_readRegB[28]~449_combout ;
wire \my_processor|aluinput[0]~32_combout ;
wire \my_processor|data_writeReg[1]~40_combout ;
wire \my_regfile|data_readRegB[0]~769_combout ;
wire \my_regfile|d0|d4|and4~combout ;
wire \my_regfile|d0|d4|and3~combout ;
wire \my_processor|alu1|csa|adder3|adder2|sum~combout ;
wire \my_processor|data_writeTwo[1]~0_combout ;
wire \my_processor|data_writeTwo[1]~1_combout ;
wire \my_regfile|register[1].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~45_combout ;
wire \my_regfile|register[5].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~48_combout ;
wire \my_regfile|d1|d1|and3~combout ;
wire \my_regfile|register[3].df|dffe_array[2].df|q~q ;
wire \my_regfile|d1|d1|and0~combout ;
wire \my_regfile|data_readRegB[2]~46_combout ;
wire \my_regfile|data_readRegB[2]~47_combout ;
wire \my_regfile|register[7].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~49_combout ;
wire \my_regfile|data_readRegB[2]~50_combout ;
wire \my_regfile|register[13].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~53_combout ;
wire \my_regfile|register[16].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~54_combout ;
wire \my_regfile|register[10].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~51_combout ;
wire \my_regfile|register[12].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~52_combout ;
wire \my_regfile|data_readRegB[2]~55_combout ;
wire \my_regfile|register[27].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~62_combout ;
wire \my_regfile|register[29].df|dffe_array[2].df|q~q ;
wire \my_regfile|d1|d2|and5~0_combout ;
wire \my_regfile|data_readRegB[2]~63_combout ;
wire \my_regfile|register[25].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~61_combout ;
wire \my_regfile|register[30].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~64_combout ;
wire \my_regfile|data_readRegB[2]~65_combout ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~58_combout ;
wire \my_regfile|register[19].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~57_combout ;
wire \my_regfile|register[23].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~59_combout ;
wire \my_regfile|register[17].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~56_combout ;
wire \my_regfile|data_readRegB[2]~60_combout ;
wire \my_regfile|data_readRegB[2]~66_combout ;
wire \my_regfile|data_readRegB[2]~777_combout ;
wire \my_processor|alu_opcode[1]~7_combout ;
wire \my_processor|alu_opcode[2]~5_combout ;
wire \my_processor|my_alu|mux4[7]|or1~0_combout ;
wire \my_processor|my_alu|mux4[7]|or1~1_combout ;
wire \my_processor|alu_opcode~10_combout ;
wire \my_regfile|d0|d1|and2~combout ;
wire \my_regfile|d0|d1|and1~combout ;
wire \my_processor|my_alu|mux4[7]|or1~2_combout ;
wire \my_regfile|data_readRegA[16]~722_combout ;
wire \my_regfile|register[8].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~673_combout ;
wire \my_regfile|register[6].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~672_combout ;
wire \my_regfile|register[14].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~676_combout ;
wire \my_regfile|register[11].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~675_combout ;
wire \my_regfile|register[10].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~674_combout ;
wire \my_regfile|register[15].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~677_combout ;
wire \my_regfile|data_readRegB[16]~678_combout ;
wire \my_regfile|register[4].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~670_combout ;
wire \my_regfile|register[1].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~669_combout ;
wire \my_regfile|data_readRegB[16]~671_combout ;
wire \my_regfile|data_readRegB[16]~679_combout ;
wire \my_regfile|register[26].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~681_combout ;
wire \my_regfile|register[18].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~680_combout ;
wire \my_regfile|register[22].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~686_combout ;
wire \my_regfile|register[27].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~687_combout ;
wire \my_regfile|register[20].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~685_combout ;
wire \my_regfile|data_readRegB[16]~688_combout ;
wire \my_regfile|register[29].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~682_combout ;
wire \my_regfile|register[31].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~683_combout ;
wire \my_regfile|data_readRegB[16]~684_combout ;
wire \my_regfile|data_readRegB[16]~689_combout ;
wire \my_regfile|data_readRegB[16]~734_combout ;
wire \my_processor|aluinput[16]~63_combout ;
wire \my_processor|my_alu|mux1[16]|or1~0_combout ;
wire \my_regfile|d0|d2|and6~combout ;
wire \my_processor|my_alu|csa|adder1|adder15|C_out~0_combout ;
wire \my_regfile|register[7].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~367_combout ;
wire \my_regfile|register[2].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~363_combout ;
wire \my_regfile|register[4].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~364_combout ;
wire \my_regfile|register[3].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~365_combout ;
wire \my_regfile|register[6].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~366_combout ;
wire \my_regfile|data_readRegB[31]~368_combout ;
wire \my_regfile|register[16].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~372_combout ;
wire \my_regfile|register[13].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~371_combout ;
wire \my_regfile|register[11].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~370_combout ;
wire \my_regfile|register[9].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~369_combout ;
wire \my_regfile|data_readRegB[31]~373_combout ;
wire \my_regfile|register[26].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~379_combout ;
wire \my_regfile|register[27].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~380_combout ;
wire \my_regfile|register[29].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~381_combout ;
wire \my_regfile|data_readRegB[31]~382_combout ;
wire \my_regfile|register[22].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~376_combout ;
wire \my_regfile|register[24].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~377_combout ;
wire \my_regfile|register[20].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~375_combout ;
wire \my_regfile|register[18].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~374_combout ;
wire \my_regfile|data_readRegB[31]~378_combout ;
wire \my_regfile|data_readRegB[31]~383_combout ;
wire \my_regfile|data_readRegB[31]~384_combout ;
wire \my_processor|aluinput[31]~57_combout ;
wire \my_processor|my_alu|csa|adder1|adder16|sum~2_combout ;
wire \my_processor|my_alu|mux4[31]|or1~0_combout ;
wire \my_processor|my_alu|mux1[31]|or1~0_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ;
wire \my_processor|my_alu|mux4[31]|or1~1_combout ;
wire \my_regfile|register[3].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~599_combout ;
wire \my_regfile|register[4].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~600_combout ;
wire \my_regfile|data_readRegA[20]~601_combout ;
wire \my_regfile|d0|d1|and6~combout ;
wire \my_regfile|d0|d1|and5~combout ;
wire \my_regfile|register[6].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~602_combout ;
wire \my_regfile|register[8].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d2|and0~combout ;
wire \my_regfile|register[7].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d1|and7~combout ;
wire \my_regfile|data_readRegA[20]~603_combout ;
wire \my_regfile|data_readRegA[20]~604_combout ;
wire \my_regfile|register[14].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d2|and5~combout ;
wire \my_regfile|data_readRegA[20]~607_combout ;
wire \my_regfile|d0|d2|and2~combout ;
wire \my_regfile|register[9].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~605_combout ;
wire \my_regfile|register[11].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d2|and4~combout ;
wire \my_regfile|register[12].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d2|and3~combout ;
wire \my_regfile|data_readRegA[20]~606_combout ;
wire \my_regfile|d0|d3|and0~combout ;
wire \my_regfile|d0|d2|and7~combout ;
wire \my_regfile|register[15].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~608_combout ;
wire \my_regfile|data_readRegA[20]~609_combout ;
wire \my_regfile|register[26].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d4|and2~combout ;
wire \my_regfile|register[25].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d4|and1~combout ;
wire \my_regfile|data_readRegA[20]~615_combout ;
wire \my_regfile|register[27].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~616_combout ;
wire \my_regfile|register[24].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d4|and0~combout ;
wire \my_regfile|register[23].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d3|and7~combout ;
wire \my_regfile|data_readRegA[20]~613_combout ;
wire \my_regfile|d0|d3|and4~combout ;
wire \my_regfile|register[20].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d3|and3~combout ;
wire \my_regfile|data_readRegA[20]~611_combout ;
wire \my_regfile|register[18].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d3|and2~combout ;
wire \my_regfile|register[17].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d3|and1~combout ;
wire \my_regfile|data_readRegA[20]~610_combout ;
wire \my_regfile|register[21].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d3|and6~combout ;
wire \my_regfile|d0|d3|and5~combout ;
wire \my_regfile|data_readRegA[20]~612_combout ;
wire \my_regfile|data_readRegA[20]~614_combout ;
wire \my_regfile|register[29].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d4|and5~combout ;
wire \my_regfile|register[31].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~q ;
wire \my_regfile|d0|d4|and7~combout ;
wire \my_regfile|d0|d4|and6~combout ;
wire \my_regfile|data_readRegA[20]~617_combout ;
wire \my_regfile|data_readRegA[20]~618_combout ;
wire \my_regfile|data_readRegA[20]~619_combout ;
wire \my_regfile|data_readRegA[20]~620_combout ;
wire \my_regfile|data_readRegA[20]~726_combout ;
wire \my_processor|aluinput[20]~46_combout ;
wire \my_processor|my_alu|mux4[19]|or1~0_combout ;
wire \my_regfile|register[15].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~674_combout ;
wire \my_regfile|register[11].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~672_combout ;
wire \my_regfile|register[9].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~671_combout ;
wire \my_regfile|register[14].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~673_combout ;
wire \my_regfile|data_readRegA[18]~675_combout ;
wire \my_regfile|register[7].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~669_combout ;
wire \my_regfile|register[6].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~668_combout ;
wire \my_regfile|data_readRegA[18]~670_combout ;
wire \my_regfile|register[4].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~666_combout ;
wire \my_regfile|register[3].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~665_combout ;
wire \my_regfile|data_readRegA[18]~667_combout ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~682_combout ;
wire \my_regfile|register[30].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~683_combout ;
wire \my_regfile|data_readRegA[18]~684_combout ;
wire \my_regfile|register[25].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~681_combout ;
wire \my_regfile|register[17].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~676_combout ;
wire \my_regfile|register[24].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~679_combout ;
wire \my_regfile|register[22].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~678_combout ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~677_combout ;
wire \my_regfile|data_readRegA[18]~680_combout ;
wire \my_regfile|data_readRegA[18]~685_combout ;
wire \my_regfile|data_readRegA[18]~686_combout ;
wire \my_regfile|data_readRegA[18]~724_combout ;
wire \my_processor|my_alu|mux1[18]|or1~0_combout ;
wire \my_processor|my_alu|mux4[19]|or1~1_combout ;
wire \my_processor|my_alu|mux4[19]|or1~2_combout ;
wire \my_processor|my_alu|left|second_loop[0].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0_combout ;
wire \my_regfile|data_readRegA[13]~720_combout ;
wire \my_regfile|register[4].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~320_combout ;
wire \my_regfile|register[1].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~319_combout ;
wire \my_regfile|data_readRegB[13]~321_combout ;
wire \my_regfile|register[15].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~328_combout ;
wire \my_regfile|register[14].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~327_combout ;
wire \my_regfile|register[11].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~326_combout ;
wire \my_regfile|register[10].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~325_combout ;
wire \my_regfile|data_readRegB[13]~329_combout ;
wire \my_regfile|register[5].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~322_combout ;
wire \my_regfile|register[7].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~323_combout ;
wire \my_regfile|data_readRegB[13]~324_combout ;
wire \my_regfile|register[26].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~335_combout ;
wire \my_regfile|register[27].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~336_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~332_combout ;
wire \my_regfile|register[24].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~333_combout ;
wire \my_regfile|register[19].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~331_combout ;
wire \my_regfile|register[18].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~330_combout ;
wire \my_regfile|data_readRegB[13]~334_combout ;
wire \my_regfile|register[30].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~337_combout ;
wire \my_regfile|register[29].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~338_combout ;
wire \my_regfile|data_readRegB[13]~339_combout ;
wire \my_regfile|data_readRegB[13]~340_combout ;
wire \my_processor|aluinput[13]~37_combout ;
wire \my_processor|my_alu|mux1[13]|or1~0_combout ;
wire \my_processor|my_alu|mux4[1]|or1~3_combout ;
wire \my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout ;
wire \my_processor|my_alu|mux4[1]|or1~1_combout ;
wire \my_processor|my_alu|mux4[1]|or1~0_combout ;
wire \my_regfile|data_readRegA[23]~729_combout ;
wire \my_regfile|register[16].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~547_combout ;
wire \my_regfile|register[13].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~546_combout ;
wire \my_regfile|register[11].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~545_combout ;
wire \my_regfile|register[9].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~544_combout ;
wire \my_regfile|data_readRegB[23]~548_combout ;
wire \my_regfile|register[25].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~554_combout ;
wire \my_regfile|data_readRegB[23]~556_combout ;
wire \my_regfile|register[31].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~557_combout ;
wire \my_regfile|register[27].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~555_combout ;
wire \my_regfile|data_readRegB[23]~558_combout ;
wire \my_regfile|register[18].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~549_combout ;
wire \my_regfile|register[21].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~551_combout ;
wire \my_regfile|register[23].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~552_combout ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~550_combout ;
wire \my_regfile|data_readRegB[23]~553_combout ;
wire \my_regfile|register[8].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~542_combout ;
wire \my_regfile|register[6].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~541_combout ;
wire \my_regfile|register[2].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~538_combout ;
wire \my_regfile|register[4].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~539_combout ;
wire \my_regfile|data_readRegB[23]~540_combout ;
wire \my_regfile|data_readRegB[23]~543_combout ;
wire \my_regfile|data_readRegB[23]~559_combout ;
wire \my_processor|aluinput[23]~43_combout ;
wire \my_regfile|data_readRegA[21]~727_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~599_combout ;
wire \my_regfile|register[27].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~600_combout ;
wire \my_regfile|data_readRegB[21]~601_combout ;
wire \my_regfile|register[17].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~594_combout ;
wire \my_regfile|register[19].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~595_combout ;
wire \my_regfile|register[21].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~596_combout ;
wire \my_regfile|register[23].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~597_combout ;
wire \my_regfile|data_readRegB[21]~598_combout ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~582_combout ;
wire \my_regfile|register[8].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~587_combout ;
wire \my_regfile|register[3].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~584_combout ;
wire \my_regfile|register[4].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~583_combout ;
wire \my_regfile|data_readRegB[21]~585_combout ;
wire \my_regfile|register[5].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~586_combout ;
wire \my_regfile|register[15].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~591_combout ;
wire \my_regfile|register[14].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~590_combout ;
wire \my_regfile|register[11].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~589_combout ;
wire \my_regfile|register[10].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~588_combout ;
wire \my_regfile|data_readRegB[21]~592_combout ;
wire \my_regfile|data_readRegB[21]~593_combout ;
wire \my_regfile|data_readRegB[21]~602_combout ;
wire \my_processor|aluinput[21]~45_combout ;
wire \my_processor|my_alu|csa|adder1|adder5|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder6|C_out~0_combout ;
wire \my_regfile|register[10].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~566_combout ;
wire \my_regfile|register[13].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~568_combout ;
wire \my_regfile|register[12].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~567_combout ;
wire \my_regfile|register[16].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~569_combout ;
wire \my_regfile|data_readRegB[22]~570_combout ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~563_combout ;
wire \my_regfile|register[5].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~564_combout ;
wire \my_regfile|data_readRegB[22]~565_combout ;
wire \my_regfile|register[1].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~560_combout ;
wire \my_regfile|register[3].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~561_combout ;
wire \my_regfile|data_readRegB[22]~562_combout ;
wire \my_regfile|register[23].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~574_combout ;
wire \my_regfile|register[22].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~573_combout ;
wire \my_regfile|register[17].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~571_combout ;
wire \my_regfile|register[19].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~572_combout ;
wire \my_regfile|data_readRegB[22]~575_combout ;
wire \my_regfile|register[25].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~576_combout ;
wire \my_regfile|register[28].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~577_combout ;
wire \my_regfile|register[30].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~578_combout ;
wire \my_regfile|register[29].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~579_combout ;
wire \my_regfile|data_readRegB[22]~580_combout ;
wire \my_regfile|data_readRegB[22]~581_combout ;
wire \my_processor|aluinput[22]~44_combout ;
wire \my_processor|my_alu|csa|adder1|adder7|sum~combout ;
wire \my_regfile|register[21].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~638_combout ;
wire \my_regfile|register[24].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~639_combout ;
wire \my_regfile|register[19].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~637_combout ;
wire \my_regfile|register[17].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~636_combout ;
wire \my_regfile|data_readRegB[19]~640_combout ;
wire \my_regfile|register[27].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~642_combout ;
wire \my_regfile|register[26].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~641_combout ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~644_combout ;
wire \my_regfile|register[29].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~643_combout ;
wire \my_regfile|data_readRegB[19]~645_combout ;
wire \my_regfile|register[8].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~629_combout ;
wire \my_regfile|register[5].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~628_combout ;
wire \my_regfile|data_readRegB[19]~626_combout ;
wire \my_regfile|register[4].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~625_combout ;
wire \my_regfile|data_readRegB[19]~627_combout ;
wire \my_regfile|register[11].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~631_combout ;
wire \my_regfile|register[15].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~633_combout ;
wire \my_regfile|register[9].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~630_combout ;
wire \my_regfile|register[14].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~632_combout ;
wire \my_regfile|data_readRegB[19]~634_combout ;
wire \my_regfile|data_readRegB[19]~635_combout ;
wire \my_regfile|data_readRegB[19]~646_combout ;
wire \my_processor|aluinput[19]~60_combout ;
wire \my_processor|my_alu|csa|adder2|adder4|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder5|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder6|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder7|sum~combout ;
wire \my_processor|my_alu|mux1[22]|or1~0_combout ;
wire \my_regfile|register[3].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~221_combout ;
wire \my_regfile|register[4].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~222_combout ;
wire \my_regfile|data_readRegA[3]~223_combout ;
wire \my_regfile|register[6].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~224_combout ;
wire \my_regfile|register[7].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~225_combout ;
wire \my_regfile|register[10].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~226_combout ;
wire \my_regfile|register[16].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~229_combout ;
wire \my_regfile|register[12].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~227_combout ;
wire \my_regfile|register[14].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~228_combout ;
wire \my_regfile|data_readRegA[3]~230_combout ;
wire \my_regfile|data_readRegA[3]~231_combout ;
wire \my_regfile|register[29].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~239_combout ;
wire \my_regfile|data_readRegA[3]~240_combout ;
wire \my_regfile|register[28].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~238_combout ;
wire \my_regfile|register[26].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~237_combout ;
wire \my_regfile|register[24].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~235_combout ;
wire \my_regfile|register[19].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~233_combout ;
wire \my_regfile|register[17].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~232_combout ;
wire \my_regfile|register[21].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~234_combout ;
wire \my_regfile|data_readRegA[3]~236_combout ;
wire \my_regfile|data_readRegA[3]~241_combout ;
wire \my_regfile|data_readRegA[3]~242_combout ;
wire \my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout ;
wire \my_regfile|register[6].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~334_combout ;
wire \my_regfile|register[8].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[8].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~335_combout ;
wire \my_regfile|data_readRegA[4]~336_combout ;
wire \my_regfile|register[4].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~332_combout ;
wire \my_regfile|register[3].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~331_combout ;
wire \my_regfile|data_readRegA[4]~333_combout ;
wire \my_regfile|register[10].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~337_combout ;
wire \my_regfile|register[14].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~339_combout ;
wire \my_regfile|register[12].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~338_combout ;
wire \my_regfile|register[16].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~340_combout ;
wire \my_regfile|data_readRegA[4]~341_combout ;
wire \my_regfile|register[22].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~344_combout ;
wire \my_regfile|register[20].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~343_combout ;
wire \my_regfile|register[18].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~342_combout ;
wire \my_regfile|register[24].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~345_combout ;
wire \my_regfile|data_readRegA[4]~346_combout ;
wire \my_regfile|register[26].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~347_combout ;
wire \my_regfile|register[28].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~348_combout ;
wire \my_regfile|register[29].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~349_combout ;
wire \my_regfile|data_readRegA[4]~350_combout ;
wire \my_regfile|data_readRegA[4]~351_combout ;
wire \my_regfile|data_readRegA[4]~352_combout ;
wire \my_regfile|register[30].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~152_combout ;
wire \my_regfile|register[29].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~153_combout ;
wire \my_regfile|register[21].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~146_combout ;
wire \my_regfile|register[19].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~145_combout ;
wire \my_regfile|register[23].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~147_combout ;
wire \my_regfile|register[17].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~144_combout ;
wire \my_regfile|data_readRegB[6]~148_combout ;
wire \my_regfile|register[25].df|dffe_array[6].df|q~q ;
wire \my_regfile|d1|d1|and1~0_combout ;
wire \my_regfile|data_readRegB[6]~149_combout ;
wire \my_regfile|register[26].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~150_combout ;
wire \my_regfile|data_readRegB[6]~151_combout ;
wire \my_regfile|register[5].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~136_combout ;
wire \my_regfile|register[8].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[6].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~137_combout ;
wire \my_regfile|register[4].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~134_combout ;
wire \my_regfile|register[1].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~133_combout ;
wire \my_regfile|data_readRegB[6]~135_combout ;
wire \my_regfile|register[10].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~138_combout ;
wire \my_regfile|register[16].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~141_combout ;
wire \my_regfile|register[12].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~139_combout ;
wire \my_regfile|register[13].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~140_combout ;
wire \my_regfile|data_readRegB[6]~142_combout ;
wire \my_regfile|data_readRegB[6]~143_combout ;
wire \my_regfile|data_readRegB[6]~154_combout ;
wire \my_regfile|data_readRegB[6]~778_combout ;
wire \my_regfile|register[27].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~194_combout ;
wire \my_regfile|register[25].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~193_combout ;
wire \my_regfile|register[21].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~190_combout ;
wire \my_regfile|register[17].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~188_combout ;
wire \my_regfile|register[24].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~191_combout ;
wire \my_regfile|register[19].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~189_combout ;
wire \my_regfile|data_readRegB[8]~192_combout ;
wire \my_regfile|register[30].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~195_combout ;
wire \my_regfile|register[29].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~196_combout ;
wire \my_regfile|data_readRegB[8]~197_combout ;
wire \my_regfile|register[6].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~180_combout ;
wire \my_regfile|register[8].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~181_combout ;
wire \my_regfile|register[16].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~185_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~182_combout ;
wire \my_regfile|register[14].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~184_combout ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~183_combout ;
wire \my_regfile|data_readRegB[8]~186_combout ;
wire \my_regfile|register[4].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~178_combout ;
wire \my_regfile|register[1].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~177_combout ;
wire \my_regfile|data_readRegB[8]~179_combout ;
wire \my_regfile|data_readRegB[8]~187_combout ;
wire \my_regfile|data_readRegB[8]~198_combout ;
wire \my_regfile|register[8].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~247_combout ;
wire \my_regfile|register[5].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~246_combout ;
wire \my_regfile|register[4].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~243_combout ;
wire \my_regfile|register[3].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~244_combout ;
wire \my_regfile|data_readRegB[11]~245_combout ;
wire \my_regfile|register[9].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~248_combout ;
wire \my_regfile|register[12].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~249_combout ;
wire \my_regfile|register[15].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~251_combout ;
wire \my_regfile|register[14].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~250_combout ;
wire \my_regfile|data_readRegB[11]~252_combout ;
wire \my_regfile|data_readRegB[11]~253_combout ;
wire \my_regfile|register[27].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~260_combout ;
wire \my_regfile|register[17].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~254_combout ;
wire \my_regfile|register[23].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~257_combout ;
wire \my_regfile|register[20].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~255_combout ;
wire \my_regfile|register[21].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~256_combout ;
wire \my_regfile|data_readRegB[11]~258_combout ;
wire \my_regfile|register[25].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~259_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~261_combout ;
wire \my_regfile|data_readRegB[11]~262_combout ;
wire \my_regfile|data_readRegB[11]~263_combout ;
wire \my_regfile|data_readRegB[11]~264_combout ;
wire \my_processor|data_writeReg[11]~19_combout ;
wire \my_regfile|register[7].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~93_combout ;
wire \my_regfile|data_readRegA[11]~92_combout ;
wire \my_regfile|data_readRegA[11]~94_combout ;
wire \my_regfile|data_readRegA[11]~90_combout ;
wire \my_regfile|data_readRegA[11]~89_combout ;
wire \my_regfile|data_readRegA[11]~91_combout ;
wire \my_regfile|data_readRegA[11]~107_combout ;
wire \my_regfile|data_readRegA[11]~108_combout ;
wire \my_regfile|data_readRegA[11]~105_combout ;
wire \my_regfile|data_readRegA[11]~106_combout ;
wire \my_regfile|data_readRegA[11]~101_combout ;
wire \my_regfile|data_readRegA[11]~102_combout ;
wire \my_regfile|data_readRegA[11]~100_combout ;
wire \my_regfile|data_readRegA[11]~103_combout ;
wire \my_regfile|data_readRegA[11]~104_combout ;
wire \my_regfile|data_readRegA[11]~109_combout ;
wire \my_regfile|data_readRegA[11]~97_combout ;
wire \my_regfile|data_readRegA[11]~96_combout ;
wire \my_regfile|data_readRegA[11]~98_combout ;
wire \my_regfile|data_readRegA[11]~95_combout ;
wire \my_regfile|data_readRegA[11]~99_combout ;
wire \my_regfile|data_readRegA[11]~110_combout ;
wire \my_processor|aluinput[11]~55_combout ;
wire \my_processor|my_alu|mux4[11]|or1~9_combout ;
wire \my_regfile|data_readRegA[11]~718_combout ;
wire \my_processor|my_alu|mux4[11]|or1~4_combout ;
wire \my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout ;
wire \my_processor|my_alu|csa|mux1[16]|or1~0_combout ;
wire \my_processor|my_alu|csa|mux1[16]|or1~1_combout ;
wire \my_regfile|register[4].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~690_combout ;
wire \my_regfile|register[3].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~691_combout ;
wire \my_regfile|data_readRegB[17]~692_combout ;
wire \my_regfile|register[8].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~694_combout ;
wire \my_regfile|register[5].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~693_combout ;
wire \my_regfile|register[9].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~695_combout ;
wire \my_regfile|register[11].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~696_combout ;
wire \my_regfile|register[15].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~698_combout ;
wire \my_regfile|register[14].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~697_combout ;
wire \my_regfile|data_readRegB[17]~699_combout ;
wire \my_regfile|data_readRegB[17]~700_combout ;
wire \my_regfile|register[27].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~707_combout ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~706_combout ;
wire \my_regfile|register[21].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~703_combout ;
wire \my_regfile|register[19].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~702_combout ;
wire \my_regfile|register[17].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~701_combout ;
wire \my_regfile|register[24].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~704_combout ;
wire \my_regfile|data_readRegB[17]~705_combout ;
wire \my_regfile|register[29].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~708_combout ;
wire \my_regfile|data_readRegB[17]~709_combout ;
wire \my_regfile|data_readRegB[17]~710_combout ;
wire \my_regfile|data_readRegB[17]~711_combout ;
wire \my_processor|my_alu|csa|mux1[17]|or1~0_combout ;
wire \my_regfile|data_readRegA[17]~723_combout ;
wire \my_processor|my_alu|csa|adder1|adder2|sum~combout ;
wire \my_processor|aluinput[17]~62_combout ;
wire \my_processor|my_alu|mux1[17]|or1~0_combout ;
wire \my_processor|my_alu|left|mux1_1|and2~0_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3_combout ;
wire \my_processor|my_alu|right|third_loop[2].mux2|or1~0_combout ;
wire \my_regfile|register[8].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~137_combout ;
wire \my_regfile|register[6].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~136_combout ;
wire \my_regfile|data_readRegA[10]~138_combout ;
wire \my_regfile|register[1].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~133_combout ;
wire \my_regfile|register[3].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~134_combout ;
wire \my_regfile|data_readRegA[10]~135_combout ;
wire \my_regfile|register[28].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~150_combout ;
wire \my_regfile|register[26].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~149_combout ;
wire \my_regfile|register[22].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~146_combout ;
wire \my_regfile|register[18].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~144_combout ;
wire \my_regfile|register[20].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~145_combout ;
wire \my_regfile|register[24].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~147_combout ;
wire \my_regfile|data_readRegA[10]~148_combout ;
wire \my_regfile|register[29].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~151_combout ;
wire \my_regfile|data_readRegA[10]~152_combout ;
wire \my_regfile|data_readRegA[10]~153_combout ;
wire \my_regfile|register[11].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~140_combout ;
wire \my_regfile|register[10].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~139_combout ;
wire \my_regfile|register[14].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~141_combout ;
wire \my_regfile|register[16].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~142_combout ;
wire \my_regfile|data_readRegA[10]~143_combout ;
wire \my_regfile|data_readRegA[10]~154_combout ;
wire \my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout ;
wire \my_regfile|register[3].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~112_combout ;
wire \my_regfile|register[1].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~111_combout ;
wire \my_regfile|data_readRegA[9]~113_combout ;
wire \my_regfile|register[8].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~115_combout ;
wire \my_regfile|register[6].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~114_combout ;
wire \my_regfile|data_readRegA[9]~116_combout ;
wire \my_regfile|register[28].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~128_combout ;
wire \my_regfile|register[31].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~129_combout ;
wire \my_regfile|data_readRegA[9]~130_combout ;
wire \my_regfile|register[25].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~127_combout ;
wire \my_regfile|register[24].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~125_combout ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~122_combout ;
wire \my_regfile|register[21].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~124_combout ;
wire \my_regfile|register[20].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~123_combout ;
wire \my_regfile|data_readRegA[9]~126_combout ;
wire \my_regfile|data_readRegA[9]~131_combout ;
wire \my_regfile|register[14].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~119_combout ;
wire \my_regfile|register[12].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~118_combout ;
wire \my_regfile|register[16].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~120_combout ;
wire \my_regfile|register[10].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~117_combout ;
wire \my_regfile|data_readRegA[9]~121_combout ;
wire \my_regfile|data_readRegA[9]~132_combout ;
wire \my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout ;
wire \my_processor|my_alu|mux4[7]|or1~3_combout ;
wire \my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout ;
wire \my_processor|my_alu|mux4[2]|or1~4_combout ;
wire \my_regfile|register[25].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~510_combout ;
wire \my_regfile|register[29].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~512_combout ;
wire \my_regfile|register[31].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~513_combout ;
wire \my_regfile|register[27].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~511_combout ;
wire \my_regfile|data_readRegB[25]~514_combout ;
wire \my_regfile|register[11].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~501_combout ;
wire \my_regfile|register[13].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~502_combout ;
wire \my_regfile|register[10].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~500_combout ;
wire \my_regfile|register[16].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~503_combout ;
wire \my_regfile|data_readRegB[25]~504_combout ;
wire \my_regfile|register[5].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~497_combout ;
wire \my_regfile|register[7].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~498_combout ;
wire \my_regfile|register[3].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~495_combout ;
wire \my_regfile|register[4].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~494_combout ;
wire \my_regfile|data_readRegB[25]~496_combout ;
wire \my_regfile|data_readRegB[25]~499_combout ;
wire \my_regfile|register[23].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~508_combout ;
wire \my_regfile|register[17].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~505_combout ;
wire \my_regfile|register[21].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~507_combout ;
wire \my_regfile|register[19].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~506_combout ;
wire \my_regfile|data_readRegB[25]~509_combout ;
wire \my_regfile|data_readRegB[25]~515_combout ;
wire \my_processor|aluinput[25]~41_combout ;
wire \my_regfile|data_readRegA[25]~731_combout ;
wire \my_processor|my_alu|mux1[25]|or1~0_combout ;
wire \my_processor|my_alu|mux4[2]|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[23].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout ;
wire \my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout ;
wire \my_regfile|register[6].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~3_combout ;
wire \my_regfile|register[8].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~4_combout ;
wire \my_regfile|data_readRegA[15]~5_combout ;
wire \my_regfile|data_readRegA[15]~1_combout ;
wire \my_regfile|register[3].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~0_combout ;
wire \my_regfile|data_readRegA[15]~2_combout ;
wire \my_regfile|register[10].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~6_combout ;
wire \my_regfile|register[16].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~9_combout ;
wire \my_regfile|register[13].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~8_combout ;
wire \my_regfile|register[12].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~7_combout ;
wire \my_regfile|data_readRegA[15]~10_combout ;
wire \my_regfile|register[25].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~16_combout ;
wire \my_regfile|register[27].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~17_combout ;
wire \my_regfile|register[29].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~18_combout ;
wire \my_regfile|data_readRegA[15]~19_combout ;
wire \my_regfile|register[24].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~14_combout ;
wire \my_regfile|register[21].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~13_combout ;
wire \my_regfile|register[18].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~11_combout ;
wire \my_regfile|register[20].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~12_combout ;
wire \my_regfile|data_readRegA[15]~15_combout ;
wire \my_regfile|data_readRegA[15]~20_combout ;
wire \my_regfile|data_readRegA[15]~21_combout ;
wire \my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout ;
wire \my_regfile|data_readRegA[10]~717_combout ;
wire \my_regfile|data_readRegA[9]~716_combout ;
wire \my_processor|aluinput[8]~52_combout ;
wire \my_regfile|register[7].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~159_combout ;
wire \my_regfile|register[11].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~161_combout ;
wire \my_regfile|register[16].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~163_combout ;
wire \my_regfile|register[9].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~160_combout ;
wire \my_regfile|register[13].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~162_combout ;
wire \my_regfile|data_readRegB[7]~164_combout ;
wire \my_regfile|register[5].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~158_combout ;
wire \my_regfile|register[4].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~156_combout ;
wire \my_regfile|register[1].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~155_combout ;
wire \my_regfile|data_readRegB[7]~157_combout ;
wire \my_regfile|data_readRegB[7]~165_combout ;
wire \my_regfile|register[25].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~171_combout ;
wire \my_regfile|register[28].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~172_combout ;
wire \my_regfile|register[19].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~167_combout ;
wire \my_regfile|register[17].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~166_combout ;
wire \my_regfile|register[23].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~169_combout ;
wire \my_regfile|register[21].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~168_combout ;
wire \my_regfile|data_readRegB[7]~170_combout ;
wire \my_regfile|register[29].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~173_combout ;
wire \my_regfile|data_readRegB[7]~174_combout ;
wire \my_regfile|data_readRegB[7]~175_combout ;
wire \my_regfile|data_readRegB[7]~176_combout ;
wire \my_processor|aluinput[7]~51_combout ;
wire \my_regfile|data_readRegA[6]~715_combout ;
wire \my_processor|aluinput[6]~35_combout ;
wire \my_regfile|register[31].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~129_combout ;
wire \my_regfile|register[29].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~130_combout ;
wire \my_regfile|register[25].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~127_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~128_combout ;
wire \my_regfile|register[21].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~124_combout ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~122_combout ;
wire \my_regfile|register[23].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~125_combout ;
wire \my_regfile|register[19].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~123_combout ;
wire \my_regfile|data_readRegB[5]~126_combout ;
wire \my_regfile|data_readRegB[5]~131_combout ;
wire \my_regfile|register[5].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~114_combout ;
wire \my_regfile|register[3].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~112_combout ;
wire \my_regfile|register[4].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~111_combout ;
wire \my_regfile|data_readRegB[5]~113_combout ;
wire \my_regfile|register[7].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~115_combout ;
wire \my_regfile|register[13].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~118_combout ;
wire \my_regfile|register[11].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~117_combout ;
wire \my_regfile|register[10].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~116_combout ;
wire \my_regfile|register[16].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~119_combout ;
wire \my_regfile|data_readRegB[5]~120_combout ;
wire \my_regfile|data_readRegB[5]~121_combout ;
wire \my_regfile|data_readRegB[5]~132_combout ;
wire \my_processor|aluinput[5]~50_combout ;
wire \my_regfile|data_readRegA[4]~713_combout ;
wire \my_processor|aluinput[2]~34_combout ;
wire \my_regfile|register[27].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~40_combout ;
wire \my_regfile|register[29].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~41_combout ;
wire \my_regfile|register[26].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~39_combout ;
wire \my_regfile|register[30].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~42_combout ;
wire \my_regfile|data_readRegB[1]~43_combout ;
wire \my_regfile|register[4].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~24_combout ;
wire \my_regfile|register[3].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~25_combout ;
wire \my_regfile|register[8].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~27_combout ;
wire \my_regfile|register[1].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~23_combout ;
wire \my_regfile|register[5].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~26_combout ;
wire \my_regfile|data_readRegB[1]~28_combout ;
wire \my_regfile|register[24].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~37_combout ;
wire \my_regfile|register[20].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~35_combout ;
wire \my_regfile|register[17].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~34_combout ;
wire \my_regfile|register[21].df|dffe_array[1].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~36_combout ;
wire \my_regfile|data_readRegB[1]~38_combout ;
wire \my_regfile|register[11].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~30_combout ;
wire \my_regfile|register[13].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~31_combout ;
wire \my_regfile|register[10].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~29_combout ;
wire \my_regfile|register[16].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~32_combout ;
wire \my_regfile|data_readRegB[1]~33_combout ;
wire \my_regfile|data_readRegB[1]~44_combout ;
wire \my_processor|aluinput[1]~33_combout ;
wire \my_processor|my_alu|csa|adder3|adder1|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder2|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder3|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder4|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder5|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder6|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder7|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder8|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder9|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder10|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder11|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder12|C_out~0_combout ;
wire \my_regfile|data_readRegA[12]~719_combout ;
wire \my_regfile|register[8].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~345_combout ;
wire \my_regfile|register[5].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~344_combout ;
wire \my_regfile|register[2].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~341_combout ;
wire \my_regfile|register[3].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~342_combout ;
wire \my_regfile|data_readRegB[12]~343_combout ;
wire \my_regfile|register[11].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~347_combout ;
wire \my_regfile|register[15].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~349_combout ;
wire \my_regfile|register[13].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~348_combout ;
wire \my_regfile|register[9].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~346_combout ;
wire \my_regfile|data_readRegB[12]~350_combout ;
wire \my_regfile|data_readRegB[12]~351_combout ;
wire \my_regfile|register[25].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~357_combout ;
wire \my_regfile|register[31].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~359_combout ;
wire \my_regfile|register[29].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~360_combout ;
wire \my_regfile|register[21].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~354_combout ;
wire \my_regfile|register[19].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~353_combout ;
wire \my_regfile|register[17].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~352_combout ;
wire \my_regfile|register[23].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~355_combout ;
wire \my_regfile|data_readRegB[12]~356_combout ;
wire \my_regfile|register[27].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~358_combout ;
wire \my_regfile|data_readRegB[12]~361_combout ;
wire \my_regfile|data_readRegB[12]~362_combout ;
wire \my_processor|aluinput[12]~56_combout ;
wire \my_processor|my_alu|csa|adder3|adder13|sum~combout ;
wire \my_processor|my_alu|mux1[12]|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout ;
wire \my_regfile|data_readRegA[26]~732_combout ;
wire \my_regfile|register[23].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~486_combout ;
wire \my_regfile|register[21].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~485_combout ;
wire \my_regfile|register[17].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~483_combout ;
wire \my_regfile|register[19].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~484_combout ;
wire \my_regfile|data_readRegB[26]~487_combout ;
wire \my_regfile|register[25].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~488_combout ;
wire \my_regfile|register[30].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~491_combout ;
wire \my_regfile|register[29].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~490_combout ;
wire \my_regfile|register[27].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~489_combout ;
wire \my_regfile|data_readRegB[26]~492_combout ;
wire \my_regfile|data_readRegB[26]~473_combout ;
wire \my_regfile|register[1].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~472_combout ;
wire \my_regfile|register[4].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~474_combout ;
wire \my_regfile|register[7].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~476_combout ;
wire \my_regfile|register[5].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~475_combout ;
wire \my_regfile|register[10].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~477_combout ;
wire \my_regfile|register[13].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~479_combout ;
wire \my_regfile|register[15].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~480_combout ;
wire \my_regfile|register[12].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~478_combout ;
wire \my_regfile|data_readRegB[26]~481_combout ;
wire \my_regfile|data_readRegB[26]~482_combout ;
wire \my_regfile|data_readRegB[26]~493_combout ;
wire \my_processor|aluinput[26]~59_combout ;
wire \my_regfile|register[27].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~533_combout ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~532_combout ;
wire \my_regfile|register[29].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~534_combout ;
wire \my_regfile|data_readRegB[24]~535_combout ;
wire \my_regfile|register[19].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~528_combout ;
wire \my_regfile|register[23].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~530_combout ;
wire \my_regfile|register[21].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~529_combout ;
wire \my_regfile|register[18].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~527_combout ;
wire \my_regfile|data_readRegB[24]~531_combout ;
wire \my_regfile|data_readRegB[24]~536_combout ;
wire \my_regfile|register[13].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~524_combout ;
wire \my_regfile|register[15].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~525_combout ;
wire \my_regfile|register[9].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~522_combout ;
wire \my_regfile|register[12].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~523_combout ;
wire \my_regfile|data_readRegB[24]~526_combout ;
wire \my_regfile|register[8].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~520_combout ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~519_combout ;
wire \my_regfile|data_readRegB[24]~521_combout ;
wire \my_regfile|register[4].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~517_combout ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~516_combout ;
wire \my_regfile|data_readRegB[24]~518_combout ;
wire \my_regfile|data_readRegB[24]~537_combout ;
wire \my_processor|aluinput[24]~42_combout ;
wire \my_regfile|data_readRegA[24]~730_combout ;
wire \my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder11|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder7|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder11|C_out~0_combout ;
wire \my_regfile|register[5].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~453_combout ;
wire \my_regfile|register[8].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~454_combout ;
wire \my_regfile|data_readRegB[27]~455_combout ;
wire \my_regfile|data_readRegB[27]~451_combout ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~450_combout ;
wire \my_regfile|register[4].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~452_combout ;
wire \my_regfile|register[13].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~458_combout ;
wire \my_regfile|register[9].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~456_combout ;
wire \my_regfile|register[11].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~457_combout ;
wire \my_regfile|register[15].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~459_combout ;
wire \my_regfile|data_readRegB[27]~460_combout ;
wire \my_regfile|register[25].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~466_combout ;
wire \my_regfile|register[27].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~467_combout ;
wire \my_regfile|register[19].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~462_combout ;
wire \my_regfile|register[17].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~461_combout ;
wire \my_regfile|register[21].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~463_combout ;
wire \my_regfile|register[23].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~464_combout ;
wire \my_regfile|data_readRegB[27]~465_combout ;
wire \my_regfile|register[29].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~468_combout ;
wire \my_regfile|data_readRegB[27]~469_combout ;
wire \my_regfile|data_readRegB[27]~470_combout ;
wire \my_regfile|data_readRegB[27]~471_combout ;
wire \my_processor|aluinput[27]~40_combout ;
wire \my_processor|my_alu|csa|adder1|adder12|sum~2_combout ;
wire \my_processor|my_alu|mux4[27]|or1~0_combout ;
wire \my_regfile|data_readRegA[27]~712_combout ;
wire \my_processor|my_alu|right|second_loop[2].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout ;
wire \my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[25].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout ;
wire \my_processor|my_alu|mux4[27]|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout ;
wire \my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ;
wire \my_processor|my_alu|mux4[27]|or1~2_combout ;
wire \my_processor|my_alu|mux1[27]|or1~0_combout ;
wire \my_processor|my_alu|mux4[27]|or1~3_combout ;
wire \my_processor|my_alu|mux4[27]|or1~4_combout ;
wire \my_processor|my_alu|mux4[27]|or1~5_combout ;
wire \my_regfile|data_readRegB[27]~767_combout ;
wire \my_processor|data_writeReg[27]~35_combout ;
wire \my_regfile|register[3].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~353_combout ;
wire \my_regfile|data_readRegA[27]~354_combout ;
wire \my_regfile|data_readRegA[27]~355_combout ;
wire \my_regfile|data_readRegA[27]~361_combout ;
wire \my_regfile|data_readRegA[27]~360_combout ;
wire \my_regfile|data_readRegA[27]~359_combout ;
wire \my_regfile|data_readRegA[27]~362_combout ;
wire \my_regfile|data_readRegA[27]~363_combout ;
wire \my_regfile|data_readRegA[27]~356_combout ;
wire \my_regfile|data_readRegA[27]~357_combout ;
wire \my_regfile|data_readRegA[27]~358_combout ;
wire \my_regfile|data_readRegA[27]~370_combout ;
wire \my_regfile|data_readRegA[27]~371_combout ;
wire \my_regfile|data_readRegA[27]~372_combout ;
wire \my_regfile|data_readRegA[27]~369_combout ;
wire \my_regfile|data_readRegA[27]~365_combout ;
wire \my_regfile|data_readRegA[27]~366_combout ;
wire \my_regfile|data_readRegA[27]~364_combout ;
wire \my_regfile|data_readRegA[27]~367_combout ;
wire \my_regfile|data_readRegA[27]~368_combout ;
wire \my_regfile|data_readRegA[27]~373_combout ;
wire \my_regfile|data_readRegA[27]~374_combout ;
wire \my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout ;
wire \my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[12]|or1~0_combout ;
wire \my_processor|my_alu|mux4[12]|or1~1_combout ;
wire \my_processor|my_alu|mux4[12]|or1~2_combout ;
wire \my_processor|my_alu|mux4[12]|or1~3_combout ;
wire \my_regfile|data_readRegB[13]~771_combout ;
wire \my_processor|data_writeReg[12]~20_combout ;
wire \my_regfile|register[4].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~68_combout ;
wire \my_regfile|data_readRegA[12]~67_combout ;
wire \my_regfile|data_readRegA[12]~69_combout ;
wire \my_regfile|data_readRegA[12]~71_combout ;
wire \my_regfile|data_readRegA[12]~70_combout ;
wire \my_regfile|data_readRegA[12]~72_combout ;
wire \my_regfile|data_readRegA[12]~76_combout ;
wire \my_regfile|data_readRegA[12]~74_combout ;
wire \my_regfile|data_readRegA[12]~75_combout ;
wire \my_regfile|data_readRegA[12]~73_combout ;
wire \my_regfile|data_readRegA[12]~77_combout ;
wire \my_regfile|data_readRegA[12]~85_combout ;
wire \my_regfile|data_readRegA[12]~86_combout ;
wire \my_regfile|data_readRegA[12]~84_combout ;
wire \my_regfile|data_readRegA[12]~83_combout ;
wire \my_regfile|data_readRegA[12]~78_combout ;
wire \my_regfile|data_readRegA[12]~80_combout ;
wire \my_regfile|data_readRegA[12]~79_combout ;
wire \my_regfile|data_readRegA[12]~81_combout ;
wire \my_regfile|data_readRegA[12]~82_combout ;
wire \my_regfile|data_readRegA[12]~87_combout ;
wire \my_regfile|data_readRegA[12]~88_combout ;
wire \my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[25]|or1~1_combout ;
wire \my_processor|my_alu|mux4[25]|or1~2_combout ;
wire \my_processor|my_alu|mux4[25]|or1~3_combout ;
wire \my_processor|my_alu|mux4[25]|or1~4_combout ;
wire \my_processor|my_alu|csa|adder1|adder10|sum~2_combout ;
wire \my_processor|my_alu|mux4[25]|or1~0_combout ;
wire \my_processor|my_alu|mux4[25]|or1~5_combout ;
wire \my_regfile|data_readRegB[24]~775_combout ;
wire \my_regfile|data_readRegB[25]~768_combout ;
wire \my_processor|data_writeReg[25]~33_combout ;
wire \my_regfile|register[8].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~379_combout ;
wire \my_regfile|data_readRegA[25]~378_combout ;
wire \my_regfile|data_readRegA[25]~380_combout ;
wire \my_regfile|data_readRegA[25]~384_combout ;
wire \my_regfile|data_readRegA[25]~383_combout ;
wire \my_regfile|data_readRegA[25]~382_combout ;
wire \my_regfile|data_readRegA[25]~381_combout ;
wire \my_regfile|data_readRegA[25]~385_combout ;
wire \my_regfile|data_readRegA[25]~392_combout ;
wire \my_regfile|data_readRegA[25]~393_combout ;
wire \my_regfile|data_readRegA[25]~394_combout ;
wire \my_regfile|data_readRegA[25]~391_combout ;
wire \my_regfile|data_readRegA[25]~389_combout ;
wire \my_regfile|data_readRegA[25]~388_combout ;
wire \my_regfile|data_readRegA[25]~387_combout ;
wire \my_regfile|data_readRegA[25]~386_combout ;
wire \my_regfile|data_readRegA[25]~390_combout ;
wire \my_regfile|data_readRegA[25]~395_combout ;
wire \my_regfile|data_readRegA[25]~376_combout ;
wire \my_regfile|data_readRegA[25]~375_combout ;
wire \my_regfile|data_readRegA[25]~377_combout ;
wire \my_regfile|data_readRegA[25]~396_combout ;
wire \my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[24].mux1|or1~1_combout ;
wire \my_processor|my_alu|mux4[26]|or1~1_combout ;
wire \my_processor|my_alu|mux4[26]|or1~2_combout ;
wire \my_processor|my_alu|mux1[26]|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[1].mux2|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[3].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ;
wire \my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout ;
wire \my_processor|my_alu|mux4[26]|or1~3_combout ;
wire \my_processor|my_alu|mux4[26]|or1~4_combout ;
wire \my_processor|my_alu|csa|adder1|adder11|sum~2_combout ;
wire \my_processor|my_alu|mux4[26]|or1~0_combout ;
wire \my_processor|my_alu|mux4[26]|or1~5_combout ;
wire \my_processor|data_writeReg[26]~34_combout ;
wire \my_regfile|register[3].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~397_combout ;
wire \my_regfile|data_readRegA[26]~398_combout ;
wire \my_regfile|data_readRegA[26]~399_combout ;
wire \my_regfile|data_readRegA[26]~400_combout ;
wire \my_regfile|data_readRegA[26]~401_combout ;
wire \my_regfile|data_readRegA[26]~402_combout ;
wire \my_regfile|data_readRegA[26]~404_combout ;
wire \my_regfile|data_readRegA[26]~403_combout ;
wire \my_regfile|data_readRegA[26]~405_combout ;
wire \my_regfile|data_readRegA[26]~406_combout ;
wire \my_regfile|data_readRegA[26]~407_combout ;
wire \my_regfile|data_readRegA[26]~414_combout ;
wire \my_regfile|data_readRegA[26]~413_combout ;
wire \my_regfile|data_readRegA[26]~410_combout ;
wire \my_regfile|data_readRegA[26]~411_combout ;
wire \my_regfile|data_readRegA[26]~408_combout ;
wire \my_regfile|data_readRegA[26]~409_combout ;
wire \my_regfile|data_readRegA[26]~412_combout ;
wire \my_regfile|data_readRegA[26]~415_combout ;
wire \my_regfile|data_readRegA[26]~416_combout ;
wire \my_regfile|data_readRegA[26]~417_combout ;
wire \my_regfile|data_readRegA[26]~418_combout ;
wire \my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ;
wire \my_processor|my_alu|mux4[17]|or1~0_combout ;
wire \my_processor|my_alu|mux4[17]|or1~1_combout ;
wire \my_processor|my_alu|mux4[17]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder2|adder2|sum~combout ;
wire \my_processor|my_alu|mux4[17]|or1~3_combout ;
wire \my_processor|my_alu|mux4[17]|or1~4_combout ;
wire \my_processor|data_writeReg[17]~25_combout ;
wire \my_regfile|register[13].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~651_combout ;
wire \my_regfile|data_readRegA[17]~650_combout ;
wire \my_regfile|data_readRegA[17]~649_combout ;
wire \my_regfile|data_readRegA[17]~652_combout ;
wire \my_regfile|data_readRegA[17]~653_combout ;
wire \my_regfile|data_readRegA[17]~644_combout ;
wire \my_regfile|data_readRegA[17]~643_combout ;
wire \my_regfile|data_readRegA[17]~645_combout ;
wire \my_regfile|data_readRegA[17]~647_combout ;
wire \my_regfile|data_readRegA[17]~646_combout ;
wire \my_regfile|data_readRegA[17]~648_combout ;
wire \my_regfile|data_readRegA[17]~659_combout ;
wire \my_regfile|data_readRegA[17]~660_combout ;
wire \my_regfile|data_readRegA[17]~655_combout ;
wire \my_regfile|data_readRegA[17]~654_combout ;
wire \my_regfile|data_readRegA[17]~657_combout ;
wire \my_regfile|data_readRegA[17]~656_combout ;
wire \my_regfile|data_readRegA[17]~658_combout ;
wire \my_regfile|data_readRegA[17]~661_combout ;
wire \my_regfile|data_readRegA[17]~662_combout ;
wire \my_regfile|data_readRegA[17]~663_combout ;
wire \my_regfile|data_readRegA[17]~664_combout ;
wire \my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[11]|or1~5_combout ;
wire \my_processor|my_alu|mux4[11]|or1~6_combout ;
wire \my_processor|my_alu|mux4[11]|or1~10_combout ;
wire \my_processor|my_alu|mux4[11]|or1~7_combout ;
wire \my_processor|my_alu|mux4[11]|or1~8_combout ;
wire \my_processor|data_writeReg[10]~18_combout ;
wire \my_regfile|register[27].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~238_combout ;
wire \my_regfile|data_readRegB[10]~239_combout ;
wire \my_regfile|data_readRegB[10]~240_combout ;
wire \my_regfile|data_readRegB[10]~237_combout ;
wire \my_regfile|data_readRegB[10]~232_combout ;
wire \my_regfile|data_readRegB[10]~234_combout ;
wire \my_regfile|data_readRegB[10]~233_combout ;
wire \my_regfile|data_readRegB[10]~235_combout ;
wire \my_regfile|data_readRegB[10]~236_combout ;
wire \my_regfile|data_readRegB[10]~241_combout ;
wire \my_regfile|data_readRegB[10]~224_combout ;
wire \my_regfile|data_readRegB[10]~225_combout ;
wire \my_regfile|data_readRegB[10]~222_combout ;
wire \my_regfile|data_readRegB[10]~221_combout ;
wire \my_regfile|data_readRegB[10]~223_combout ;
wire \my_regfile|data_readRegB[10]~227_combout ;
wire \my_regfile|data_readRegB[10]~228_combout ;
wire \my_regfile|data_readRegB[10]~229_combout ;
wire \my_regfile|data_readRegB[10]~226_combout ;
wire \my_regfile|data_readRegB[10]~230_combout ;
wire \my_regfile|data_readRegB[10]~231_combout ;
wire \my_regfile|data_readRegB[10]~242_combout ;
wire \my_processor|aluinput[10]~54_combout ;
wire \my_processor|my_alu|mux1[10]|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2~combout ;
wire \my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[10]|or1~0_combout ;
wire \my_processor|my_alu|mux4[10]|or1~1_combout ;
wire \my_processor|my_alu|mux4[10]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder3|adder11|sum~combout ;
wire \my_processor|my_alu|mux4[10]|or1~3_combout ;
wire \my_processor|data_writeReg[9]~17_combout ;
wire \my_regfile|register[29].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~217_combout ;
wire \my_regfile|data_readRegB[9]~218_combout ;
wire \my_regfile|data_readRegB[9]~216_combout ;
wire \my_regfile|data_readRegB[9]~211_combout ;
wire \my_regfile|data_readRegB[9]~213_combout ;
wire \my_regfile|data_readRegB[9]~210_combout ;
wire \my_regfile|data_readRegB[9]~212_combout ;
wire \my_regfile|data_readRegB[9]~214_combout ;
wire \my_regfile|data_readRegB[9]~215_combout ;
wire \my_regfile|data_readRegB[9]~219_combout ;
wire \my_regfile|data_readRegB[9]~202_combout ;
wire \my_regfile|data_readRegB[9]~204_combout ;
wire \my_regfile|data_readRegB[9]~205_combout ;
wire \my_regfile|data_readRegB[9]~206_combout ;
wire \my_regfile|data_readRegB[9]~207_combout ;
wire \my_regfile|data_readRegB[9]~208_combout ;
wire \my_regfile|data_readRegB[9]~203_combout ;
wire \my_regfile|data_readRegB[9]~199_combout ;
wire \my_regfile|data_readRegB[9]~200_combout ;
wire \my_regfile|data_readRegB[9]~201_combout ;
wire \my_regfile|data_readRegB[9]~209_combout ;
wire \my_regfile|data_readRegB[9]~220_combout ;
wire \my_processor|aluinput[9]~53_combout ;
wire \my_processor|my_alu|mux1[9]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2~combout ;
wire \my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[9]|or1~0_combout ;
wire \my_processor|my_alu|mux4[9]|or1~1_combout ;
wire \my_processor|my_alu|mux4[9]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder3|adder10|sum~combout ;
wire \my_processor|my_alu|mux4[9]|or1~3_combout ;
wire \my_processor|data_writeReg[8]~16_combout ;
wire \my_regfile|register[5].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~158_combout ;
wire \my_regfile|data_readRegA[8]~159_combout ;
wire \my_regfile|data_readRegA[8]~160_combout ;
wire \my_regfile|data_readRegA[8]~156_combout ;
wire \my_regfile|data_readRegA[8]~155_combout ;
wire \my_regfile|data_readRegA[8]~157_combout ;
wire \my_regfile|data_readRegA[8]~172_combout ;
wire \my_regfile|data_readRegA[8]~171_combout ;
wire \my_regfile|data_readRegA[8]~168_combout ;
wire \my_regfile|data_readRegA[8]~169_combout ;
wire \my_regfile|data_readRegA[8]~167_combout ;
wire \my_regfile|data_readRegA[8]~166_combout ;
wire \my_regfile|data_readRegA[8]~170_combout ;
wire \my_regfile|data_readRegA[8]~173_combout ;
wire \my_regfile|data_readRegA[8]~174_combout ;
wire \my_regfile|data_readRegA[8]~175_combout ;
wire \my_regfile|data_readRegA[8]~164_combout ;
wire \my_regfile|data_readRegA[8]~163_combout ;
wire \my_regfile|data_readRegA[8]~162_combout ;
wire \my_regfile|data_readRegA[8]~161_combout ;
wire \my_regfile|data_readRegA[8]~165_combout ;
wire \my_regfile|data_readRegA[8]~176_combout ;
wire \my_regfile|data_readRegA[8]~710_combout ;
wire \my_processor|my_alu|csa|adder3|adder9|sum~combout ;
wire \my_processor|my_alu|mux1[8]|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout ;
wire \my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout ;
wire \my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[8]|or1~0_combout ;
wire \my_processor|my_alu|mux4[8]|or1~1_combout ;
wire \my_processor|my_alu|mux4[8]|or1~2_combout ;
wire \my_processor|my_alu|mux4[8]|or1~3_combout ;
wire \my_processor|data_writeReg[7]~15_combout ;
wire \my_regfile|register[3].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~265_combout ;
wire \my_regfile|data_readRegA[7]~266_combout ;
wire \my_regfile|data_readRegA[7]~267_combout ;
wire \my_regfile|data_readRegA[7]~268_combout ;
wire \my_regfile|data_readRegA[7]~269_combout ;
wire \my_regfile|data_readRegA[7]~270_combout ;
wire \my_regfile|data_readRegA[7]~274_combout ;
wire \my_regfile|data_readRegA[7]~271_combout ;
wire \my_regfile|data_readRegA[7]~272_combout ;
wire \my_regfile|data_readRegA[7]~273_combout ;
wire \my_regfile|data_readRegA[7]~275_combout ;
wire \my_regfile|data_readRegA[7]~281_combout ;
wire \my_regfile|data_readRegA[7]~282_combout ;
wire \my_regfile|data_readRegA[7]~283_combout ;
wire \my_regfile|data_readRegA[7]~284_combout ;
wire \my_regfile|data_readRegA[7]~279_combout ;
wire \my_regfile|data_readRegA[7]~276_combout ;
wire \my_regfile|data_readRegA[7]~277_combout ;
wire \my_regfile|data_readRegA[7]~278_combout ;
wire \my_regfile|data_readRegA[7]~280_combout ;
wire \my_regfile|data_readRegA[7]~285_combout ;
wire \my_regfile|data_readRegA[7]~286_combout ;
wire \my_regfile|data_readRegA[7]~711_combout ;
wire \my_processor|my_alu|mux1[7]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[7]|or1~4_combout ;
wire \my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ;
wire \my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout ;
wire \my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[7]|or1~5_combout ;
wire \my_processor|my_alu|mux4[7]|or1~6_combout ;
wire \my_processor|my_alu|csa|adder3|adder8|sum~combout ;
wire \my_processor|my_alu|mux4[7]|or1~7_combout ;
wire \my_processor|data_writeReg[6]~14_combout ;
wire \my_regfile|register[9].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~293_combout ;
wire \my_regfile|data_readRegA[6]~295_combout ;
wire \my_regfile|data_readRegA[6]~296_combout ;
wire \my_regfile|data_readRegA[6]~294_combout ;
wire \my_regfile|data_readRegA[6]~297_combout ;
wire \my_regfile|data_readRegA[6]~291_combout ;
wire \my_regfile|data_readRegA[6]~290_combout ;
wire \my_regfile|data_readRegA[6]~292_combout ;
wire \my_regfile|data_readRegA[6]~288_combout ;
wire \my_regfile|data_readRegA[6]~287_combout ;
wire \my_regfile|data_readRegA[6]~289_combout ;
wire \my_regfile|data_readRegA[6]~303_combout ;
wire \my_regfile|data_readRegA[6]~305_combout ;
wire \my_regfile|data_readRegA[6]~306_combout ;
wire \my_regfile|data_readRegA[6]~304_combout ;
wire \my_regfile|data_readRegA[6]~301_combout ;
wire \my_regfile|data_readRegA[6]~300_combout ;
wire \my_regfile|data_readRegA[6]~298_combout ;
wire \my_regfile|data_readRegA[6]~299_combout ;
wire \my_regfile|data_readRegA[6]~302_combout ;
wire \my_regfile|data_readRegA[6]~307_combout ;
wire \my_regfile|data_readRegA[6]~308_combout ;
wire \my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[22]|or1~0_combout ;
wire \my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[1].mux3|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux4[22]|or1~1_combout ;
wire \my_processor|my_alu|mux4[22]|or1~2_combout ;
wire \my_processor|my_alu|mux4[22]|or1~3_combout ;
wire \my_processor|my_alu|mux4[22]|or1~4_combout ;
wire \my_regfile|data_readRegB[22]~774_combout ;
wire \my_regfile|data_readRegB[23]~797_combout ;
wire \my_processor|data_writeReg[22]~30_combout ;
wire \my_regfile|register[4].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~578_combout ;
wire \my_regfile|data_readRegA[22]~577_combout ;
wire \my_regfile|data_readRegA[22]~579_combout ;
wire \my_regfile|data_readRegA[22]~584_combout ;
wire \my_regfile|data_readRegA[22]~585_combout ;
wire \my_regfile|data_readRegA[22]~583_combout ;
wire \my_regfile|data_readRegA[22]~586_combout ;
wire \my_regfile|data_readRegA[22]~587_combout ;
wire \my_regfile|data_readRegA[22]~580_combout ;
wire \my_regfile|data_readRegA[22]~581_combout ;
wire \my_regfile|data_readRegA[22]~582_combout ;
wire \my_regfile|data_readRegA[22]~593_combout ;
wire \my_regfile|data_readRegA[22]~591_combout ;
wire \my_regfile|data_readRegA[22]~588_combout ;
wire \my_regfile|data_readRegA[22]~589_combout ;
wire \my_regfile|data_readRegA[22]~590_combout ;
wire \my_regfile|data_readRegA[22]~592_combout ;
wire \my_regfile|data_readRegA[22]~595_combout ;
wire \my_regfile|data_readRegA[22]~596_combout ;
wire \my_regfile|data_readRegA[22]~594_combout ;
wire \my_regfile|data_readRegA[22]~597_combout ;
wire \my_regfile|data_readRegA[22]~598_combout ;
wire \my_regfile|data_readRegA[22]~728_combout ;
wire \my_processor|my_alu|csa|adder1|adder7|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder8|sum~combout ;
wire \my_processor|my_alu|mux1[23]|or1~0_combout ;
wire \my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[23]|or1~0_combout ;
wire \my_processor|my_alu|mux4[23]|or1~1_combout ;
wire \my_processor|my_alu|mux4[23]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder2|adder8|sum~combout ;
wire \my_processor|my_alu|mux4[23]|or1~3_combout ;
wire \my_processor|my_alu|mux4[23]|or1~4_combout ;
wire \my_processor|data_writeReg[23]~31_combout ;
wire \my_regfile|register[29].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~551_combout ;
wire \my_regfile|data_readRegA[23]~552_combout ;
wire \my_regfile|data_readRegA[23]~549_combout ;
wire \my_regfile|data_readRegA[23]~547_combout ;
wire \my_regfile|data_readRegA[23]~544_combout ;
wire \my_regfile|data_readRegA[23]~545_combout ;
wire \my_regfile|data_readRegA[23]~546_combout ;
wire \my_regfile|data_readRegA[23]~548_combout ;
wire \my_regfile|data_readRegA[23]~550_combout ;
wire \my_regfile|data_readRegA[23]~553_combout ;
wire \my_regfile|data_readRegA[23]~533_combout ;
wire \my_regfile|data_readRegA[23]~534_combout ;
wire \my_regfile|data_readRegA[23]~535_combout ;
wire \my_regfile|data_readRegA[23]~537_combout ;
wire \my_regfile|data_readRegA[23]~536_combout ;
wire \my_regfile|data_readRegA[23]~538_combout ;
wire \my_regfile|data_readRegA[23]~542_combout ;
wire \my_regfile|data_readRegA[23]~539_combout ;
wire \my_regfile|data_readRegA[23]~540_combout ;
wire \my_regfile|data_readRegA[23]~541_combout ;
wire \my_regfile|data_readRegA[23]~543_combout ;
wire \my_regfile|data_readRegA[23]~554_combout ;
wire \my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[13]|or1~0_combout ;
wire \my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[13]|or1~1_combout ;
wire \my_processor|my_alu|mux4[13]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder3|adder13|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder14|sum~combout ;
wire \my_processor|my_alu|mux4[13]|or1~3_combout ;
wire \my_processor|data_writeReg[13]~21_combout ;
wire \my_regfile|register[6].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~25_combout ;
wire \my_regfile|data_readRegA[13]~26_combout ;
wire \my_regfile|data_readRegA[13]~27_combout ;
wire \my_regfile|data_readRegA[13]~29_combout ;
wire \my_regfile|data_readRegA[13]~28_combout ;
wire \my_regfile|data_readRegA[13]~30_combout ;
wire \my_regfile|data_readRegA[13]~31_combout ;
wire \my_regfile|data_readRegA[13]~32_combout ;
wire \my_regfile|data_readRegA[13]~22_combout ;
wire \my_regfile|data_readRegA[13]~23_combout ;
wire \my_regfile|data_readRegA[13]~24_combout ;
wire \my_regfile|data_readRegA[13]~38_combout ;
wire \my_regfile|data_readRegA[13]~39_combout ;
wire \my_regfile|data_readRegA[13]~40_combout ;
wire \my_regfile|data_readRegA[13]~41_combout ;
wire \my_regfile|data_readRegA[13]~36_combout ;
wire \my_regfile|data_readRegA[13]~33_combout ;
wire \my_regfile|data_readRegA[13]~35_combout ;
wire \my_regfile|data_readRegA[13]~34_combout ;
wire \my_regfile|data_readRegA[13]~37_combout ;
wire \my_regfile|data_readRegA[13]~42_combout ;
wire \my_regfile|data_readRegA[13]~43_combout ;
wire \my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[18]|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout ;
wire \my_processor|my_alu|mux4[18]|or1~1_combout ;
wire \my_processor|my_alu|mux4[18]|or1~2_combout ;
wire \my_processor|my_alu|csa|adder2|adder1|w4~combout ;
wire \my_processor|my_alu|csa|adder2|adder2|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder3|sum~combout ;
wire \my_processor|my_alu|mux4[18]|or1~3_combout ;
wire \my_processor|my_alu|csa|adder1|adder2|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder3|sum~combout ;
wire \my_processor|my_alu|mux4[18]|or1~4_combout ;
wire \my_regfile|data_readRegB[18]~772_combout ;
wire \my_processor|data_writeReg[18]~26_combout ;
wire \my_regfile|register[29].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~666_combout ;
wire \my_regfile|data_readRegB[18]~667_combout ;
wire \my_regfile|data_readRegB[18]~658_combout ;
wire \my_regfile|data_readRegB[18]~661_combout ;
wire \my_regfile|data_readRegB[18]~659_combout ;
wire \my_regfile|data_readRegB[18]~660_combout ;
wire \my_regfile|data_readRegB[18]~662_combout ;
wire \my_regfile|data_readRegB[18]~664_combout ;
wire \my_regfile|data_readRegB[18]~663_combout ;
wire \my_regfile|data_readRegB[18]~665_combout ;
wire \my_regfile|data_readRegB[18]~651_combout ;
wire \my_regfile|data_readRegB[18]~650_combout ;
wire \my_regfile|data_readRegB[18]~653_combout ;
wire \my_regfile|data_readRegB[18]~655_combout ;
wire \my_regfile|data_readRegB[18]~654_combout ;
wire \my_regfile|data_readRegB[18]~652_combout ;
wire \my_regfile|data_readRegB[18]~656_combout ;
wire \my_regfile|data_readRegB[18]~647_combout ;
wire \my_regfile|data_readRegB[18]~648_combout ;
wire \my_regfile|data_readRegB[18]~649_combout ;
wire \my_regfile|data_readRegB[18]~657_combout ;
wire \my_regfile|data_readRegB[18]~668_combout ;
wire \my_processor|aluinput[18]~47_combout ;
wire \my_processor|my_alu|csa|adder2|adder3|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder4|sum~combout ;
wire \my_processor|my_alu|mux1[19]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[4].mux3|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux4[19]|or1~3_combout ;
wire \my_processor|my_alu|mux4[19]|or1~4_combout ;
wire \my_processor|my_alu|mux4[19]|or1~5_combout ;
wire \my_processor|my_alu|mux4[19]|or1~6_combout ;
wire \my_processor|my_alu|csa|adder1|adder3|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder4|sum~combout ;
wire \my_processor|my_alu|mux4[19]|or1~7_combout ;
wire \my_processor|data_writeReg[19]~27_combout ;
wire \my_regfile|register[3].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~621_combout ;
wire \my_regfile|data_readRegA[19]~622_combout ;
wire \my_regfile|data_readRegA[19]~623_combout ;
wire \my_regfile|data_readRegA[19]~624_combout ;
wire \my_regfile|data_readRegA[19]~625_combout ;
wire \my_regfile|data_readRegA[19]~626_combout ;
wire \my_regfile|data_readRegA[19]~627_combout ;
wire \my_regfile|data_readRegA[19]~628_combout ;
wire \my_regfile|data_readRegA[19]~629_combout ;
wire \my_regfile|data_readRegA[19]~630_combout ;
wire \my_regfile|data_readRegA[19]~631_combout ;
wire \my_regfile|data_readRegA[19]~638_combout ;
wire \my_regfile|data_readRegA[19]~637_combout ;
wire \my_regfile|data_readRegA[19]~639_combout ;
wire \my_regfile|data_readRegA[19]~640_combout ;
wire \my_regfile|data_readRegA[19]~633_combout ;
wire \my_regfile|data_readRegA[19]~632_combout ;
wire \my_regfile|data_readRegA[19]~634_combout ;
wire \my_regfile|data_readRegA[19]~635_combout ;
wire \my_regfile|data_readRegA[19]~636_combout ;
wire \my_regfile|data_readRegA[19]~641_combout ;
wire \my_regfile|data_readRegA[19]~642_combout ;
wire \my_regfile|data_readRegA[19]~725_combout ;
wire \my_processor|my_alu|csa|adder1|adder4|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder5|sum~combout ;
wire \my_processor|my_alu|csa|adder2|adder5|sum~combout ;
wire \my_processor|my_alu|mux1[20]|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[3].mux3|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|mux4[20]|or1~0_combout ;
wire \my_processor|my_alu|mux4[20]|or1~1_combout ;
wire \my_processor|my_alu|mux4[20]|or1~2_combout ;
wire \my_processor|my_alu|mux4[20]|or1~3_combout ;
wire \my_processor|my_alu|mux4[20]|or1~4_combout ;
wire \my_regfile|data_readRegB[21]~773_combout ;
wire \my_processor|data_writeReg[20]~28_combout ;
wire \my_regfile|register[10].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~609_combout ;
wire \my_regfile|data_readRegB[20]~610_combout ;
wire \my_regfile|data_readRegB[20]~611_combout ;
wire \my_regfile|data_readRegB[20]~612_combout ;
wire \my_regfile|data_readRegB[20]~613_combout ;
wire \my_regfile|data_readRegB[20]~607_combout ;
wire \my_regfile|data_readRegB[20]~606_combout ;
wire \my_regfile|data_readRegB[20]~608_combout ;
wire \my_regfile|data_readRegB[20]~604_combout ;
wire \my_regfile|data_readRegB[20]~603_combout ;
wire \my_regfile|data_readRegB[20]~605_combout ;
wire \my_regfile|data_readRegB[20]~619_combout ;
wire \my_regfile|data_readRegB[20]~620_combout ;
wire \my_regfile|data_readRegB[20]~621_combout ;
wire \my_regfile|data_readRegB[20]~622_combout ;
wire \my_regfile|data_readRegB[20]~615_combout ;
wire \my_regfile|data_readRegB[20]~617_combout ;
wire \my_regfile|data_readRegB[20]~616_combout ;
wire \my_regfile|data_readRegB[20]~614_combout ;
wire \my_regfile|data_readRegB[20]~618_combout ;
wire \my_regfile|data_readRegB[20]~623_combout ;
wire \my_regfile|data_readRegB[20]~624_combout ;
wire \my_regfile|data_readRegB[20]~796_combout ;
wire \my_processor|my_alu|csa|adder2|adder6|sum~combout ;
wire \my_processor|my_alu|mux1[21]|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[2].mux3|or1~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout ;
wire \my_processor|my_alu|mux4[21]|or1~0_combout ;
wire \my_processor|my_alu|mux4[21]|or1~1_combout ;
wire \my_processor|my_alu|mux4[21]|or1~2_combout ;
wire \my_processor|my_alu|mux4[21]|or1~3_combout ;
wire \my_processor|my_alu|csa|adder1|adder6|sum~combout ;
wire \my_processor|my_alu|mux4[21]|or1~4_combout ;
wire \my_processor|data_writeReg[21]~29_combout ;
wire \my_regfile|register[6].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~558_combout ;
wire \my_regfile|data_readRegA[21]~559_combout ;
wire \my_regfile|data_readRegA[21]~560_combout ;
wire \my_regfile|data_readRegA[21]~556_combout ;
wire \my_regfile|data_readRegA[21]~555_combout ;
wire \my_regfile|data_readRegA[21]~557_combout ;
wire \my_regfile|data_readRegA[21]~563_combout ;
wire \my_regfile|data_readRegA[21]~564_combout ;
wire \my_regfile|data_readRegA[21]~561_combout ;
wire \my_regfile|data_readRegA[21]~562_combout ;
wire \my_regfile|data_readRegA[21]~565_combout ;
wire \my_regfile|data_readRegA[21]~572_combout ;
wire \my_regfile|data_readRegA[21]~571_combout ;
wire \my_regfile|data_readRegA[21]~573_combout ;
wire \my_regfile|data_readRegA[21]~574_combout ;
wire \my_regfile|data_readRegA[21]~568_combout ;
wire \my_regfile|data_readRegA[21]~569_combout ;
wire \my_regfile|data_readRegA[21]~567_combout ;
wire \my_regfile|data_readRegA[21]~566_combout ;
wire \my_regfile|data_readRegA[21]~570_combout ;
wire \my_regfile|data_readRegA[21]~575_combout ;
wire \my_regfile|data_readRegA[21]~576_combout ;
wire \my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout ;
wire \my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout ;
wire \my_processor|my_alu|mux4[31]|or1~2_combout ;
wire \my_processor|my_alu|mux4[31]|or1~3_combout ;
wire \my_processor|my_alu|mux4[31]|or1~4_combout ;
wire \my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux4[31]|or1~5_combout ;
wire \my_processor|my_alu|mux4[31]|or1~6_combout ;
wire \my_processor|my_alu|mux4[31]|or1~7_combout ;
wire \my_regfile|data_readRegB[30]~776_combout ;
wire \my_processor|data_writeReg[31]~39_combout ;
wire \my_regfile|register[14].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~449_combout ;
wire \my_regfile|data_readRegA[31]~450_combout ;
wire \my_regfile|data_readRegA[31]~447_combout ;
wire \my_regfile|data_readRegA[31]~448_combout ;
wire \my_regfile|data_readRegA[31]~451_combout ;
wire \my_regfile|data_readRegA[31]~444_combout ;
wire \my_regfile|data_readRegA[31]~445_combout ;
wire \my_regfile|data_readRegA[31]~446_combout ;
wire \my_regfile|data_readRegA[31]~441_combout ;
wire \my_regfile|data_readRegA[31]~442_combout ;
wire \my_regfile|data_readRegA[31]~443_combout ;
wire \my_regfile|data_readRegA[31]~457_combout ;
wire \my_regfile|data_readRegA[31]~458_combout ;
wire \my_regfile|data_readRegA[31]~459_combout ;
wire \my_regfile|data_readRegA[31]~460_combout ;
wire \my_regfile|data_readRegA[31]~455_combout ;
wire \my_regfile|data_readRegA[31]~454_combout ;
wire \my_regfile|data_readRegA[31]~452_combout ;
wire \my_regfile|data_readRegA[31]~453_combout ;
wire \my_regfile|data_readRegA[31]~456_combout ;
wire \my_regfile|data_readRegA[31]~461_combout ;
wire \my_regfile|data_readRegA[31]~462_combout ;
wire \my_regfile|data_readRegA[31]~463_combout ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~182_combout ;
wire \my_regfile|register[28].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~183_combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~187_combout ;
wire \my_regfile|data_readRegA[0]~188_combout ;
wire \my_regfile|data_readRegA[0]~735_combout ;
wire \my_regfile|register[7].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~185_combout ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~184_combout ;
wire \my_regfile|register[4].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~190_combout ;
wire \my_regfile|register[2].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~189_combout ;
wire \my_regfile|register[3].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~191_combout ;
wire \my_regfile|register[15].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~195_combout ;
wire \my_regfile|register[13].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~194_combout ;
wire \my_regfile|register[12].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~193_combout ;
wire \my_regfile|register[10].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~192_combout ;
wire \my_regfile|data_readRegA[0]~196_combout ;
wire \my_regfile|data_readRegA[0]~734_combout ;
wire \my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0_combout ;
wire \my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[8].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux0[16]|or1~0_combout ;
wire \my_processor|my_alu|mux0[16]|or1~1_combout ;
wire \my_processor|my_alu|mux4[16]|or1~1_combout ;
wire \my_processor|my_alu|mux4[16]|or1~0_combout ;
wire \my_processor|my_alu|mux4[16]|or1~2_combout ;
wire \my_processor|data_writeReg[16]~24_combout ;
wire \my_regfile|register[25].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~703_combout ;
wire \my_regfile|data_readRegA[16]~705_combout ;
wire \my_regfile|data_readRegA[16]~704_combout ;
wire \my_regfile|data_readRegA[16]~706_combout ;
wire \my_regfile|data_readRegA[16]~707_combout ;
wire \my_regfile|data_readRegA[16]~693_combout ;
wire \my_regfile|data_readRegA[16]~695_combout ;
wire \my_regfile|data_readRegA[16]~694_combout ;
wire \my_regfile|data_readRegA[16]~696_combout ;
wire \my_regfile|data_readRegA[16]~697_combout ;
wire \my_regfile|data_readRegA[16]~699_combout ;
wire \my_regfile|data_readRegA[16]~701_combout ;
wire \my_regfile|data_readRegA[16]~698_combout ;
wire \my_regfile|data_readRegA[16]~700_combout ;
wire \my_regfile|data_readRegA[16]~702_combout ;
wire \my_regfile|data_readRegA[16]~691_combout ;
wire \my_regfile|data_readRegA[16]~690_combout ;
wire \my_regfile|data_readRegA[16]~687_combout ;
wire \my_regfile|data_readRegA[16]~688_combout ;
wire \my_regfile|data_readRegA[16]~689_combout ;
wire \my_regfile|data_readRegA[16]~692_combout ;
wire \my_regfile|data_readRegA[16]~708_combout ;
wire \my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout ;
wire \my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[23].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout ;
wire \my_processor|my_alu|mux4[6]|or1~1_combout ;
wire \my_processor|my_alu|mux4[6]|or1~2_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux1[6]|or1~0_combout ;
wire \my_processor|my_alu|mux4[6]|or1~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder7|sum~combout ;
wire \my_processor|my_alu|mux4[6]|or1~3_combout ;
wire \my_processor|data_writeReg[5]~13_combout ;
wire \my_regfile|register[2].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~309_combout ;
wire \my_regfile|data_readRegA[5]~310_combout ;
wire \my_regfile|data_readRegA[5]~311_combout ;
wire \my_regfile|data_readRegA[5]~312_combout ;
wire \my_regfile|data_readRegA[5]~313_combout ;
wire \my_regfile|data_readRegA[5]~314_combout ;
wire \my_regfile|data_readRegA[5]~316_combout ;
wire \my_regfile|data_readRegA[5]~318_combout ;
wire \my_regfile|data_readRegA[5]~315_combout ;
wire \my_regfile|data_readRegA[5]~317_combout ;
wire \my_regfile|data_readRegA[5]~319_combout ;
wire \my_regfile|data_readRegA[5]~326_combout ;
wire \my_regfile|data_readRegA[5]~327_combout ;
wire \my_regfile|data_readRegA[5]~328_combout ;
wire \my_regfile|data_readRegA[5]~325_combout ;
wire \my_regfile|data_readRegA[5]~320_combout ;
wire \my_regfile|data_readRegA[5]~323_combout ;
wire \my_regfile|data_readRegA[5]~321_combout ;
wire \my_regfile|data_readRegA[5]~322_combout ;
wire \my_regfile|data_readRegA[5]~324_combout ;
wire \my_regfile|data_readRegA[5]~329_combout ;
wire \my_regfile|data_readRegA[5]~330_combout ;
wire \my_regfile|data_readRegA[5]~714_combout ;
wire \my_processor|my_alu|csa|adder3|adder6|sum~combout ;
wire \my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[24].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout ;
wire \my_processor|my_alu|mux4[5]|or1~1_combout ;
wire \my_processor|my_alu|mux4[5]|or1~2_combout ;
wire \my_processor|my_alu|mux1[5]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[5]|or1~0_combout ;
wire \my_processor|my_alu|mux4[5]|or1~3_combout ;
wire \my_processor|data_writeReg[4]~12_combout ;
wire \my_regfile|register[25].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~105_combout ;
wire \my_regfile|data_readRegB[4]~106_combout ;
wire \my_regfile|data_readRegB[4]~101_combout ;
wire \my_regfile|data_readRegB[4]~102_combout ;
wire \my_regfile|data_readRegB[4]~103_combout ;
wire \my_regfile|data_readRegB[4]~100_combout ;
wire \my_regfile|data_readRegB[4]~104_combout ;
wire \my_regfile|data_readRegB[4]~107_combout ;
wire \my_regfile|data_readRegB[4]~108_combout ;
wire \my_regfile|data_readRegB[4]~109_combout ;
wire \my_regfile|data_readRegB[4]~89_combout ;
wire \my_regfile|data_readRegB[4]~90_combout ;
wire \my_regfile|data_readRegB[4]~91_combout ;
wire \my_regfile|data_readRegB[4]~92_combout ;
wire \my_regfile|data_readRegB[4]~93_combout ;
wire \my_regfile|data_readRegB[4]~95_combout ;
wire \my_regfile|data_readRegB[4]~96_combout ;
wire \my_regfile|data_readRegB[4]~97_combout ;
wire \my_regfile|data_readRegB[4]~94_combout ;
wire \my_regfile|data_readRegB[4]~98_combout ;
wire \my_regfile|data_readRegB[4]~99_combout ;
wire \my_regfile|data_readRegB[4]~110_combout ;
wire \my_processor|aluinput[4]~49_combout ;
wire \my_processor|my_alu|mux1[4]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[4]|or1~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder5|sum~combout ;
wire \my_processor|my_alu|right|second_loop[25].mux1|or1~0_combout ;
wire \my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout ;
wire \my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ;
wire \my_processor|my_alu|mux4[4]|or1~1_combout ;
wire \my_processor|my_alu|mux4[4]|or1~2_combout ;
wire \my_processor|my_alu|mux4[4]|or1~3_combout ;
wire \my_processor|data_writeReg[3]~11_combout ;
wire \my_regfile|register[8].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~71_combout ;
wire \my_regfile|data_readRegB[3]~70_combout ;
wire \my_regfile|data_readRegB[3]~72_combout ;
wire \my_regfile|data_readRegB[3]~75_combout ;
wire \my_regfile|data_readRegB[3]~74_combout ;
wire \my_regfile|data_readRegB[3]~73_combout ;
wire \my_regfile|data_readRegB[3]~76_combout ;
wire \my_regfile|data_readRegB[3]~67_combout ;
wire \my_regfile|data_readRegB[3]~68_combout ;
wire \my_regfile|data_readRegB[3]~69_combout ;
wire \my_regfile|data_readRegB[3]~77_combout ;
wire \my_regfile|data_readRegB[3]~84_combout ;
wire \my_regfile|data_readRegB[3]~85_combout ;
wire \my_regfile|data_readRegB[3]~86_combout ;
wire \my_regfile|data_readRegB[3]~83_combout ;
wire \my_regfile|data_readRegB[3]~78_combout ;
wire \my_regfile|data_readRegB[3]~79_combout ;
wire \my_regfile|data_readRegB[3]~80_combout ;
wire \my_regfile|data_readRegB[3]~81_combout ;
wire \my_regfile|data_readRegB[3]~82_combout ;
wire \my_regfile|data_readRegB[3]~87_combout ;
wire \my_regfile|data_readRegB[3]~88_combout ;
wire \my_processor|aluinput[3]~48_combout ;
wire \my_processor|my_alu|csa|adder3|adder4|sum~combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux1[3]|or1~0_combout ;
wire \my_processor|my_alu|mux4[3]|or1~2_combout ;
wire \my_processor|my_alu|mux4[2]|or1~1_combout ;
wire \my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout ;
wire \my_processor|my_alu|mux4[3]|or1~0_combout ;
wire \my_processor|my_alu|mux4[3]|or1~1_combout ;
wire \my_processor|my_alu|mux4[3]|or1~3_combout ;
wire \my_processor|my_alu|mux4[3]|or1~4_combout ;
wire \my_processor|data_writeReg[2]~10_combout ;
wire \my_regfile|register[4].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~244_combout ;
wire \my_regfile|data_readRegA[2]~243_combout ;
wire \my_regfile|data_readRegA[2]~245_combout ;
wire \my_regfile|data_readRegA[2]~247_combout ;
wire \my_regfile|data_readRegA[2]~246_combout ;
wire \my_regfile|data_readRegA[2]~248_combout ;
wire \my_regfile|data_readRegA[2]~251_combout ;
wire \my_regfile|data_readRegA[2]~252_combout ;
wire \my_regfile|data_readRegA[2]~249_combout ;
wire \my_regfile|data_readRegA[2]~250_combout ;
wire \my_regfile|data_readRegA[2]~253_combout ;
wire \my_regfile|data_readRegA[2]~260_combout ;
wire \my_regfile|data_readRegA[2]~259_combout ;
wire \my_regfile|data_readRegA[2]~261_combout ;
wire \my_regfile|data_readRegA[2]~262_combout ;
wire \my_regfile|data_readRegA[2]~256_combout ;
wire \my_regfile|data_readRegA[2]~257_combout ;
wire \my_regfile|data_readRegA[2]~254_combout ;
wire \my_regfile|data_readRegA[2]~255_combout ;
wire \my_regfile|data_readRegA[2]~258_combout ;
wire \my_regfile|data_readRegA[2]~263_combout ;
wire \my_regfile|data_readRegA[2]~264_combout ;
wire \my_regfile|data_readRegA[2]~709_combout ;
wire \my_processor|my_alu|csa|adder3|adder3|sum~combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux1[2]|or1~0_combout ;
wire \my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout ;
wire \my_processor|my_alu|mux4[2]|or1~2_combout ;
wire \my_processor|my_alu|mux4[2]|or1~3_combout ;
wire \my_processor|my_alu|mux4[2]|or1~5_combout ;
wire \my_processor|my_alu|mux4[2]|or1~6_combout ;
wire \my_processor|my_alu|mux4[2]|or1~7_combout ;
wire \my_regfile|data_readRegB[1]~770_combout ;
wire \my_processor|data_writeReg[1]~9_combout ;
wire \my_regfile|register[28].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~216_combout ;
wire \my_regfile|data_readRegA[1]~217_combout ;
wire \my_regfile|data_readRegA[1]~218_combout ;
wire \my_regfile|data_readRegA[1]~215_combout ;
wire \my_regfile|data_readRegA[1]~213_combout ;
wire \my_regfile|data_readRegA[1]~210_combout ;
wire \my_regfile|data_readRegA[1]~211_combout ;
wire \my_regfile|data_readRegA[1]~212_combout ;
wire \my_regfile|data_readRegA[1]~214_combout ;
wire \my_regfile|data_readRegA[1]~219_combout ;
wire \my_regfile|data_readRegA[1]~203_combout ;
wire \my_regfile|data_readRegA[1]~202_combout ;
wire \my_regfile|data_readRegA[1]~199_combout ;
wire \my_regfile|data_readRegA[1]~200_combout ;
wire \my_regfile|data_readRegA[1]~201_combout ;
wire \my_regfile|data_readRegA[1]~206_combout ;
wire \my_regfile|data_readRegA[1]~205_combout ;
wire \my_regfile|data_readRegA[1]~204_combout ;
wire \my_regfile|data_readRegA[1]~207_combout ;
wire \my_regfile|data_readRegA[1]~208_combout ;
wire \my_regfile|data_readRegA[1]~209_combout ;
wire \my_regfile|data_readRegA[1]~220_combout ;
wire \my_processor|my_alu|csa|adder3|adder2|sum~0_combout ;
wire \my_processor|my_alu|mux1[1]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[1]|or1~2_combout ;
wire \my_processor|my_alu|mux4[1]|or1~5_combout ;
wire \my_processor|my_alu|mux4[1]|or1~6_combout ;
wire \my_processor|my_alu|mux4[1]|or1~7_combout ;
wire \my_processor|my_alu|mux4[1]|or1~8_combout ;
wire \my_processor|my_alu|mux4[1]|or1~9_combout ;
wire \my_processor|my_alu|mux4[1]|or1~10_combout ;
wire \my_processor|data_writeReg[0]~8_combout ;
wire \my_regfile|register[24].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~180_combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~179_combout ;
wire \my_regfile|register[17].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~177_combout ;
wire \my_regfile|register[20].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~178_combout ;
wire \my_regfile|data_readRegA[0]~181_combout ;
wire \my_regfile|data_readRegA[0]~186_combout ;
wire \my_regfile|data_readRegA[0]~197_combout ;
wire \my_regfile|data_readRegA[0]~198_combout ;
wire \my_processor|my_alu|mux1[0]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[0]|or1~0_combout ;
wire \my_processor|my_alu|mux4[0]|or1~1_combout ;
wire \my_processor|my_alu|mux4[0]|or1~2_combout ;
wire \my_processor|my_alu|mux4[0]|or1~3_combout ;
wire \my_processor|my_alu|mux4[0]|or1~4_combout ;
wire \my_processor|my_alu|mux4[0]|or1~5_combout ;
wire \my_regfile|register[23].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~422_combout ;
wire \my_regfile|register[19].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~420_combout ;
wire \my_regfile|register[22].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~421_combout ;
wire \my_regfile|register[17].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~419_combout ;
wire \my_regfile|data_readRegB[29]~423_combout ;
wire \my_regfile|register[30].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~407_combout ;
wire \my_regfile|register[27].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~425_combout ;
wire \my_regfile|register[29].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~424_combout ;
wire \my_regfile|data_readRegB[29]~426_combout ;
wire \my_regfile|register[5].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~411_combout ;
wire \my_regfile|register[11].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~414_combout ;
wire \my_regfile|register[15].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~416_combout ;
wire \my_regfile|register[14].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~415_combout ;
wire \my_regfile|register[10].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~413_combout ;
wire \my_regfile|data_readRegB[29]~417_combout ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~412_combout ;
wire \my_regfile|register[3].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~409_combout ;
wire \my_regfile|register[1].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~408_combout ;
wire \my_regfile|register[4].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~410_combout ;
wire \my_regfile|data_readRegB[29]~418_combout ;
wire \my_regfile|data_readRegB[29]~427_combout ;
wire \my_regfile|data_readRegB[29]~798_combout ;
wire \my_processor|my_alu|left|fourth_loop[4].mux3|or1~1_combout ;
wire \my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ;
wire \my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout ;
wire \my_processor|my_alu|mux4[28]|or1~0_combout ;
wire \my_processor|my_alu|mux4[28]|or1~1_combout ;
wire \my_processor|my_alu|mux4[28]|or1~2_combout ;
wire \my_processor|my_alu|mux4[28]|or1~3_combout ;
wire \my_processor|aluinput[28]~58_combout ;
wire \my_processor|my_alu|csa|adder1|adder12|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder1|adder13|sum~combout ;
wire \my_processor|my_alu|mux4[28]|or1~4_combout ;
wire \my_processor|my_alu|mux1[28]|or1~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder12|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder13|sum~combout ;
wire \my_processor|my_alu|mux4[28]|or1~5_combout ;
wire \my_processor|my_alu|mux4[28]|or1~6_combout ;
wire \my_processor|data_writeReg[28]~36_combout ;
wire \my_regfile|register[4].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~511_combout ;
wire \my_regfile|data_readRegA[28]~510_combout ;
wire \my_regfile|data_readRegA[28]~512_combout ;
wire \my_regfile|data_readRegA[28]~514_combout ;
wire \my_regfile|data_readRegA[28]~513_combout ;
wire \my_regfile|data_readRegA[28]~515_combout ;
wire \my_regfile|data_readRegA[28]~527_combout ;
wire \my_regfile|data_readRegA[28]~528_combout ;
wire \my_regfile|data_readRegA[28]~529_combout ;
wire \my_regfile|data_readRegA[28]~526_combout ;
wire \my_regfile|data_readRegA[28]~523_combout ;
wire \my_regfile|data_readRegA[28]~521_combout ;
wire \my_regfile|data_readRegA[28]~522_combout ;
wire \my_regfile|data_readRegA[28]~524_combout ;
wire \my_regfile|data_readRegA[28]~525_combout ;
wire \my_regfile|data_readRegA[28]~530_combout ;
wire \my_regfile|data_readRegA[28]~517_combout ;
wire \my_regfile|data_readRegA[28]~516_combout ;
wire \my_regfile|data_readRegA[28]~518_combout ;
wire \my_regfile|data_readRegA[28]~519_combout ;
wire \my_regfile|data_readRegA[28]~520_combout ;
wire \my_regfile|data_readRegA[28]~531_combout ;
wire \my_regfile|data_readRegA[28]~532_combout ;
wire \my_processor|my_alu|csa|adder1|adder13|C_out~0_combout ;
wire \my_processor|aluinput[29]~39_combout ;
wire \my_processor|my_alu|csa|adder1|adder14|sum~combout ;
wire \my_processor|my_alu|mux4[29]|or1~0_combout ;
wire \my_processor|my_alu|mux4[29]|or1~1_combout ;
wire \my_processor|my_alu|mux4[29]|or1~2_combout ;
wire \my_processor|my_alu|left|fourth_loop[5].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux4[29]|or1~3_combout ;
wire \my_processor|my_alu|mux1[29]|or1~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder13|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder14|sum~combout ;
wire \my_processor|my_alu|mux4[29]|or1~4_combout ;
wire \my_processor|my_alu|mux4[29]|or1~5_combout ;
wire \my_processor|data_writeReg[29]~37_combout ;
wire \my_regfile|register[6].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~467_combout ;
wire \my_regfile|data_readRegA[29]~468_combout ;
wire \my_regfile|data_readRegA[29]~469_combout ;
wire \my_regfile|data_readRegA[29]~465_combout ;
wire \my_regfile|data_readRegA[29]~464_combout ;
wire \my_regfile|data_readRegA[29]~466_combout ;
wire \my_regfile|data_readRegA[29]~470_combout ;
wire \my_regfile|data_readRegA[29]~473_combout ;
wire \my_regfile|data_readRegA[29]~472_combout ;
wire \my_regfile|data_readRegA[29]~471_combout ;
wire \my_regfile|data_readRegA[29]~474_combout ;
wire \my_regfile|data_readRegA[29]~482_combout ;
wire \my_regfile|data_readRegA[29]~483_combout ;
wire \my_regfile|data_readRegA[29]~480_combout ;
wire \my_regfile|data_readRegA[29]~481_combout ;
wire \my_regfile|data_readRegA[29]~477_combout ;
wire \my_regfile|data_readRegA[29]~475_combout ;
wire \my_regfile|data_readRegA[29]~478_combout ;
wire \my_regfile|data_readRegA[29]~476_combout ;
wire \my_regfile|data_readRegA[29]~479_combout ;
wire \my_regfile|data_readRegA[29]~484_combout ;
wire \my_regfile|data_readRegA[29]~485_combout ;
wire \my_regfile|data_readRegA[29]~486_combout ;
wire \my_processor|my_alu|csa|adder1|adder14|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder14|C_out~0_combout ;
wire \my_processor|my_alu|mux4[30]|or1~1_combout ;
wire \my_processor|my_alu|mux1[30]|or1~0_combout ;
wire \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout ;
wire \my_processor|my_alu|left|fourth_loop[22].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[22].mux3|or1~1_combout ;
wire \my_processor|my_alu|left|fourth_loop[22].mux3|or1~2_combout ;
wire \my_processor|my_alu|left|fourth_loop[22].mux3|or1~3_combout ;
wire \my_processor|my_alu|mux0[30]|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout ;
wire \my_processor|my_alu|left|fourth_loop[6].mux3|or1~1_combout ;
wire \my_processor|my_alu|mux0[30]|or1~1_combout ;
wire \my_processor|my_alu|mux4[30]|or1~0_combout ;
wire \my_processor|my_alu|mux4[30]|or1~2_combout ;
wire \my_processor|data_writeReg[30]~38_combout ;
wire \my_regfile|register[10].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~493_combout ;
wire \my_regfile|data_readRegA[30]~496_combout ;
wire \my_regfile|data_readRegA[30]~494_combout ;
wire \my_regfile|data_readRegA[30]~495_combout ;
wire \my_regfile|data_readRegA[30]~497_combout ;
wire \my_regfile|data_readRegA[30]~490_combout ;
wire \my_regfile|data_readRegA[30]~491_combout ;
wire \my_regfile|data_readRegA[30]~492_combout ;
wire \my_regfile|data_readRegA[30]~498_combout ;
wire \my_regfile|data_readRegA[30]~500_combout ;
wire \my_regfile|data_readRegA[30]~501_combout ;
wire \my_regfile|data_readRegA[30]~499_combout ;
wire \my_regfile|data_readRegA[30]~502_combout ;
wire \my_regfile|data_readRegA[30]~505_combout ;
wire \my_regfile|data_readRegA[30]~506_combout ;
wire \my_regfile|data_readRegA[30]~504_combout ;
wire \my_regfile|data_readRegA[30]~503_combout ;
wire \my_regfile|data_readRegA[30]~507_combout ;
wire \my_regfile|data_readRegA[30]~488_combout ;
wire \my_regfile|data_readRegA[30]~487_combout ;
wire \my_regfile|data_readRegA[30]~489_combout ;
wire \my_regfile|data_readRegA[30]~508_combout ;
wire \my_regfile|data_readRegA[30]~509_combout ;
wire \my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder2|adder16|C_out~0_combout ;
wire \my_processor|my_alu|csa|mux4|or1~1_combout ;
wire \my_regfile|data_readRegA[15]~733_combout ;
wire \my_processor|my_alu|csa|mux4|or1~0_combout ;
wire \my_processor|my_alu|csa|mux4|or1~2_combout ;
wire \my_processor|my_alu|csa|mux4|or1~3_combout ;
wire \my_processor|ctrl_writeReg[3]~9_combout ;
wire \my_regfile|write0|and_loop[4].and0~combout ;
wire \my_regfile|register[4].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~46_combout ;
wire \my_regfile|register[2].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~45_combout ;
wire \my_regfile|register[3].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~47_combout ;
wire \my_regfile|register[7].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~49_combout ;
wire \my_regfile|register[5].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~48_combout ;
wire \my_regfile|data_readRegA[14]~50_combout ;
wire \my_regfile|register[10].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~51_combout ;
wire \my_regfile|register[16].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~54_combout ;
wire \my_regfile|register[11].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~52_combout ;
wire \my_regfile|register[13].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~53_combout ;
wire \my_regfile|data_readRegA[14]~55_combout ;
wire \my_regfile|register[28].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~62_combout ;
wire \my_regfile|register[25].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~61_combout ;
wire \my_regfile|register[30].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~63_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~64_combout ;
wire \my_regfile|register[17].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~56_combout ;
wire \my_regfile|register[20].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~57_combout ;
wire \my_regfile|register[21].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~58_combout ;
wire \my_regfile|register[24].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~59_combout ;
wire \my_regfile|data_readRegA[14]~60_combout ;
wire \my_regfile|data_readRegA[14]~65_combout ;
wire \my_regfile|data_readRegA[14]~66_combout ;
wire \my_regfile|data_readRegA[14]~721_combout ;
wire \my_processor|my_alu|csa|adder3|adder14|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder15|sum~combout ;
wire \my_processor|my_alu|mux1[14]|or1~0_combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[14]|or1~0_combout ;
wire \my_processor|my_alu|mux4[14]|or1~1_combout ;
wire \my_processor|my_alu|mux4[14]|or1~2_combout ;
wire \my_processor|my_alu|mux4[14]|or1~3_combout ;
wire \my_regfile|data_readRegB[14]~795_combout ;
wire \my_processor|data_writeReg[14]~22_combout ;
wire \my_regfile|register[31].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~316_combout ;
wire \my_regfile|data_readRegB[14]~315_combout ;
wire \my_regfile|data_readRegB[14]~313_combout ;
wire \my_regfile|data_readRegB[14]~314_combout ;
wire \my_regfile|data_readRegB[14]~317_combout ;
wire \my_regfile|data_readRegB[14]~305_combout ;
wire \my_regfile|data_readRegB[14]~306_combout ;
wire \my_regfile|data_readRegB[14]~303_combout ;
wire \my_regfile|data_readRegB[14]~304_combout ;
wire \my_regfile|data_readRegB[14]~307_combout ;
wire \my_regfile|data_readRegB[14]~298_combout ;
wire \my_regfile|data_readRegB[14]~299_combout ;
wire \my_regfile|data_readRegB[14]~301_combout ;
wire \my_regfile|data_readRegB[14]~300_combout ;
wire \my_regfile|data_readRegB[14]~297_combout ;
wire \my_regfile|data_readRegB[14]~302_combout ;
wire \my_regfile|data_readRegB[14]~311_combout ;
wire \my_regfile|data_readRegB[14]~310_combout ;
wire \my_regfile|data_readRegB[14]~308_combout ;
wire \my_regfile|data_readRegB[14]~309_combout ;
wire \my_regfile|data_readRegB[14]~312_combout ;
wire \my_regfile|data_readRegB[14]~318_combout ;
wire \my_processor|aluinput[14]~36_combout ;
wire \my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ;
wire \my_processor|my_alu|csa|adder3|adder16|sum~combout ;
wire \my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2~combout ;
wire \my_processor|my_alu|mux4[15]|or1~0_combout ;
wire \my_processor|my_alu|mux4[15]|or1~1_combout ;
wire \my_processor|my_alu|mux1[15]|or1~0_combout ;
wire \my_processor|my_alu|mux4[15]|or1~2_combout ;
wire \my_processor|my_alu|mux4[15]|or1~3_combout ;
wire \my_processor|data_writeReg[15]~23_combout ;
wire \my_regfile|register[4].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~713_combout ;
wire \my_regfile|data_readRegB[15]~712_combout ;
wire \my_regfile|data_readRegB[15]~714_combout ;
wire \my_regfile|data_readRegB[15]~716_combout ;
wire \my_regfile|data_readRegB[15]~715_combout ;
wire \my_regfile|data_readRegB[15]~719_combout ;
wire \my_regfile|data_readRegB[15]~717_combout ;
wire \my_regfile|data_readRegB[15]~720_combout ;
wire \my_regfile|data_readRegB[15]~718_combout ;
wire \my_regfile|data_readRegB[15]~721_combout ;
wire \my_regfile|data_readRegB[15]~722_combout ;
wire \my_regfile|data_readRegB[15]~728_combout ;
wire \my_regfile|data_readRegB[15]~729_combout ;
wire \my_regfile|data_readRegB[15]~730_combout ;
wire \my_regfile|data_readRegB[15]~731_combout ;
wire \my_regfile|data_readRegB[15]~724_combout ;
wire \my_regfile|data_readRegB[15]~725_combout ;
wire \my_regfile|data_readRegB[15]~723_combout ;
wire \my_regfile|data_readRegB[15]~726_combout ;
wire \my_regfile|data_readRegB[15]~727_combout ;
wire \my_regfile|data_readRegB[15]~732_combout ;
wire \my_regfile|data_readRegB[15]~733_combout ;
wire \my_processor|aluinput[15]~61_combout ;
wire \my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ;
wire \my_processor|and1~3_combout ;
wire \my_processor|and1~2_combout ;
wire \my_processor|my_alu|mux1[24]|or1~0_combout ;
wire \my_processor|my_alu|mux4[24]|or1~3_combout ;
wire \my_processor|my_alu|mux4[24]|or1~1_combout ;
wire \my_processor|my_alu|mux4[24]|or1~2_combout ;
wire \my_processor|my_alu|mux4[24]|or1~4_combout ;
wire \my_processor|my_alu|csa|adder1|adder9|sum~2_combout ;
wire \my_processor|my_alu|mux4[24]|or1~0_combout ;
wire \my_processor|my_alu|mux4[24]|or1~5_combout ;
wire \my_processor|data_writeReg[24]~32_combout ;
wire \my_regfile|register[3].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~419_combout ;
wire \my_regfile|data_readRegA[24]~420_combout ;
wire \my_regfile|data_readRegA[24]~421_combout ;
wire \my_regfile|data_readRegA[24]~423_combout ;
wire \my_regfile|data_readRegA[24]~422_combout ;
wire \my_regfile|data_readRegA[24]~424_combout ;
wire \my_regfile|data_readRegA[24]~436_combout ;
wire \my_regfile|data_readRegA[24]~435_combout ;
wire \my_regfile|data_readRegA[24]~432_combout ;
wire \my_regfile|data_readRegA[24]~430_combout ;
wire \my_regfile|data_readRegA[24]~431_combout ;
wire \my_regfile|data_readRegA[24]~433_combout ;
wire \my_regfile|data_readRegA[24]~434_combout ;
wire \my_regfile|data_readRegA[24]~437_combout ;
wire \my_regfile|data_readRegA[24]~438_combout ;
wire \my_regfile|data_readRegA[24]~439_combout ;
wire \my_regfile|data_readRegA[24]~426_combout ;
wire \my_regfile|data_readRegA[24]~425_combout ;
wire \my_regfile|data_readRegA[24]~427_combout ;
wire \my_regfile|data_readRegA[24]~428_combout ;
wire \my_regfile|data_readRegA[24]~429_combout ;
wire \my_regfile|data_readRegA[24]~440_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder9|w1~combout ;
wire \my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder8|w1~combout ;
wire \my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder5|w1~combout ;
wire \my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder2|w1~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder15|w4~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder15|w1~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder12|w4~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder12|w1~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder9|w4~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder9|w1~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder5|w4~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder5|w1~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder2|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder5|w3~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder6|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder9|w3~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder10|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder12|w3~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder15|w3~combout ;
wire \my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ;
wire \my_processor|alu_less_than|csa|xor1~1_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~12_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~13_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder11|w1~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~14_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~33_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder14|w1~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~30_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6_combout ;
wire \my_processor|alu_less_than|csa|adder3|adder6|w1~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~18_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~19_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~15_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~16_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~17_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~20_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~21_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~22_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~23_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~24_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~25_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~27_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder3|w1~combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~26_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~28_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~31_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0_combout ;
wire \my_processor|rd_rs_comp32|alu_comp32|csa|or1~32_combout ;
wire \my_processor|alu_less_than|csa|adder2|adder10|w1~combout ;
wire \my_processor|alu_less_than|csa|xor1~0_combout ;
wire \my_processor|alu_less_than|csa|xor1~2_combout ;
wire \my_processor|alu_less_than|csa|xor1~4_combout ;
wire \my_processor|alu_less_than|csa|xor1~5_combout ;
wire \my_processor|alu_less_than|csa|xor1~3_combout ;
wire \my_processor|pc_in~15_combout ;
wire \my_processor|pc_in~16_combout ;
wire \my_processor|pc_in[11]~13_combout ;
wire \my_processor|pc1|pc[11].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder11|sum~combout ;
wire \my_processor|pc_in[10]~12_combout ;
wire \my_processor|pc1|pc[10].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder10|sum~combout ;
wire \my_processor|pc_in[9]~11_combout ;
wire \my_processor|pc1|pc[9].pc_dffe|q~q ;
wire \my_processor|pc_in[8]~10_combout ;
wire \my_processor|pc1|pc[8].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder8|sum~combout ;
wire \my_processor|pc_in[7]~9_combout ;
wire \my_processor|pc1|pc[7].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder7|sum~combout ;
wire \my_processor|pc_in[6]~8_combout ;
wire \my_processor|pc1|pc[6].pc_dffe|q~q ;
wire \my_processor|pc_in[5]~7_combout ;
wire \my_processor|pc1|pc[5].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder5|sum~combout ;
wire \my_processor|pc_in[4]~6_combout ;
wire \my_processor|pc1|pc[4].pc_dffe|q~q ;
wire \my_processor|alu1|csa|adder3|adder4|sum~combout ;
wire \my_processor|pc_in[3]~5_combout ;
wire \my_processor|pc1|pc[3].pc_dffe|q~q ;
wire \my_processor|alu_pc_in2|csa|adder3|adder3|sum~combout ;
wire \my_processor|pc_in[2]~4_combout ;
wire \my_processor|pc1|pc[2].pc_dffe|q~q ;
wire \my_processor|alu_pc_in2|csa|adder3|adder2|sum~0_combout ;
wire \my_processor|pc_in[1]~14_combout ;
wire \my_processor|pc1|pc[1].pc_dffe|q~q ;
wire \my_processor|pc_in[0]~3_combout ;
wire \my_processor|pc1|pc[0].pc_dffe|q~q ;
wire \my_processor|ctrl_readRegB[2]~16_combout ;
wire \my_regfile|d1|d4|and0~combout ;
wire \my_regfile|data_readRegB[0]~14_combout ;
wire \my_regfile|data_readRegB[0]~11_combout ;
wire \my_regfile|data_readRegB[0]~12_combout ;
wire \my_regfile|data_readRegB[0]~13_combout ;
wire \my_regfile|data_readRegB[0]~15_combout ;
wire \my_regfile|data_readRegB[0]~0_combout ;
wire \my_regfile|data_readRegB[0]~3_combout ;
wire \my_regfile|data_readRegB[0]~1_combout ;
wire \my_regfile|data_readRegB[0]~2_combout ;
wire \my_regfile|data_readRegB[0]~4_combout ;
wire \my_regfile|data_readRegB[0]~5_combout ;
wire \my_regfile|data_readRegB[0]~19_combout ;
wire \my_regfile|data_readRegB[0]~18_combout ;
wire \my_regfile|data_readRegB[0]~16_combout ;
wire \my_regfile|data_readRegB[0]~17_combout ;
wire \my_regfile|data_readRegB[0]~20_combout ;
wire \my_regfile|data_readRegB[0]~7_combout ;
wire \my_regfile|data_readRegB[0]~6_combout ;
wire \my_regfile|data_readRegB[0]~9_combout ;
wire \my_regfile|data_readRegB[0]~8_combout ;
wire \my_regfile|data_readRegB[0]~10_combout ;
wire \my_regfile|data_readRegB[0]~21_combout ;
wire \my_regfile|data_readRegB[3]~779_combout ;
wire \my_regfile|data_readRegB[4]~780_combout ;
wire \my_regfile|data_readRegB[5]~781_combout ;
wire \my_regfile|data_readRegB[7]~782_combout ;
wire \my_regfile|data_readRegB[8]~783_combout ;
wire \my_regfile|data_readRegB[9]~784_combout ;
wire \my_regfile|data_readRegB[10]~785_combout ;
wire \my_regfile|data_readRegB[11]~786_combout ;
wire \my_regfile|data_readRegB[12]~787_combout ;
wire \my_regfile|data_readRegB[15]~788_combout ;
wire \my_regfile|data_readRegB[16]~789_combout ;
wire \my_regfile|data_readRegB[17]~790_combout ;
wire \my_regfile|data_readRegB[19]~791_combout ;
wire \my_regfile|data_readRegB[26]~792_combout ;
wire \my_regfile|data_readRegB[28]~793_combout ;
wire \my_regfile|data_readRegB[31]~794_combout ;
wire \my_regfile|data_readRegA[0]~768_combout ;
wire \my_regfile|data_readRegA[1]~769_combout ;
wire \my_regfile|data_readRegA[3]~770_combout ;
wire \my_processor|ctrl_readRegA[3]~13_combout ;
wire \my_processor|ctrl_readRegA[4]~14_combout ;
wire \my_processor|alu_opcode[3]~8_combout ;
wire \my_processor|alu_opcode[4]~9_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_processor|data_writeReg ;
wire [1:0] \pc_clk1|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|data_readRegB[0]~21_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|data_readRegB[1]~44_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|data_readRegB[2]~66_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|data_readRegB[3]~779_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|data_readRegB[4]~780_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|data_readRegB[5]~781_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|data_readRegB[6]~154_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|data_readRegB[7]~782_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|data_readRegB[8]~783_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|data_readRegB[9]~784_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|data_readRegB[10]~785_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|data_readRegB[11]~786_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|data_readRegB[12]~787_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|data_readRegB[13]~340_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|data_readRegB[14]~318_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|data_readRegB[15]~788_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|data_readRegB[16]~789_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|data_readRegB[17]~790_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|data_readRegB[18]~668_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|data_readRegB[19]~791_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|data_readRegB[20]~624_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|data_readRegB[21]~602_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|data_readRegB[22]~581_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|data_readRegB[23]~559_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|data_readRegB[24]~537_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|data_readRegB[25]~515_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|data_readRegB[26]~792_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|data_readRegB[27]~471_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|data_readRegB[28]~793_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|data_readRegB[29]~427_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|data_readRegB[30]~406_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|data_readRegB[31]~794_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~768_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~769_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~264_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~770_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~352_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~330_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~308_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~286_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~176_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~132_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~154_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~110_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~88_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~43_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~66_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~21_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~708_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~664_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~686_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~642_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~620_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~576_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~598_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~554_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~440_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~396_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~418_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~374_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~531_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~485_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~508_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~462_combout ),
	.oe(\my_regfile|data_readRegA[0]~44_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~21_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~44_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~66_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~779_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~780_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~781_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~154_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~782_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~783_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~784_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~785_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~786_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~787_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~340_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~318_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~788_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~789_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~790_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~668_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~791_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~624_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~602_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~581_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~559_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~537_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~515_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~792_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~471_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~793_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~427_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~406_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~794_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \dmem_clock~output (
	.i(!\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \processor_clock~output (
	.i(!\pc_clk1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \regfile_clock~output (
	.i(!\pc_clk1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|my_alu|mux4[0]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|my_alu|mux4[1]|or1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|my_alu|mux4[2]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|my_alu|mux4[3]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|my_alu|mux4[4]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|my_alu|mux4[5]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|my_alu|mux4[6]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|my_alu|mux4[7]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|my_alu|mux4[8]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|my_alu|mux4[9]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|my_alu|mux4[10]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|my_alu|mux4[11]|or1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \wren~output (
	.i(\my_processor|cmp2|ad4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(!\my_processor|ctrl_writeReg[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(!\my_processor|ctrl_writeReg[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|ctrl_readRegA[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|ctrl_readRegA[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|ctrl_readRegA[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|ctrl_readRegA[3]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|ctrl_readRegA[4]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_reg_write[0]~output (
	.i(\my_processor|my_alu|mux4[0]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[0]~output .bus_hold = "false";
defparam \data_reg_write[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \data_reg_write[1]~output (
	.i(\my_processor|my_alu|mux4[1]|or1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[1]~output .bus_hold = "false";
defparam \data_reg_write[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \data_reg_write[2]~output (
	.i(\my_processor|my_alu|mux4[2]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[2]~output .bus_hold = "false";
defparam \data_reg_write[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \data_reg_write[3]~output (
	.i(\my_processor|my_alu|mux4[3]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[3]~output .bus_hold = "false";
defparam \data_reg_write[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \data_reg_write[4]~output (
	.i(\my_processor|my_alu|mux4[4]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[4]~output .bus_hold = "false";
defparam \data_reg_write[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \data_reg_write[5]~output (
	.i(\my_processor|my_alu|mux4[5]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[5]~output .bus_hold = "false";
defparam \data_reg_write[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \data_reg_write[6]~output (
	.i(\my_processor|my_alu|mux4[6]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[6]~output .bus_hold = "false";
defparam \data_reg_write[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \data_reg_write[7]~output (
	.i(\my_processor|my_alu|mux4[7]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[7]~output .bus_hold = "false";
defparam \data_reg_write[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data_reg_write[8]~output (
	.i(\my_processor|my_alu|mux4[8]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[8]~output .bus_hold = "false";
defparam \data_reg_write[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \data_reg_write[9]~output (
	.i(\my_processor|my_alu|mux4[9]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[9]~output .bus_hold = "false";
defparam \data_reg_write[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \data_reg_write[10]~output (
	.i(\my_processor|my_alu|mux4[10]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[10]~output .bus_hold = "false";
defparam \data_reg_write[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \data_reg_write[11]~output (
	.i(\my_processor|my_alu|mux4[11]|or1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[11]~output .bus_hold = "false";
defparam \data_reg_write[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \data_reg_write[12]~output (
	.i(\my_processor|my_alu|mux4[12]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[12]~output .bus_hold = "false";
defparam \data_reg_write[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \data_reg_write[13]~output (
	.i(\my_processor|my_alu|mux4[13]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[13]~output .bus_hold = "false";
defparam \data_reg_write[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \data_reg_write[14]~output (
	.i(\my_processor|my_alu|mux4[14]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[14]~output .bus_hold = "false";
defparam \data_reg_write[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data_reg_write[15]~output (
	.i(\my_processor|my_alu|mux4[15]|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[15]~output .bus_hold = "false";
defparam \data_reg_write[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \data_reg_write[16]~output (
	.i(\my_processor|my_alu|mux4[16]|or1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[16]~output .bus_hold = "false";
defparam \data_reg_write[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \data_reg_write[17]~output (
	.i(\my_processor|my_alu|mux4[17]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[17]~output .bus_hold = "false";
defparam \data_reg_write[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \data_reg_write[18]~output (
	.i(\my_processor|my_alu|mux4[18]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[18]~output .bus_hold = "false";
defparam \data_reg_write[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \data_reg_write[19]~output (
	.i(\my_processor|my_alu|mux4[19]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[19]~output .bus_hold = "false";
defparam \data_reg_write[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \data_reg_write[20]~output (
	.i(\my_processor|my_alu|mux4[20]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[20]~output .bus_hold = "false";
defparam \data_reg_write[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data_reg_write[21]~output (
	.i(\my_processor|my_alu|mux4[21]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[21]~output .bus_hold = "false";
defparam \data_reg_write[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \data_reg_write[22]~output (
	.i(\my_processor|my_alu|mux4[22]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[22]~output .bus_hold = "false";
defparam \data_reg_write[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data_reg_write[23]~output (
	.i(\my_processor|my_alu|mux4[23]|or1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[23]~output .bus_hold = "false";
defparam \data_reg_write[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_reg_write[24]~output (
	.i(\my_processor|my_alu|mux4[24]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[24]~output .bus_hold = "false";
defparam \data_reg_write[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data_reg_write[25]~output (
	.i(\my_processor|my_alu|mux4[25]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[25]~output .bus_hold = "false";
defparam \data_reg_write[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_reg_write[26]~output (
	.i(\my_processor|my_alu|mux4[26]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[26]~output .bus_hold = "false";
defparam \data_reg_write[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \data_reg_write[27]~output (
	.i(\my_processor|my_alu|mux4[27]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[27]~output .bus_hold = "false";
defparam \data_reg_write[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \data_reg_write[28]~output (
	.i(\my_processor|my_alu|mux4[28]|or1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[28]~output .bus_hold = "false";
defparam \data_reg_write[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \data_reg_write[29]~output (
	.i(\my_processor|my_alu|mux4[29]|or1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[29]~output .bus_hold = "false";
defparam \data_reg_write[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \data_reg_write[30]~output (
	.i(\my_processor|my_alu|mux4[30]|or1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[30]~output .bus_hold = "false";
defparam \data_reg_write[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \data_reg_write[31]~output (
	.i(\my_processor|my_alu|mux4[31]|or1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[31]~output .bus_hold = "false";
defparam \data_reg_write[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \aluinput[0]~output (
	.i(\my_processor|aluinput[0]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[0]~output .bus_hold = "false";
defparam \aluinput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \aluinput[1]~output (
	.i(\my_processor|aluinput[1]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[1]~output .bus_hold = "false";
defparam \aluinput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \aluinput[2]~output (
	.i(\my_processor|aluinput[2]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[2]~output .bus_hold = "false";
defparam \aluinput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \aluinput[3]~output (
	.i(\my_processor|aluinput[3]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[3]~output .bus_hold = "false";
defparam \aluinput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \aluinput[4]~output (
	.i(\my_processor|aluinput[4]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[4]~output .bus_hold = "false";
defparam \aluinput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \aluinput[5]~output (
	.i(\my_processor|aluinput[5]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[5]~output .bus_hold = "false";
defparam \aluinput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \aluinput[6]~output (
	.i(\my_processor|aluinput[6]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[6]~output .bus_hold = "false";
defparam \aluinput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \aluinput[7]~output (
	.i(\my_processor|aluinput[7]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[7]~output .bus_hold = "false";
defparam \aluinput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \aluinput[8]~output (
	.i(\my_processor|aluinput[8]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[8]~output .bus_hold = "false";
defparam \aluinput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \aluinput[9]~output (
	.i(\my_processor|aluinput[9]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[9]~output .bus_hold = "false";
defparam \aluinput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \aluinput[10]~output (
	.i(\my_processor|aluinput[10]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[10]~output .bus_hold = "false";
defparam \aluinput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \aluinput[11]~output (
	.i(\my_processor|aluinput[11]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[11]~output .bus_hold = "false";
defparam \aluinput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \aluinput[12]~output (
	.i(\my_processor|aluinput[12]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[12]~output .bus_hold = "false";
defparam \aluinput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \aluinput[13]~output (
	.i(\my_processor|aluinput[13]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[13]~output .bus_hold = "false";
defparam \aluinput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \aluinput[14]~output (
	.i(\my_processor|aluinput[14]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[14]~output .bus_hold = "false";
defparam \aluinput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \aluinput[15]~output (
	.i(\my_processor|aluinput[15]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[15]~output .bus_hold = "false";
defparam \aluinput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \aluinput[16]~output (
	.i(\my_processor|aluinput[16]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[16]~output .bus_hold = "false";
defparam \aluinput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \aluinput[17]~output (
	.i(\my_processor|aluinput[17]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[17]~output .bus_hold = "false";
defparam \aluinput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \aluinput[18]~output (
	.i(\my_processor|aluinput[18]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[18]~output .bus_hold = "false";
defparam \aluinput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \aluinput[19]~output (
	.i(\my_processor|aluinput[19]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[19]~output .bus_hold = "false";
defparam \aluinput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \aluinput[20]~output (
	.i(\my_processor|aluinput[20]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[20]~output .bus_hold = "false";
defparam \aluinput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \aluinput[21]~output (
	.i(\my_processor|aluinput[21]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[21]~output .bus_hold = "false";
defparam \aluinput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \aluinput[22]~output (
	.i(\my_processor|aluinput[22]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[22]~output .bus_hold = "false";
defparam \aluinput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \aluinput[23]~output (
	.i(\my_processor|aluinput[23]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[23]~output .bus_hold = "false";
defparam \aluinput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \aluinput[24]~output (
	.i(\my_processor|aluinput[24]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[24]~output .bus_hold = "false";
defparam \aluinput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \aluinput[25]~output (
	.i(\my_processor|aluinput[25]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[25]~output .bus_hold = "false";
defparam \aluinput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \aluinput[26]~output (
	.i(\my_processor|aluinput[26]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[26]~output .bus_hold = "false";
defparam \aluinput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \aluinput[27]~output (
	.i(\my_processor|aluinput[27]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[27]~output .bus_hold = "false";
defparam \aluinput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \aluinput[28]~output (
	.i(\my_processor|aluinput[28]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[28]~output .bus_hold = "false";
defparam \aluinput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \aluinput[29]~output (
	.i(\my_processor|aluinput[29]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[29]~output .bus_hold = "false";
defparam \aluinput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \aluinput[30]~output (
	.i(\my_processor|aluinput[30]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[30]~output .bus_hold = "false";
defparam \aluinput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \aluinput[31]~output (
	.i(\my_processor|aluinput[31]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[31]~output .bus_hold = "false";
defparam \aluinput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \alu_opcode[0]~output (
	.i(\my_processor|alu_opcode[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[0]~output .bus_hold = "false";
defparam \alu_opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \alu_opcode[1]~output (
	.i(!\my_processor|alu_opcode[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[1]~output .bus_hold = "false";
defparam \alu_opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \alu_opcode[2]~output (
	.i(\my_processor|alu_opcode[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[2]~output .bus_hold = "false";
defparam \alu_opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \alu_opcode[3]~output (
	.i(\my_processor|alu_opcode[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[3]~output .bus_hold = "false";
defparam \alu_opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \alu_opcode[4]~output (
	.i(\my_processor|alu_opcode[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[4]~output .bus_hold = "false";
defparam \alu_opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \sximmed[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[0]~output .bus_hold = "false";
defparam \sximmed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \sximmed[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[1]~output .bus_hold = "false";
defparam \sximmed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \sximmed[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[2]~output .bus_hold = "false";
defparam \sximmed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \sximmed[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[3]~output .bus_hold = "false";
defparam \sximmed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \sximmed[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[4]~output .bus_hold = "false";
defparam \sximmed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \sximmed[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[5]~output .bus_hold = "false";
defparam \sximmed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \sximmed[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[6]~output .bus_hold = "false";
defparam \sximmed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \sximmed[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[7]~output .bus_hold = "false";
defparam \sximmed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \sximmed[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[8]~output .bus_hold = "false";
defparam \sximmed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \sximmed[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[9]~output .bus_hold = "false";
defparam \sximmed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \sximmed[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[10]~output .bus_hold = "false";
defparam \sximmed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \sximmed[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[11]~output .bus_hold = "false";
defparam \sximmed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \sximmed[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[12]~output .bus_hold = "false";
defparam \sximmed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \sximmed[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[13]~output .bus_hold = "false";
defparam \sximmed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \sximmed[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[14]~output .bus_hold = "false";
defparam \sximmed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \sximmed[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[15]~output .bus_hold = "false";
defparam \sximmed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \sximmed[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[16]~output .bus_hold = "false";
defparam \sximmed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sximmed[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[17]~output .bus_hold = "false";
defparam \sximmed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \sximmed[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[18]~output .bus_hold = "false";
defparam \sximmed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sximmed[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[19]~output .bus_hold = "false";
defparam \sximmed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \sximmed[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[20]~output .bus_hold = "false";
defparam \sximmed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \sximmed[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[21]~output .bus_hold = "false";
defparam \sximmed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \sximmed[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[22]~output .bus_hold = "false";
defparam \sximmed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \sximmed[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[23]~output .bus_hold = "false";
defparam \sximmed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \sximmed[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[24]~output .bus_hold = "false";
defparam \sximmed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \sximmed[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[25]~output .bus_hold = "false";
defparam \sximmed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sximmed[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[26]~output .bus_hold = "false";
defparam \sximmed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sximmed[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[27]~output .bus_hold = "false";
defparam \sximmed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \sximmed[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[28]~output .bus_hold = "false";
defparam \sximmed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sximmed[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[29]~output .bus_hold = "false";
defparam \sximmed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \sximmed[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[30]~output .bus_hold = "false";
defparam \sximmed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \sximmed[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[31]~output .bus_hold = "false";
defparam \sximmed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \data_writeTwo[0]~output (
	.i(!\my_processor|c1|ad4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[0]~output .bus_hold = "false";
defparam \data_writeTwo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_writeTwo[1]~output (
	.i(\my_processor|data_writeTwo[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[1]~output .bus_hold = "false";
defparam \data_writeTwo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \data_writeTwo[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[2]~output .bus_hold = "false";
defparam \data_writeTwo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \data_writeTwo[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[3]~output .bus_hold = "false";
defparam \data_writeTwo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \data_writeTwo[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[4]~output .bus_hold = "false";
defparam \data_writeTwo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \data_writeTwo[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[5]~output .bus_hold = "false";
defparam \data_writeTwo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \data_writeTwo[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[6]~output .bus_hold = "false";
defparam \data_writeTwo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \data_writeTwo[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[7]~output .bus_hold = "false";
defparam \data_writeTwo[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \data_writeTwo[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[8]~output .bus_hold = "false";
defparam \data_writeTwo[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \data_writeTwo[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[9]~output .bus_hold = "false";
defparam \data_writeTwo[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \data_writeTwo[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[10]~output .bus_hold = "false";
defparam \data_writeTwo[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \data_writeTwo[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[11]~output .bus_hold = "false";
defparam \data_writeTwo[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \data_writeTwo[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[12]~output .bus_hold = "false";
defparam \data_writeTwo[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \data_writeTwo[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[13]~output .bus_hold = "false";
defparam \data_writeTwo[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \data_writeTwo[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[14]~output .bus_hold = "false";
defparam \data_writeTwo[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data_writeTwo[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[15]~output .bus_hold = "false";
defparam \data_writeTwo[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \data_writeTwo[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[16]~output .bus_hold = "false";
defparam \data_writeTwo[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \data_writeTwo[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[17]~output .bus_hold = "false";
defparam \data_writeTwo[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \data_writeTwo[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[18]~output .bus_hold = "false";
defparam \data_writeTwo[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \data_writeTwo[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[19]~output .bus_hold = "false";
defparam \data_writeTwo[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \data_writeTwo[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[20]~output .bus_hold = "false";
defparam \data_writeTwo[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \data_writeTwo[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[21]~output .bus_hold = "false";
defparam \data_writeTwo[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \data_writeTwo[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[22]~output .bus_hold = "false";
defparam \data_writeTwo[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \data_writeTwo[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[23]~output .bus_hold = "false";
defparam \data_writeTwo[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \data_writeTwo[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[24]~output .bus_hold = "false";
defparam \data_writeTwo[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \data_writeTwo[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[25]~output .bus_hold = "false";
defparam \data_writeTwo[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \data_writeTwo[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[26]~output .bus_hold = "false";
defparam \data_writeTwo[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \data_writeTwo[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[27]~output .bus_hold = "false";
defparam \data_writeTwo[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \data_writeTwo[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[28]~output .bus_hold = "false";
defparam \data_writeTwo[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \data_writeTwo[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[29]~output .bus_hold = "false";
defparam \data_writeTwo[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \data_writeTwo[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[30]~output .bus_hold = "false";
defparam \data_writeTwo[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \data_writeTwo[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeTwo[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeTwo[31]~output .bus_hold = "false";
defparam \data_writeTwo[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \enableTwo~output (
	.i(\my_processor|and1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enableTwo~output_o ),
	.obar());
// synopsys translate_off
defparam \enableTwo~output .bus_hold = "false";
defparam \enableTwo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \overflow~output (
	.i(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N28
cycloneive_lcell_comb \pc_clk1|r_reg[0]~2 (
// Equation(s):
// \pc_clk1|r_reg[0]~2_combout  = !\pc_clk1|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk1|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk1|r_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk1|r_reg[0]~2 .lut_mask = 16'h0F0F;
defparam \pc_clk1|r_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X59_Y72_N29
dffeas \pc_clk1|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk1|r_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk1|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk1|r_reg[0] .is_wysiwyg = "true";
defparam \pc_clk1|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N4
cycloneive_lcell_comb \pc_clk1|r_reg~0 (
// Equation(s):
// \pc_clk1|r_reg~0_combout  = (\pc_clk1|r_reg [1] & !\pc_clk1|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk1|r_reg [1]),
	.datad(\pc_clk1|r_reg [0]),
	.cin(gnd),
	.combout(\pc_clk1|r_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk1|r_reg~0 .lut_mask = 16'h00F0;
defparam \pc_clk1|r_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N5
dffeas \pc_clk1|r_reg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk1|r_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk1|r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk1|r_reg[1] .is_wysiwyg = "true";
defparam \pc_clk1|r_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N22
cycloneive_lcell_comb \pc_clk1|clk_track~0 (
// Equation(s):
// \pc_clk1|clk_track~0_combout  = \pc_clk1|clk_track~q  $ (((!\pc_clk1|r_reg [1] & \pc_clk1|r_reg [0])))

	.dataa(gnd),
	.datab(\pc_clk1|clk_track~q ),
	.datac(\pc_clk1|r_reg [1]),
	.datad(\pc_clk1|r_reg [0]),
	.cin(gnd),
	.combout(\pc_clk1|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk1|clk_track~0 .lut_mask = 16'hC3CC;
defparam \pc_clk1|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N26
cycloneive_lcell_comb \pc_clk1|clk_track~feeder (
// Equation(s):
// \pc_clk1|clk_track~feeder_combout  = \pc_clk1|clk_track~0_combout 

	.dataa(gnd),
	.datab(\pc_clk1|clk_track~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk1|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk1|clk_track~feeder .lut_mask = 16'hCCCC;
defparam \pc_clk1|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N27
dffeas \pc_clk1|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk1|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk1|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk1|clk_track .is_wysiwyg = "true";
defparam \pc_clk1|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \pc_clk1|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pc_clk1|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pc_clk1|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \pc_clk1|clk_track~clkctrl .clock_type = "global clock";
defparam \pc_clk1|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder2|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder2|w3~combout  = (\my_processor|pc1|pc[1].pc_dffe|q~q  & \my_processor|pc1|pc[0].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datad(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder2|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder2|w3 .lut_mask = 16'hF000;
defparam \my_processor|alu1|csa|adder3|adder2|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & ((\my_processor|pc1|pc[1].pc_dffe|q~q  & (!\my_processor|pc1|pc[0].pc_dffe|q~q )) # (!\my_processor|pc1|pc[1].pc_dffe|q~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [1]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [0] & (\my_imem|altsyncram_component|auto_generated|q_a [1] & (\my_processor|pc1|pc[0].pc_dffe|q~q  $ (\my_processor|pc1|pc[1].pc_dffe|q~q 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0 .lut_mask = 16'h3E20;
defparam \my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout ) # (\my_processor|pc1|pc[2].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder2|w3~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout  & (\my_processor|pc1|pc[2].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder2|w3~combout ))))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|alu1|csa|adder3|adder2|w3~combout ),
	.datad(\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder3|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder3|w3~combout  = (\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  & \my_processor|pc1|pc[2].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datad(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder3|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder3|w3 .lut_mask = 16'hC000;
defparam \my_processor|alu1|csa|adder3|adder3|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout  = (\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [3]) # (\my_processor|alu1|csa|adder3|adder3|w3~combout  $ 
// (\my_processor|pc1|pc[3].pc_dffe|q~q )))) # (!\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|alu1|csa|adder3|adder3|w3~combout  $ (\my_processor|pc1|pc[3].pc_dffe|q~q 
// ))))

	.dataa(\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout ),
	.datab(\my_processor|alu1|csa|adder3|adder3|w3~combout ),
	.datac(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder4|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder4|w3~combout  = (\my_processor|pc1|pc[1].pc_dffe|q~q  & (\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[3].pc_dffe|q~q  & \my_processor|pc1|pc[2].pc_dffe|q~q )))

	.dataa(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datad(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder4|w3 .lut_mask = 16'h8000;
defparam \my_processor|alu1|csa|adder3|adder4|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder6|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder6|sum~combout  = \my_processor|pc1|pc[5].pc_dffe|q~q  $ (((\my_processor|pc1|pc[4].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder4|w3~combout )))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder6|sum .lut_mask = 16'h5AAA;
defparam \my_processor|alu1|csa|adder3|adder6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder7|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder7|w3~combout  = (\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[6].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder4|w3~combout )))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder7|w3 .lut_mask = 16'h8000;
defparam \my_processor|alu1|csa|adder3|adder7|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout ) # (\my_processor|alu1|csa|adder3|adder4|w3~combout  $ 
// (\my_processor|pc1|pc[4].pc_dffe|q~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout  & (\my_processor|alu1|csa|adder3|adder4|w3~combout  $ (\my_processor|pc1|pc[4].pc_dffe|q~q 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder5|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder5|w3~combout  = (\my_processor|pc1|pc[4].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder4|w3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder5|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder5|w3 .lut_mask = 16'hF000;
defparam \my_processor|alu1|csa|adder3|adder5|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout  = (\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (\my_processor|pc1|pc[5].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder5|w3~combout )))) # (!\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_processor|pc1|pc[5].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder5|w3~combout ))))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout ),
	.datac(\my_processor|alu1|csa|adder3|adder5|w3~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder6|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder6|w3~combout  = (\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder4|w3~combout ))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder6|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder6|w3 .lut_mask = 16'hA000;
defparam \my_processor|alu1|csa|adder3|adder6|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6] & ((\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout ) # (\my_processor|pc1|pc[6].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder6|w3~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout  & (\my_processor|pc1|pc[6].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder6|w3~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout ),
	.datac(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder6|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0 .lut_mask = 16'h8EE8;
defparam \my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout ) # (\my_processor|pc1|pc[7].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder7|w3~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout  & (\my_processor|pc1|pc[7].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder7|w3~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.datad(\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder9|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder9|sum~combout  = \my_processor|pc1|pc[8].pc_dffe|q~q  $ (((\my_processor|pc1|pc[7].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder7|w3~combout )))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.datad(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder9|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder9|sum .lut_mask = 16'h3FC0;
defparam \my_processor|alu1|csa|adder3|adder9|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1C1C;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder10|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder10|w3~combout  = (\my_processor|pc1|pc[9].pc_dffe|q~q  & (\my_processor|pc1|pc[7].pc_dffe|q~q  & (\my_processor|pc1|pc[8].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder7|w3~combout )))

	.dataa(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder10|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder10|w3 .lut_mask = 16'h8000;
defparam \my_processor|alu1|csa|adder3|adder10|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder9|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder9|w3~combout  = (\my_processor|pc1|pc[8].pc_dffe|q~q  & (\my_processor|pc1|pc[7].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder7|w3~combout ))

	.dataa(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder9|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder9|w3 .lut_mask = 16'hA000;
defparam \my_processor|alu1|csa|adder3|adder9|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder8|w3 (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder8|w3~combout  = (\my_processor|alu1|csa|adder3|adder7|w3~combout  & \my_processor|pc1|pc[7].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.datad(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder8|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder8|w3 .lut_mask = 16'hF000;
defparam \my_processor|alu1|csa|adder3|adder8|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout ) # (\my_processor|pc1|pc[8].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder8|w3~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout  & (\my_processor|pc1|pc[8].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder8|w3~combout ))))

	.dataa(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout ),
	.datad(\my_processor|alu1|csa|adder3|adder8|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0 .lut_mask = 16'hD4E8;
defparam \my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout ) # (\my_processor|alu1|csa|adder3|adder9|w3~combout  $ 
// (\my_processor|pc1|pc[9].pc_dffe|q~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout  & (\my_processor|alu1|csa|adder3|adder9|w3~combout  $ (\my_processor|pc1|pc[9].pc_dffe|q~q 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu1|csa|adder3|adder9|w3~combout ),
	.datac(\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout ),
	.datad(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0 .lut_mask = 16'hB2E8;
defparam \my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout ) # (\my_processor|pc1|pc[10].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder10|w3~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout  & (\my_processor|pc1|pc[10].pc_dffe|q~q  $ 
// (\my_processor|alu1|csa|adder3|adder10|w3~combout ))))

	.dataa(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datab(\my_processor|alu1|csa|adder3|adder10|w3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder12|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder12|sum~combout  = \my_processor|pc1|pc[11].pc_dffe|q~q  $ (((\my_processor|pc1|pc[10].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder10|w3~combout )))

	.dataa(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder10|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder12|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder12|sum .lut_mask = 16'h5AAA;
defparam \my_processor|alu1|csa|adder3|adder12|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028888;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028888;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_processor|pc_in~2 (
// Equation(s):
// \my_processor|pc_in~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|pc_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in~2 .lut_mask = 16'h0004;
defparam \my_processor|pc_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000295400;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_processor|cmp12|ad4~0 (
// Equation(s):
// \my_processor|cmp12|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|cmp12|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp12|ad4~0 .lut_mask = 16'h0400;
defparam \my_processor|cmp12|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~7 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~7_combout  = (\my_processor|pc_in~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|pc_in~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// \my_processor|cmp12|ad4~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|cmp12|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~7 .lut_mask = 16'hACA0;
defparam \my_processor|ctrl_readRegA[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~6 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_processor|pc_in~2_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~6 .lut_mask = 16'h0C0C;
defparam \my_processor|ctrl_readRegA[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~8 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~8_combout  = (!\my_processor|pc_in~2_combout  & \my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~8 .lut_mask = 16'h0F00;
defparam \my_processor|ctrl_readRegA[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~9 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~9_combout  = (\my_processor|pc_in~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|pc_in~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// \my_processor|cmp12|ad4~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|cmp12|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~9 .lut_mask = 16'hACA0;
defparam \my_processor|ctrl_readRegA[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_regfile|d0|d0|and1~2 (
// Equation(s):
// \my_regfile|d0|d0|and1~2_combout  = (\my_processor|ctrl_readRegA[3]~7_combout  & (((\my_processor|ctrl_readRegA[4]~8_combout ) # (\my_processor|ctrl_readRegA[4]~9_combout )))) # (!\my_processor|ctrl_readRegA[3]~7_combout  & 
// (\my_processor|ctrl_readRegA[3]~6_combout  & ((\my_processor|ctrl_readRegA[4]~8_combout ) # (\my_processor|ctrl_readRegA[4]~9_combout ))))

	.dataa(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~2 .lut_mask = 16'hEEE0;
defparam \my_regfile|d0|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_regfile|d0|d0|and0 (
// Equation(s):
// \my_regfile|d0|d0|and0~combout  = (\my_processor|ctrl_readRegA[4]~9_combout ) # ((\my_processor|ctrl_readRegA[4]~8_combout ) # ((\my_processor|ctrl_readRegA[3]~7_combout ) # (\my_processor|ctrl_readRegA[3]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~9_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and0 .lut_mask = 16'hFFFE;
defparam \my_regfile|d0|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_regfile|d0|d0|and1~1 (
// Equation(s):
// \my_regfile|d0|d0|and1~1_combout  = (!\my_processor|ctrl_readRegA[3]~7_combout  & (!\my_processor|ctrl_readRegA[3]~6_combout  & ((\my_processor|ctrl_readRegA[4]~8_combout ) # (\my_processor|ctrl_readRegA[4]~9_combout ))))

	.dataa(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~1 .lut_mask = 16'h1110;
defparam \my_regfile|d0|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_regfile|d0|d0|and1~0 (
// Equation(s):
// \my_regfile|d0|d0|and1~0_combout  = (!\my_processor|ctrl_readRegA[4]~9_combout  & (!\my_processor|ctrl_readRegA[4]~8_combout  & ((\my_processor|ctrl_readRegA[3]~7_combout ) # (\my_processor|ctrl_readRegA[3]~6_combout ))))

	.dataa(\my_processor|ctrl_readRegA[4]~9_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~0 .lut_mask = 16'h1110;
defparam \my_regfile|d0|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~44 (
// Equation(s):
// \my_regfile|data_readRegA[0]~44_combout  = (\my_regfile|d0|d0|and1~2_combout ) # (((\my_regfile|d0|d0|and1~1_combout ) # (\my_regfile|d0|d0|and1~0_combout )) # (!\my_regfile|d0|d0|and0~combout ))

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|d0|d0|and1~1_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~44 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001391E4;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CA100;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~10 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_processor|pc_in~2_combout  & \my_processor|cmp12|ad4~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|cmp12|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~10 .lut_mask = 16'h0C00;
defparam \my_processor|ctrl_readRegA[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~11 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~11_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|pc_in~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|pc_in~2_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_processor|pc_in~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~11 .lut_mask = 16'hFFD8;
defparam \my_processor|ctrl_readRegA[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~12 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~12_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|pc_in~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|pc_in~2_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~12 .lut_mask = 16'hFFAC;
defparam \my_processor|ctrl_readRegA[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088020;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_processor|pc_in~2_combout  & ((!\my_processor|cmp12|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|cmp12|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~4 .lut_mask = 16'h020A;
defparam \my_processor|ctrl_readRegA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~5_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_processor|pc_in~2_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~5 .lut_mask = 16'hFFA0;
defparam \my_processor|ctrl_readRegA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_regfile|d0|d1|and3 (
// Equation(s):
// \my_regfile|d0|d1|and3~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & \my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and3 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \my_processor|cmp3|ad4~0 (
// Equation(s):
// \my_processor|cmp3|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|cmp3|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp3|ad4~0 .lut_mask = 16'h0001;
defparam \my_processor|cmp3|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \my_processor|cmp3|ad4 (
// Equation(s):
// \my_processor|cmp3|ad4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|cmp3|ad4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp3|ad4 .lut_mask = 16'h0FFF;
defparam \my_processor|cmp3|ad4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \my_processor|or2~0 (
// Equation(s):
// \my_processor|or2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_imem|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|or2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or2~0 .lut_mask = 16'h0500;
defparam \my_processor|or2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \my_processor|cmp1|ad4~0 (
// Equation(s):
// \my_processor|cmp1|ad4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|or2~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|or2~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|cmp1|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp1|ad4~0 .lut_mask = 16'h00C0;
defparam \my_processor|cmp1|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \my_processor|cmp8|ad4~0 (
// Equation(s):
// \my_processor|cmp8|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|cmp8|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp8|ad4~0 .lut_mask = 16'h1000;
defparam \my_processor|cmp8|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \my_processor|cmp2|ad4~0 (
// Equation(s):
// \my_processor|cmp2|ad4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|cmp8|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|cmp8|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|cmp2|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp2|ad4~0 .lut_mask = 16'hF000;
defparam \my_processor|cmp2|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \my_processor|alu_opcode[0]~4 (
// Equation(s):
// \my_processor|alu_opcode[0]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|cmp3|ad4~combout  & (!\my_processor|cmp1|ad4~0_combout  & !\my_processor|cmp2|ad4~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~4 .lut_mask = 16'h0008;
defparam \my_processor|alu_opcode[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \my_processor|c1|ad4 (
// Equation(s):
// \my_processor|c1|ad4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|c1|ad4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c1|ad4 .lut_mask = 16'hF0FF;
defparam \my_processor|c1|ad4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \my_processor|or2~1 (
// Equation(s):
// \my_processor|or2~1_combout  = \my_imem|altsyncram_component|auto_generated|q_a [27] $ (\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|or2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or2~1 .lut_mask = 16'h0FF0;
defparam \my_processor|or2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~11 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~11_combout  = (\my_processor|or2~0_combout  & ((\my_processor|or2~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|or2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a 
// [26])))) # (!\my_processor|or2~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\my_processor|or2~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|or2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~11 .lut_mask = 16'hF0D8;
defparam \my_processor|ctrl_readRegB[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108C8C;
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \my_regfile|d1|d0|and1~2 (
// Equation(s):
// \my_regfile|d1|d0|and1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_imem|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~2 .lut_mask = 16'h00F0;
defparam \my_regfile|d1|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~12 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~12_combout  = (\my_processor|or2~0_combout  & ((\my_processor|or2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|or2~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [25]))))) # (!\my_processor|or2~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_processor|or2~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|or2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~12 .lut_mask = 16'hCCE4;
defparam \my_processor|ctrl_readRegB[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \my_regfile|d1|d0|and1~3 (
// Equation(s):
// \my_regfile|d1|d0|and1~3_combout  = (\my_processor|c1|ad4~combout  & (\my_processor|ctrl_readRegB[4]~11_combout  & ((!\my_processor|ctrl_readRegB[3]~12_combout )))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|d1|d0|and1~2_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~11_combout ),
	.datac(\my_regfile|d1|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~3 .lut_mask = 16'h50D8;
defparam \my_regfile|d1|d0|and1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \my_regfile|d1|d0|and0~0 (
// Equation(s):
// \my_regfile|d1|d0|and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16]) # (\my_imem|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0~0 .lut_mask = 16'hFFF0;
defparam \my_regfile|d1|d0|and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \my_regfile|d1|d0|and0 (
// Equation(s):
// \my_regfile|d1|d0|and0~combout  = (\my_processor|c1|ad4~combout  & (((\my_processor|ctrl_readRegB[4]~11_combout ) # (\my_processor|ctrl_readRegB[3]~12_combout )))) # (!\my_processor|c1|ad4~combout  & (\my_regfile|d1|d0|and0~0_combout ))

	.dataa(\my_regfile|d1|d0|and0~0_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~11_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0 .lut_mask = 16'hFACA;
defparam \my_regfile|d1|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \my_regfile|d1|d0|and1~4 (
// Equation(s):
// \my_regfile|d1|d0|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_imem|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~4 .lut_mask = 16'hF000;
defparam \my_regfile|d1|d0|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \my_regfile|d1|d0|and1~5 (
// Equation(s):
// \my_regfile|d1|d0|and1~5_combout  = (\my_processor|c1|ad4~combout  & (\my_processor|ctrl_readRegB[4]~11_combout  & ((\my_processor|ctrl_readRegB[3]~12_combout )))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|d1|d0|and1~4_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~11_combout ),
	.datac(\my_regfile|d1|d0|and1~4_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~5 .lut_mask = 16'hD850;
defparam \my_regfile|d1|d0|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \my_regfile|d1|d0|and1~0 (
// Equation(s):
// \my_regfile|d1|d0|and1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_imem|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~0 .lut_mask = 16'h0F00;
defparam \my_regfile|d1|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \my_regfile|d1|d0|and1~1 (
// Equation(s):
// \my_regfile|d1|d0|and1~1_combout  = (\my_processor|c1|ad4~combout  & (!\my_processor|ctrl_readRegB[4]~11_combout  & ((\my_processor|ctrl_readRegB[3]~12_combout )))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|d1|d0|and1~0_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~11_combout ),
	.datac(\my_regfile|d1|d0|and1~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~1 .lut_mask = 16'h7250;
defparam \my_regfile|d1|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~22 (
// Equation(s):
// \my_regfile|data_readRegB[0]~22_combout  = (\my_regfile|d1|d0|and1~3_combout ) # (((\my_regfile|d1|d0|and1~5_combout ) # (\my_regfile|d1|d0|and1~1_combout )) # (!\my_regfile|d1|d0|and0~combout ))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_regfile|d1|d0|and0~combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~22 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegB[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300F0C;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~14 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~14_combout  = (\my_processor|or2~0_combout  & ((\my_processor|or2~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|or2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a 
// [22])))) # (!\my_processor|or2~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|or2~0_combout ),
	.datad(\my_processor|or2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~14 .lut_mask = 16'hCCAC;
defparam \my_processor|ctrl_readRegB[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~17 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|ctrl_readRegB[0]~14_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_processor|ctrl_readRegB[0]~14_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|ctrl_readRegB[0]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~17 .lut_mask = 16'hFB40;
defparam \my_processor|ctrl_readRegB[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~10 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~10_combout  = (\my_processor|or2~0_combout  & ((\my_processor|or2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|or2~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [23]))))) # (!\my_processor|or2~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|or2~0_combout ),
	.datad(\my_processor|or2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~10 .lut_mask = 16'hAACA;
defparam \my_processor|ctrl_readRegB[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~15 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|ctrl_readRegB[1]~10_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_processor|ctrl_readRegB[1]~10_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|ctrl_readRegB[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~15 .lut_mask = 16'hFB40;
defparam \my_processor|ctrl_readRegB[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \my_regfile|d1|d1|and4~0 (
// Equation(s):
// \my_regfile|d1|d1|and4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~0 .lut_mask = 16'h0300;
defparam \my_regfile|d1|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~13 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~13_combout  = (\my_processor|or2~0_combout  & ((\my_processor|or2~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|or2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a 
// [24])))) # (!\my_processor|or2~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|or2~0_combout ),
	.datad(\my_processor|or2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~13 .lut_mask = 16'hCCAC;
defparam \my_processor|ctrl_readRegB[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \my_regfile|d1|d1|and4~1 (
// Equation(s):
// \my_regfile|d1|d1|and4~1_combout  = (!\my_processor|ctrl_readRegB[3]~12_combout  & \my_processor|ctrl_readRegB[2]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[3]~12_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~1 .lut_mask = 16'h0F00;
defparam \my_regfile|d1|d1|and4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \my_regfile|d1|d1|and4~2 (
// Equation(s):
// \my_regfile|d1|d1|and4~2_combout  = (\my_processor|c1|ad4~combout  & (((!\my_processor|ctrl_readRegB[4]~11_combout  & \my_regfile|d1|d1|and4~1_combout )))) # (!\my_processor|c1|ad4~combout  & (\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_regfile|d1|d1|and4~0_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~11_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|d1|d1|and4~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~2 .lut_mask = 16'h3A0A;
defparam \my_regfile|d1|d1|and4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \my_regfile|d1|d1|and4 (
// Equation(s):
// \my_regfile|d1|d1|and4~combout  = (!\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d1|and4~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4 .lut_mask = 16'h0300;
defparam \my_regfile|d1|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \my_processor|alu_opcode[0]~6 (
// Equation(s):
// \my_processor|alu_opcode[0]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_processor|cmp3|ad4~0_combout  & ((!\my_processor|cmp8|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [29])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((!\my_processor|cmp8|ad4~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_processor|cmp8|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~6 .lut_mask = 16'h135F;
defparam \my_processor|alu_opcode[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~4_combout  = (\my_processor|cmp1|ad4~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] $ (!\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|alu_opcode[0]~6_combout ))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|alu_opcode[0]~6_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~4 .lut_mask = 16'hEFBF;
defparam \my_processor|my_alu|mux4[1]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \my_regfile|d1|d4|and7 (
// Equation(s):
// \my_regfile|d1|d4|and7~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_regfile|d1|d0|and1~5_combout  & \my_processor|ctrl_readRegB[0]~17_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \my_regfile|d1|d4|and6 (
// Equation(s):
// \my_regfile|d1|d4|and6~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_regfile|d1|d0|and1~5_combout  & !\my_processor|ctrl_readRegB[0]~17_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and6 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_regfile|d0|d1|and4 (
// Equation(s):
// \my_regfile|d0|d1|and4~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and4 .lut_mask = 16'h0010;
defparam \my_regfile|d0|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_regfile|d0|d1|and0 (
// Equation(s):
// \my_regfile|d0|d1|and0~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d0|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [31])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~3 .lut_mask = 16'h500A;
defparam \my_processor|ctrl_writeReg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~11 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~11_combout  = (\my_processor|ctrl_writeReg[0]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~11 .lut_mask = 16'h00C0;
defparam \my_processor|ctrl_writeReg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \my_regfile|d0|d2|and1 (
// Equation(s):
// \my_regfile|d0|d2|and1~combout  = (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~0_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & !\my_processor|ctrl_readRegA[1]~11_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_regfile|d0|d0|and1~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and1 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|register[4].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_regfile|d1|d1|and2 (
// Equation(s):
// \my_regfile|d1|d1|and2~combout  = (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and2 .lut_mask = 16'h0004;
defparam \my_regfile|d1|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~7 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|ctrl_writeReg[0]~11_combout ) # ((\my_processor|alu_opcode[0]~6_combout  & \my_processor|my_alu|csa|mux4|or1~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|alu_opcode[0]~6_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datad(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~7 .lut_mask = 16'hFEFA;
defparam \my_processor|ctrl_writeReg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \my_processor|or1~2 (
// Equation(s):
// \my_processor|or1~2_combout  = (\my_processor|cmp3|ad4~0_combout ) # ((\my_processor|or2~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_processor|or2~0_combout ),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or1~2 .lut_mask = 16'hCCEC;
defparam \my_processor|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \my_processor|cmp8|ad4~1 (
// Equation(s):
// \my_processor|cmp8|ad4~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|cmp8|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|cmp8|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|cmp8|ad4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp8|ad4~1 .lut_mask = 16'h0F00;
defparam \my_processor|cmp8|ad4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~6 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~6_combout  = (!\my_processor|and1~2_combout  & ((\my_processor|cmp8|ad4~1_combout ) # ((!\my_processor|ctrl_writeReg[0]~11_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|cmp8|ad4~1_combout ),
	.datad(\my_processor|and1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~6 .lut_mask = 16'h00F4;
defparam \my_processor|ctrl_writeReg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~8 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\my_processor|ctrl_writeReg[0]~11_combout ) # ((\my_processor|alu_opcode[0]~6_combout  & \my_processor|my_alu|csa|mux4|or1~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|alu_opcode[0]~6_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datad(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~8 .lut_mask = 16'hFEFA;
defparam \my_processor|ctrl_writeReg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~0_combout  = (!\my_processor|ctrl_writeReg[1]~7_combout  & (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[0]~6_combout  & !\my_processor|ctrl_writeReg[2]~8_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datab(\my_processor|or1~2_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~6_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0~0 .lut_mask = 16'h0040;
defparam \my_regfile|write0|and_loop[9].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[1].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[1].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|ctrl_writeReg[3]~9_combout  & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[1].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[1].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[1].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \my_regfile|register[1].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[2].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[2].and0~0_combout  = (\my_processor|ctrl_writeReg[1]~7_combout  & (!\my_processor|ctrl_writeReg[2]~8_combout  & (\my_processor|or1~2_combout  & !\my_processor|ctrl_writeReg[0]~6_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~8_combout ),
	.datac(\my_processor|or1~2_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[2].and0~0 .lut_mask = 16'h0020;
defparam \my_regfile|write0|and_loop[2].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[2].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[2].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[2].and0~0_combout  & \my_processor|ctrl_writeReg[3]~9_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[2].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[2].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[2].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \my_regfile|register[2].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_regfile|d1|d1|and1 (
// Equation(s):
// \my_regfile|d1|d1|and1~combout  = (\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1 .lut_mask = 16'h0002;
defparam \my_regfile|d1|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~385 (
// Equation(s):
// \my_regfile|data_readRegB[30]~385_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[30].df|q~q  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~385 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[27].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[27].and0~0_combout  = (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[0]~6_combout  & (\my_processor|ctrl_writeReg[1]~7_combout  & !\my_processor|ctrl_writeReg[2]~8_combout )))

	.dataa(\my_processor|or1~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~6_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[27].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[27].and0~0 .lut_mask = 16'h0080;
defparam \my_regfile|write0|and_loop[27].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[3].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[3].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[27].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[27].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[3].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[3].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[3].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|register[3].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~19 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~19_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|ctrl_readRegB[4]~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_processor|ctrl_readRegB[4]~11_combout ))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|ctrl_readRegB[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~19 .lut_mask = 16'hFD08;
defparam \my_processor|ctrl_readRegB[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~18 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~18_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|ctrl_readRegB[3]~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_processor|ctrl_readRegB[3]~12_combout ))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|ctrl_readRegB[3]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~18 .lut_mask = 16'hFD08;
defparam \my_processor|ctrl_readRegB[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|d1|d1|and0~0 (
// Equation(s):
// \my_regfile|d1|d1|and0~0_combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[4]~19_combout  & !\my_processor|ctrl_readRegB[3]~18_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~19_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and0~0 .lut_mask = 16'h0003;
defparam \my_regfile|d1|d1|and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~386 (
// Equation(s):
// \my_regfile|data_readRegB[30]~386_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~386 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[30]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~387 (
// Equation(s):
// \my_regfile|data_readRegB[30]~387_combout  = (\my_regfile|data_readRegB[30]~385_combout  & (\my_regfile|data_readRegB[30]~386_combout  & ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|data_readRegB[30]~385_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[30]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~387 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[30]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \my_regfile|write0|d0|d0|and1~0 (
// Equation(s):
// \my_regfile|write0|d0|d0|and1~0_combout  = (!\my_processor|ctrl_writeReg[0]~11_combout  & (!\my_processor|and1~2_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|d0|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|d0|d0|and1~0 .lut_mask = 16'h0015;
defparam \my_regfile|write0|d0|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[25].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[25].and0~combout  = (\my_regfile|write0|and_loop[9].and0~0_combout  & !\my_regfile|write0|d0|d0|and1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.datad(\my_regfile|write0|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[25].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[25].and0 .lut_mask = 16'h00F0;
defparam \my_regfile|write0|and_loop[25].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N27
dffeas \my_regfile|register[25].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \my_regfile|d1|d4|and1 (
// Equation(s):
// \my_regfile|d1|d4|and1~combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~5_combout  & !\my_processor|ctrl_readRegB[2]~16_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[26].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[26].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[2].and0~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[26].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[26].and0 .lut_mask = 16'h3300;
defparam \my_regfile|write0|and_loop[26].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N9
dffeas \my_regfile|register[26].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \my_regfile|d1|d4|and2 (
// Equation(s):
// \my_regfile|d1|d4|and2~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~5_combout  & !\my_processor|ctrl_readRegB[2]~16_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and2 .lut_mask = 16'h0020;
defparam \my_regfile|d1|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~401 (
// Equation(s):
// \my_regfile|data_readRegB[30]~401_combout  = (\my_regfile|register[25].df|dffe_array[30].df|q~q  & (((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~401 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[30]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[29].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[29].and0~0_combout  = (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[0]~6_combout  & (!\my_processor|ctrl_writeReg[1]~7_combout  & \my_processor|ctrl_writeReg[2]~8_combout )))

	.dataa(\my_processor|or1~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~6_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[29].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[29].and0~0 .lut_mask = 16'h0800;
defparam \my_regfile|write0|and_loop[29].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[29].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[29].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[29].and0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datad(\my_regfile|write0|and_loop[29].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[29].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[29].and0 .lut_mask = 16'h0F00;
defparam \my_regfile|write0|and_loop[29].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|register[29].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[30]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \my_regfile|d1|d4|and5 (
// Equation(s):
// \my_regfile|d1|d4|and5~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & (\my_regfile|d1|d0|and1~5_combout  & \my_processor|ctrl_readRegB[0]~17_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[6].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[6].and0~0_combout  = (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[2]~8_combout  & (\my_processor|ctrl_writeReg[1]~7_combout  & !\my_processor|ctrl_writeReg[0]~6_combout )))

	.dataa(\my_processor|or1~2_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~8_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[6].and0~0 .lut_mask = 16'h0080;
defparam \my_regfile|write0|and_loop[6].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[30].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[30].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[6].and0~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[30].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[30].and0 .lut_mask = 16'h3300;
defparam \my_regfile|write0|and_loop[30].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N25
dffeas \my_regfile|register[30].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[31].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[31].and0~0_combout  = (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[0]~6_combout  & (\my_processor|ctrl_writeReg[1]~7_combout  & \my_processor|ctrl_writeReg[2]~8_combout )))

	.dataa(\my_processor|or1~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~6_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[31].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[31].and0~0 .lut_mask = 16'h8000;
defparam \my_regfile|write0|and_loop[31].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[31].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[31].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[31].and0~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[31].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[31].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[31].and0 .lut_mask = 16'h3300;
defparam \my_regfile|write0|and_loop[31].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N19
dffeas \my_regfile|register[31].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~403 (
// Equation(s):
// \my_regfile|data_readRegB[30]~403_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~403 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~404 (
// Equation(s):
// \my_regfile|data_readRegB[30]~404_combout  = (\my_regfile|data_readRegB[30]~403_combout  & ((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[30]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~404 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegB[30]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \my_regfile|d1|d4|and4 (
// Equation(s):
// \my_regfile|d1|d4|and4~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~5_combout  & !\my_processor|ctrl_readRegB[1]~15_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and4 .lut_mask = 16'h0020;
defparam \my_regfile|d1|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[27].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[27].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[27].and0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datad(\my_regfile|write0|and_loop[27].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[27].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[27].and0 .lut_mask = 16'h0F00;
defparam \my_regfile|write0|and_loop[27].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N23
dffeas \my_regfile|register[27].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[4].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[4].and0~0_combout  = (\my_processor|or1~2_combout  & (\my_processor|ctrl_writeReg[2]~8_combout  & (!\my_processor|ctrl_writeReg[1]~7_combout  & !\my_processor|ctrl_writeReg[0]~6_combout )))

	.dataa(\my_processor|or1~2_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~8_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[4].and0~0 .lut_mask = 16'h0008;
defparam \my_regfile|write0|and_loop[4].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[28].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[28].and0~combout  = (\my_regfile|write0|and_loop[4].and0~0_combout  & !\my_regfile|write0|d0|d0|and1~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[28].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[28].and0 .lut_mask = 16'h00CC;
defparam \my_regfile|write0|and_loop[28].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N9
dffeas \my_regfile|register[28].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \my_regfile|d1|d4|and3 (
// Equation(s):
// \my_regfile|d1|d4|and3~combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_regfile|d1|d0|and1~5_combout  & \my_processor|ctrl_readRegB[0]~17_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~402 (
// Equation(s):
// \my_regfile|data_readRegB[30]~402_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[30].df|q~q  & ((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~402 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~10 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~10_combout  = (!\my_processor|ctrl_writeReg[0]~11_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & ((!\my_processor|my_alu|csa|mux4|or1~3_combout ) # (!\my_processor|alu_opcode[0]~6_combout ))))

	.dataa(\my_processor|alu_opcode[0]~6_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~10 .lut_mask = 16'h0103;
defparam \my_processor|ctrl_writeReg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[17].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[17].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[17].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[17].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[17].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \my_regfile|register[17].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \my_regfile|d1|d3|and1 (
// Equation(s):
// \my_regfile|d1|d3|and1~combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[18].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[18].and0~combout  = (!\my_processor|ctrl_writeReg[4]~10_combout  & (\my_regfile|write0|and_loop[2].and0~0_combout  & \my_processor|ctrl_writeReg[3]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[18].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[18].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[18].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \my_regfile|register[18].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \my_regfile|d1|d3|and2 (
// Equation(s):
// \my_regfile|d1|d3|and2~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~396 (
// Equation(s):
// \my_regfile|data_readRegB[30]~396_combout  = (\my_regfile|register[17].df|dffe_array[30].df|q~q  & (((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~396 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[30]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[19].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[19].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (\my_regfile|write0|and_loop[27].and0~0_combout  & !\my_processor|ctrl_writeReg[4]~10_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[27].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[19].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[19].and0 .lut_mask = 16'h00A0;
defparam \my_regfile|write0|and_loop[19].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N31
dffeas \my_regfile|register[19].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \my_regfile|d1|d3|and4 (
// Equation(s):
// \my_regfile|d1|d3|and4~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[20].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[20].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[4].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[20].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[20].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[20].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N21
dffeas \my_regfile|register[20].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \my_regfile|d1|d3|and3 (
// Equation(s):
// \my_regfile|d1|d3|and3~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~397 (
// Equation(s):
// \my_regfile|data_readRegB[30]~397_combout  = (\my_regfile|register[19].df|dffe_array[30].df|q~q  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~397 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \my_regfile|d1|d3|and6 (
// Equation(s):
// \my_regfile|d1|d3|and6~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[21].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[21].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[29].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[29].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[21].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[21].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[21].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N19
dffeas \my_regfile|register[21].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[22].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[22].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[6].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[22].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[22].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[22].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \my_regfile|register[22].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \my_regfile|d1|d3|and5 (
// Equation(s):
// \my_regfile|d1|d3|and5~combout  = (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & !\my_processor|ctrl_readRegB[1]~15_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and5 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~398 (
// Equation(s):
// \my_regfile|data_readRegB[30]~398_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[30].df|q~q  & ((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~398 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[23].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[23].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (\my_regfile|write0|and_loop[31].and0~0_combout  & !\my_processor|ctrl_writeReg[4]~10_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[31].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[23].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[23].and0 .lut_mask = 16'h00A0;
defparam \my_regfile|write0|and_loop[23].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N1
dffeas \my_regfile|register[23].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[24].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[24].and0~0_combout  = (!\my_processor|ctrl_writeReg[1]~7_combout  & (\my_processor|or1~2_combout  & (!\my_processor|ctrl_writeReg[0]~6_combout  & !\my_processor|ctrl_writeReg[2]~8_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~7_combout ),
	.datab(\my_processor|or1~2_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~6_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[24].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[24].and0~0 .lut_mask = 16'h0004;
defparam \my_regfile|write0|and_loop[24].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[24].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[24].and0~combout  = (!\my_regfile|write0|d0|d0|and1~0_combout  & \my_regfile|write0|and_loop[24].and0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|write0|d0|d0|and1~0_combout ),
	.datad(\my_regfile|write0|and_loop[24].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[24].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[24].and0 .lut_mask = 16'h0F00;
defparam \my_regfile|write0|and_loop[24].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N15
dffeas \my_regfile|register[24].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and7 (
// Equation(s):
// \my_regfile|d1|d3|and7~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~399 (
// Equation(s):
// \my_regfile|data_readRegB[30]~399_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[30].df|q~q  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~399 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~400 (
// Equation(s):
// \my_regfile|data_readRegB[30]~400_combout  = (\my_regfile|data_readRegB[30]~396_combout  & (\my_regfile|data_readRegB[30]~397_combout  & (\my_regfile|data_readRegB[30]~398_combout  & \my_regfile|data_readRegB[30]~399_combout )))

	.dataa(\my_regfile|data_readRegB[30]~396_combout ),
	.datab(\my_regfile|data_readRegB[30]~397_combout ),
	.datac(\my_regfile|data_readRegB[30]~398_combout ),
	.datad(\my_regfile|data_readRegB[30]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~400 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~405 (
// Equation(s):
// \my_regfile|data_readRegB[30]~405_combout  = (\my_regfile|data_readRegB[30]~401_combout  & (\my_regfile|data_readRegB[30]~404_combout  & (\my_regfile|data_readRegB[30]~402_combout  & \my_regfile|data_readRegB[30]~400_combout )))

	.dataa(\my_regfile|data_readRegB[30]~401_combout ),
	.datab(\my_regfile|data_readRegB[30]~404_combout ),
	.datac(\my_regfile|data_readRegB[30]~402_combout ),
	.datad(\my_regfile|data_readRegB[30]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~405 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and0 (
// Equation(s):
// \my_regfile|d1|d2|and0~combout  = (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~1_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & !\my_processor|ctrl_readRegB[2]~16_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_regfile|d1|d0|and1~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and0 .lut_mask = 16'h0004;
defparam \my_regfile|d1|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[7].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[7].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[31].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[31].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[7].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[7].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[7].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \my_regfile|register[7].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~389 (
// Equation(s):
// \my_regfile|data_readRegB[30]~389_combout  = ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # ((!\my_processor|ctrl_readRegB[0]~17_combout ) # (!\my_regfile|d1|d1|and4~2_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~389 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[30]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~combout  = (\my_processor|ctrl_writeReg[4]~10_combout  & (!\my_processor|ctrl_writeReg[3]~9_combout  & \my_regfile|write0|and_loop[24].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[24].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[8].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \my_regfile|register[8].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[5].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[5].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[29].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[29].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[5].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[5].and0 .lut_mask = 16'h2200;
defparam \my_regfile|write0|and_loop[5].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_regfile|register[5].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \my_regfile|d1|d1|and5 (
// Equation(s):
// \my_regfile|d1|d1|and5~combout  = (\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d1|and4~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and5 .lut_mask = 16'h0C00;
defparam \my_regfile|d1|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[6].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[6].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[6].and0~0_combout  & \my_processor|ctrl_writeReg[3]~9_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[6].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[6].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[6].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \my_regfile|register[6].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \my_regfile|d1|d1|and6 (
// Equation(s):
// \my_regfile|d1|d1|and6~combout  = (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d1|and4~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and6 .lut_mask = 16'h3000;
defparam \my_regfile|d1|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~388 (
// Equation(s):
// \my_regfile|data_readRegB[30]~388_combout  = (\my_regfile|register[5].df|dffe_array[30].df|q~q  & (((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~388 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[30]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~390 (
// Equation(s):
// \my_regfile|data_readRegB[30]~390_combout  = (\my_regfile|data_readRegB[30]~389_combout  & (\my_regfile|data_readRegB[30]~388_combout  & ((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[30]~389_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|data_readRegB[30]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~390 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[30]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \my_regfile|d1|d2|and1 (
// Equation(s):
// \my_regfile|d1|d2|and1~combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~1_combout  & !\my_processor|ctrl_readRegB[1]~15_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~combout  = (!\my_processor|ctrl_writeReg[3]~9_combout  & (\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[9].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N31
dffeas \my_regfile|register[9].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \my_regfile|d1|d2|and2 (
// Equation(s):
// \my_regfile|d1|d2|and2~combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~1_combout  & \my_processor|ctrl_readRegB[1]~15_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and2 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~391 (
// Equation(s):
// \my_regfile|data_readRegB[30]~391_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[30].df|q~q  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~391 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \my_regfile|d1|d2|and5 (
// Equation(s):
// \my_regfile|d1|d2|and5~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~combout  = (!\my_processor|ctrl_writeReg[3]~9_combout  & (\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[29].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[29].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[13].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N19
dffeas \my_regfile|register[13].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~combout  = (!\my_processor|ctrl_writeReg[3]~9_combout  & (\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[6].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[14].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N13
dffeas \my_regfile|register[14].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \my_regfile|d1|d2|and6 (
// Equation(s):
// \my_regfile|d1|d2|and6~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~393 (
// Equation(s):
// \my_regfile|data_readRegB[30]~393_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[30].df|q~q  & ((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~393 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~combout  = (\my_regfile|write0|and_loop[31].and0~0_combout  & (!\my_processor|ctrl_writeReg[3]~9_combout  & \my_processor|ctrl_writeReg[4]~10_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write0|and_loop[31].and0~0_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[15].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N9
dffeas \my_regfile|register[15].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \my_regfile|d1|d3|and0 (
// Equation(s):
// \my_regfile|d1|d3|and0~combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[16].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[16].and0~combout  = (!\my_processor|ctrl_writeReg[4]~10_combout  & (\my_processor|ctrl_writeReg[3]~9_combout  & \my_regfile|write0|and_loop[24].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[24].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[16].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[16].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[16].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \my_regfile|register[16].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \my_regfile|d1|d2|and7 (
// Equation(s):
// \my_regfile|d1|d2|and7~combout  = (\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (\my_regfile|d1|d0|and1~1_combout  & \my_processor|ctrl_readRegB[1]~15_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~394 (
// Equation(s):
// \my_regfile|data_readRegB[30]~394_combout  = (\my_regfile|register[15].df|dffe_array[30].df|q~q  & (((\my_regfile|register[16].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~394 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \my_regfile|d1|d2|and3 (
// Equation(s):
// \my_regfile|d1|d2|and3~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & \my_regfile|d1|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \my_regfile|d1|d2|and4 (
// Equation(s):
// \my_regfile|d1|d2|and4~combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & \my_regfile|d1|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and4 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~combout  = (!\my_processor|ctrl_writeReg[3]~9_combout  & (\my_processor|ctrl_writeReg[4]~10_combout  & \my_regfile|write0|and_loop[4].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0 .lut_mask = 16'h4400;
defparam \my_regfile|write0|and_loop[12].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N13
dffeas \my_regfile|register[12].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~combout  = (!\my_processor|ctrl_writeReg[3]~9_combout  & (\my_regfile|write0|and_loop[27].and0~0_combout  & \my_processor|ctrl_writeReg[4]~10_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[27].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[11].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N11
dffeas \my_regfile|register[11].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~392 (
// Equation(s):
// \my_regfile|data_readRegB[30]~392_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[30].df|q~q  & ((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~392 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~395 (
// Equation(s):
// \my_regfile|data_readRegB[30]~395_combout  = (\my_regfile|data_readRegB[30]~391_combout  & (\my_regfile|data_readRegB[30]~393_combout  & (\my_regfile|data_readRegB[30]~394_combout  & \my_regfile|data_readRegB[30]~392_combout )))

	.dataa(\my_regfile|data_readRegB[30]~391_combout ),
	.datab(\my_regfile|data_readRegB[30]~393_combout ),
	.datac(\my_regfile|data_readRegB[30]~394_combout ),
	.datad(\my_regfile|data_readRegB[30]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~395 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~406 (
// Equation(s):
// \my_regfile|data_readRegB[30]~406_combout  = (\my_regfile|data_readRegB[30]~387_combout  & (\my_regfile|data_readRegB[30]~405_combout  & (\my_regfile|data_readRegB[30]~390_combout  & \my_regfile|data_readRegB[30]~395_combout )))

	.dataa(\my_regfile|data_readRegB[30]~387_combout ),
	.datab(\my_regfile|data_readRegB[30]~405_combout ),
	.datac(\my_regfile|data_readRegB[30]~390_combout ),
	.datad(\my_regfile|data_readRegB[30]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~406 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \my_processor|aluinput[30]~38 (
// Equation(s):
// \my_processor|aluinput[30]~38_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[30]~406_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[30]~406_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[30]~38 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder15|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder15|sum~2_combout  = \my_processor|aluinput[30]~38_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (((\my_regfile|data_readRegA[30]~508_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_processor|aluinput[30]~38_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[30]~508_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder15|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder15|sum~2 .lut_mask = 16'h9969;
defparam \my_processor|my_alu|csa|adder1|adder15|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \my_regfile|register[27].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \my_regfile|register[28].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~445 (
// Equation(s):
// \my_regfile|data_readRegB[28]~445_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[28].df|q~q  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~445 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \my_regfile|register[25].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \my_regfile|register[26].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~444 (
// Equation(s):
// \my_regfile|data_readRegB[28]~444_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[28].df|q~q  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~444 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \my_regfile|register[30].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \my_regfile|register[31].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~446 (
// Equation(s):
// \my_regfile|data_readRegB[28]~446_combout  = (\my_regfile|register[30].df|dffe_array[28].df|q~q  & (((\my_regfile|register[31].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~446 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \my_regfile|register[29].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[28]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~447 (
// Equation(s):
// \my_regfile|data_readRegB[28]~447_combout  = (\my_regfile|data_readRegB[28]~446_combout  & ((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[28]~446_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~447 .lut_mask = 16'hC0CC;
defparam \my_regfile|data_readRegB[28]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[28].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N21
dffeas \my_regfile|register[17].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N15
dffeas \my_regfile|register[18].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~439 (
// Equation(s):
// \my_regfile|data_readRegB[28]~439_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~439 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N1
dffeas \my_regfile|register[21].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N7
dffeas \my_regfile|register[22].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~441 (
// Equation(s):
// \my_regfile|data_readRegB[28]~441_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[28].df|q~q  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~441 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \my_regfile|register[23].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \my_regfile|register[24].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~442 (
// Equation(s):
// \my_regfile|data_readRegB[28]~442_combout  = (\my_regfile|register[23].df|dffe_array[28].df|q~q  & (((\my_regfile|register[24].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~442 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N15
dffeas \my_regfile|register[19].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \my_regfile|register[20].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~440 (
// Equation(s):
// \my_regfile|data_readRegB[28]~440_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[28].df|q~q  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~440 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~443 (
// Equation(s):
// \my_regfile|data_readRegB[28]~443_combout  = (\my_regfile|data_readRegB[28]~439_combout  & (\my_regfile|data_readRegB[28]~441_combout  & (\my_regfile|data_readRegB[28]~442_combout  & \my_regfile|data_readRegB[28]~440_combout )))

	.dataa(\my_regfile|data_readRegB[28]~439_combout ),
	.datab(\my_regfile|data_readRegB[28]~441_combout ),
	.datac(\my_regfile|data_readRegB[28]~442_combout ),
	.datad(\my_regfile|data_readRegB[28]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~443 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~448 (
// Equation(s):
// \my_regfile|data_readRegB[28]~448_combout  = (\my_regfile|data_readRegB[28]~445_combout  & (\my_regfile|data_readRegB[28]~444_combout  & (\my_regfile|data_readRegB[28]~447_combout  & \my_regfile|data_readRegB[28]~443_combout )))

	.dataa(\my_regfile|data_readRegB[28]~445_combout ),
	.datab(\my_regfile|data_readRegB[28]~444_combout ),
	.datac(\my_regfile|data_readRegB[28]~447_combout ),
	.datad(\my_regfile|data_readRegB[28]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~448 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[28].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N7
dffeas \my_regfile|register[6].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[28].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N29
dffeas \my_regfile|register[5].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~431 (
// Equation(s):
// \my_regfile|data_readRegB[28]~431_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[28].df|q~q  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and6~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~431 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[28]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \my_regfile|register[3].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~429 (
// Equation(s):
// \my_regfile|data_readRegB[28]~429_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// ((\my_processor|ctrl_readRegB[0]~17_combout )))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~0_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~429 .lut_mask = 16'hDFAF;
defparam \my_regfile|data_readRegB[28]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \my_regfile|register[1].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \my_regfile|register[2].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~428 (
// Equation(s):
// \my_regfile|data_readRegB[28]~428_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[28].df|q~q  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~428 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~430 (
// Equation(s):
// \my_regfile|data_readRegB[28]~430_combout  = (\my_regfile|data_readRegB[28]~429_combout  & (\my_regfile|data_readRegB[28]~428_combout  & ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[28]~429_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[28]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~430 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[28]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N31
dffeas \my_regfile|register[7].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N21
dffeas \my_regfile|register[8].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \my_regfile|d1|d1|and7 (
// Equation(s):
// \my_regfile|d1|d1|and7~combout  = (\my_processor|ctrl_readRegB[0]~17_combout  & (\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d1|and4~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and7 .lut_mask = 16'hC000;
defparam \my_regfile|d1|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~432 (
// Equation(s):
// \my_regfile|data_readRegB[28]~432_combout  = (\my_regfile|register[7].df|dffe_array[28].df|q~q  & (((\my_regfile|register[8].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~432 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \my_regfile|register[11].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \my_regfile|register[12].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~434 (
// Equation(s):
// \my_regfile|data_readRegB[28]~434_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[28].df|q~q  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~434 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N15
dffeas \my_regfile|register[13].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N25
dffeas \my_regfile|register[14].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~435 (
// Equation(s):
// \my_regfile|data_readRegB[28]~435_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[28].df|q~q  & ((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~435 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~combout  = (\my_processor|ctrl_writeReg[4]~10_combout  & (\my_regfile|write0|and_loop[2].and0~0_combout  & !\my_processor|ctrl_writeReg[3]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~10_combout ),
	.datac(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0 .lut_mask = 16'h00C0;
defparam \my_regfile|write0|and_loop[10].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N15
dffeas \my_regfile|register[10].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \my_regfile|register[9].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~433 (
// Equation(s):
// \my_regfile|data_readRegB[28]~433_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[28].df|q~q  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~433 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \my_regfile|register[15].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N7
dffeas \my_regfile|register[16].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~436 (
// Equation(s):
// \my_regfile|data_readRegB[28]~436_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[28].df|q~q  & ((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~436 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~437 (
// Equation(s):
// \my_regfile|data_readRegB[28]~437_combout  = (\my_regfile|data_readRegB[28]~434_combout  & (\my_regfile|data_readRegB[28]~435_combout  & (\my_regfile|data_readRegB[28]~433_combout  & \my_regfile|data_readRegB[28]~436_combout )))

	.dataa(\my_regfile|data_readRegB[28]~434_combout ),
	.datab(\my_regfile|data_readRegB[28]~435_combout ),
	.datac(\my_regfile|data_readRegB[28]~433_combout ),
	.datad(\my_regfile|data_readRegB[28]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~437 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~438 (
// Equation(s):
// \my_regfile|data_readRegB[28]~438_combout  = (\my_regfile|data_readRegB[28]~431_combout  & (\my_regfile|data_readRegB[28]~430_combout  & (\my_regfile|data_readRegB[28]~432_combout  & \my_regfile|data_readRegB[28]~437_combout )))

	.dataa(\my_regfile|data_readRegB[28]~431_combout ),
	.datab(\my_regfile|data_readRegB[28]~430_combout ),
	.datac(\my_regfile|data_readRegB[28]~432_combout ),
	.datad(\my_regfile|data_readRegB[28]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~438 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~449 (
// Equation(s):
// \my_regfile|data_readRegB[28]~449_combout  = ((\my_regfile|data_readRegB[28]~448_combout  & \my_regfile|data_readRegB[28]~438_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[28]~448_combout ),
	.datad(\my_regfile|data_readRegB[28]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~449 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegB[28]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \my_processor|aluinput[0]~32 (
// Equation(s):
// \my_processor|aluinput[0]~32_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[0]~21_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[0]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[0]~32 .lut_mask = 16'hBB8B;
defparam \my_processor|aluinput[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[1]~40 (
// Equation(s):
// \my_processor|data_writeReg[1]~40_combout  = (\my_processor|cmp2|ad4~0_combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout )))) # (!\my_processor|cmp2|ad4~0_combout  & 
// (!\my_processor|my_alu|csa|mux4|or1~3_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~40 .lut_mask = 16'h0BBB;
defparam \my_processor|data_writeReg[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~769 (
// Equation(s):
// \my_regfile|data_readRegB[0]~769_combout  = (\my_regfile|data_readRegB[0]~21_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[0]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~769 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[0]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_regfile|d0|d4|and4 (
// Equation(s):
// \my_regfile|d0|d4|and4~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|d0|d4|and3 (
// Equation(s):
// \my_regfile|d0|d4|and3~combout  = (!\my_processor|ctrl_readRegA[2]~12_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder2|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder2|sum~combout  = \my_processor|pc1|pc[1].pc_dffe|q~q  $ (\my_processor|pc1|pc[0].pc_dffe|q~q )

	.dataa(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder2|sum .lut_mask = 16'h55AA;
defparam \my_processor|alu1|csa|adder3|adder2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeTwo[1]~0 (
// Equation(s):
// \my_processor|data_writeTwo[1]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeTwo[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeTwo[1]~0 .lut_mask = 16'hFFFE;
defparam \my_processor|data_writeTwo[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeTwo[1]~1 (
// Equation(s):
// \my_processor|data_writeTwo[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\my_processor|data_writeTwo[1]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|cmp3|ad4~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|data_writeTwo[1]~0_combout ),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeTwo[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeTwo[1]~1 .lut_mask = 16'hFFEF;
defparam \my_processor|data_writeTwo[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \my_regfile|register[1].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \my_regfile|register[2].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~45 (
// Equation(s):
// \my_regfile|data_readRegB[2]~45_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[2].df|q~q  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~45 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \my_regfile|register[5].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \my_regfile|register[6].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~48 (
// Equation(s):
// \my_regfile|data_readRegB[2]~48_combout  = (\my_regfile|register[5].df|dffe_array[2].df|q~q  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~48 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_regfile|d1|d1|and3 (
// Equation(s):
// \my_regfile|d1|d1|and3~combout  = (\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and3 .lut_mask = 16'h0020;
defparam \my_regfile|d1|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \my_regfile|register[3].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_regfile|d1|d1|and0 (
// Equation(s):
// \my_regfile|d1|d1|and0~combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d1|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~46 (
// Equation(s):
// \my_regfile|data_readRegB[2]~46_combout  = (\my_processor|ctrl_readRegB[1]~15_combout ) # ((\my_processor|ctrl_readRegB[0]~17_combout ) # ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and4~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~46 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~47 (
// Equation(s):
// \my_regfile|data_readRegB[2]~47_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[2]~46_combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|data_readRegB[2]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~47 .lut_mask = 16'h0D00;
defparam \my_regfile|data_readRegB[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|register[7].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|register[8].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~49 (
// Equation(s):
// \my_regfile|data_readRegB[2]~49_combout  = (\my_regfile|register[7].df|dffe_array[2].df|q~q  & (((\my_regfile|register[8].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~49 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~50 (
// Equation(s):
// \my_regfile|data_readRegB[2]~50_combout  = (\my_regfile|data_readRegB[2]~45_combout  & (\my_regfile|data_readRegB[2]~48_combout  & (\my_regfile|data_readRegB[2]~47_combout  & \my_regfile|data_readRegB[2]~49_combout )))

	.dataa(\my_regfile|data_readRegB[2]~45_combout ),
	.datab(\my_regfile|data_readRegB[2]~48_combout ),
	.datac(\my_regfile|data_readRegB[2]~47_combout ),
	.datad(\my_regfile|data_readRegB[2]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~50 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[2].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[13].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \my_regfile|register[13].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \my_regfile|register[14].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~53 (
// Equation(s):
// \my_regfile|data_readRegB[2]~53_combout  = (\my_regfile|register[13].df|dffe_array[2].df|q~q  & (((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~53 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \my_regfile|register[16].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \my_regfile|register[15].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~54 (
// Equation(s):
// \my_regfile|data_readRegB[2]~54_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[2].df|q~q  & ((\my_regfile|register[16].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~54 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \my_regfile|register[10].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N5
dffeas \my_regfile|register[9].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~51 (
// Equation(s):
// \my_regfile|data_readRegB[2]~51_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[2].df|q~q  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~51 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \my_regfile|register[12].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \my_regfile|register[11].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~52 (
// Equation(s):
// \my_regfile|data_readRegB[2]~52_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[2].df|q~q  & ((\my_regfile|register[11].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~52 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~55 (
// Equation(s):
// \my_regfile|data_readRegB[2]~55_combout  = (\my_regfile|data_readRegB[2]~53_combout  & (\my_regfile|data_readRegB[2]~54_combout  & (\my_regfile|data_readRegB[2]~51_combout  & \my_regfile|data_readRegB[2]~52_combout )))

	.dataa(\my_regfile|data_readRegB[2]~53_combout ),
	.datab(\my_regfile|data_readRegB[2]~54_combout ),
	.datac(\my_regfile|data_readRegB[2]~51_combout ),
	.datad(\my_regfile|data_readRegB[2]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~55 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N23
dffeas \my_regfile|register[27].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N29
dffeas \my_regfile|register[28].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~62 (
// Equation(s):
// \my_regfile|data_readRegB[2]~62_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[2].df|q~q  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~62 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \my_regfile|register[29].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and5~0 (
// Equation(s):
// \my_regfile|d1|d2|and5~0_combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & (\my_processor|ctrl_readRegB[0]~17_combout  & \my_processor|ctrl_readRegB[2]~16_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5~0 .lut_mask = 16'h5000;
defparam \my_regfile|d1|d2|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~63 (
// Equation(s):
// \my_regfile|data_readRegB[2]~63_combout  = ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout )

	.dataa(\my_regfile|d1|d0|and1~5_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~63 .lut_mask = 16'hDDFF;
defparam \my_regfile|data_readRegB[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \my_regfile|register[25].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \my_regfile|register[26].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~61 (
// Equation(s):
// \my_regfile|data_readRegB[2]~61_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[2].df|q~q  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~61 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N9
dffeas \my_regfile|register[30].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N7
dffeas \my_regfile|register[31].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~64 (
// Equation(s):
// \my_regfile|data_readRegB[2]~64_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[2].df|q~q  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~64 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~65 (
// Equation(s):
// \my_regfile|data_readRegB[2]~65_combout  = (\my_regfile|data_readRegB[2]~62_combout  & (\my_regfile|data_readRegB[2]~63_combout  & (\my_regfile|data_readRegB[2]~61_combout  & \my_regfile|data_readRegB[2]~64_combout )))

	.dataa(\my_regfile|data_readRegB[2]~62_combout ),
	.datab(\my_regfile|data_readRegB[2]~63_combout ),
	.datac(\my_regfile|data_readRegB[2]~61_combout ),
	.datad(\my_regfile|data_readRegB[2]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \my_regfile|register[21].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \my_regfile|register[22].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~58 (
// Equation(s):
// \my_regfile|data_readRegB[2]~58_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[2].df|q~q  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~58 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \my_regfile|register[19].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|register[20].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~57 (
// Equation(s):
// \my_regfile|data_readRegB[2]~57_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[2].df|q~q  & ((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~57 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \my_regfile|register[23].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \my_regfile|register[24].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~59 (
// Equation(s):
// \my_regfile|data_readRegB[2]~59_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[2].df|q~q  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~59 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|register[17].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \my_regfile|register[18].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~56 (
// Equation(s):
// \my_regfile|data_readRegB[2]~56_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[2].df|q~q  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~56 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~60 (
// Equation(s):
// \my_regfile|data_readRegB[2]~60_combout  = (\my_regfile|data_readRegB[2]~58_combout  & (\my_regfile|data_readRegB[2]~57_combout  & (\my_regfile|data_readRegB[2]~59_combout  & \my_regfile|data_readRegB[2]~56_combout )))

	.dataa(\my_regfile|data_readRegB[2]~58_combout ),
	.datab(\my_regfile|data_readRegB[2]~57_combout ),
	.datac(\my_regfile|data_readRegB[2]~59_combout ),
	.datad(\my_regfile|data_readRegB[2]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~60 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~66 (
// Equation(s):
// \my_regfile|data_readRegB[2]~66_combout  = (\my_regfile|data_readRegB[2]~50_combout  & (\my_regfile|data_readRegB[2]~55_combout  & (\my_regfile|data_readRegB[2]~65_combout  & \my_regfile|data_readRegB[2]~60_combout )))

	.dataa(\my_regfile|data_readRegB[2]~50_combout ),
	.datab(\my_regfile|data_readRegB[2]~55_combout ),
	.datac(\my_regfile|data_readRegB[2]~65_combout ),
	.datad(\my_regfile|data_readRegB[2]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~777 (
// Equation(s):
// \my_regfile|data_readRegB[2]~777_combout  = (\my_regfile|data_readRegB[2]~66_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[2]~66_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~777_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~777 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegB[2]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_processor|alu_opcode[1]~7 (
// Equation(s):
// \my_processor|alu_opcode[1]~7_combout  = (((\my_processor|cmp1|ad4~0_combout ) # (\my_processor|cmp2|ad4~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|cmp3|ad4~combout )

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[1]~7 .lut_mask = 16'hFFF7;
defparam \my_processor|alu_opcode[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \my_processor|alu_opcode[2]~5 (
// Equation(s):
// \my_processor|alu_opcode[2]~5_combout  = (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|cmp3|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|cmp2|ad4~0_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~5 .lut_mask = 16'h0040;
defparam \my_processor|alu_opcode[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~0_combout  = (\my_processor|alu_opcode[1]~7_combout  & ((\my_processor|alu_opcode[0]~4_combout ) # (!\my_processor|alu_opcode[2]~5_combout ))) # (!\my_processor|alu_opcode[1]~7_combout  & 
// (\my_processor|alu_opcode[2]~5_combout ))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~5_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~0 .lut_mask = 16'hEE66;
defparam \my_processor|my_alu|mux4[7]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~1_combout  = (\my_processor|alu_opcode[1]~7_combout  & \my_processor|alu_opcode[2]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|alu_opcode[2]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~1 .lut_mask = 16'hF000;
defparam \my_processor|my_alu|mux4[7]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \my_processor|alu_opcode~10 (
// Equation(s):
// \my_processor|alu_opcode~10_combout  = (!\my_processor|cmp2|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((!\my_processor|cmp3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode~10 .lut_mask = 16'h1300;
defparam \my_processor|alu_opcode~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_regfile|d0|d1|and2 (
// Equation(s):
// \my_regfile|d0|d1|and2~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & (!\my_regfile|d0|d0|and0~combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and2 .lut_mask = 16'h0002;
defparam \my_regfile|d0|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_regfile|d0|d1|and1 (
// Equation(s):
// \my_regfile|d0|d1|and1~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & \my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~2 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|mux4[7]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~722 (
// Equation(s):
// \my_regfile|data_readRegA[16]~722_combout  = (\my_regfile|data_readRegA[16]~708_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[16]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~722 .lut_mask = 16'hFF33;
defparam \my_regfile|data_readRegA[16]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \my_regfile|register[8].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \my_regfile|register[7].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~673 (
// Equation(s):
// \my_regfile|data_readRegB[16]~673_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[16].df|q~q  & ((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~673 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N15
dffeas \my_regfile|register[6].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \my_regfile|register[5].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~672 (
// Equation(s):
// \my_regfile|data_readRegB[16]~672_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[16].df|q~q  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~672 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \my_regfile|register[14].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \my_regfile|register[13].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~676 (
// Equation(s):
// \my_regfile|data_readRegB[16]~676_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[16].df|q~q  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~676 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \my_regfile|register[11].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \my_regfile|register[12].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~675 (
// Equation(s):
// \my_regfile|data_readRegB[16]~675_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[16].df|q~q  & ((\my_regfile|register[12].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~675 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[16]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N13
dffeas \my_regfile|register[10].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \my_regfile|register[9].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~674 (
// Equation(s):
// \my_regfile|data_readRegB[16]~674_combout  = (\my_regfile|register[10].df|dffe_array[16].df|q~q  & (((\my_regfile|register[9].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~674 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[16].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[15].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \my_regfile|register[15].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N9
dffeas \my_regfile|register[16].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~677 (
// Equation(s):
// \my_regfile|data_readRegB[16]~677_combout  = (\my_regfile|register[15].df|dffe_array[16].df|q~q  & (((\my_regfile|register[16].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~677 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[16]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~678 (
// Equation(s):
// \my_regfile|data_readRegB[16]~678_combout  = (\my_regfile|data_readRegB[16]~676_combout  & (\my_regfile|data_readRegB[16]~675_combout  & (\my_regfile|data_readRegB[16]~674_combout  & \my_regfile|data_readRegB[16]~677_combout )))

	.dataa(\my_regfile|data_readRegB[16]~676_combout ),
	.datab(\my_regfile|data_readRegB[16]~675_combout ),
	.datac(\my_regfile|data_readRegB[16]~674_combout ),
	.datad(\my_regfile|data_readRegB[16]~677_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~678 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|register[4].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \my_regfile|register[3].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~670 (
// Equation(s):
// \my_regfile|data_readRegB[16]~670_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~670 .lut_mask = 16'h0A0F;
defparam \my_regfile|data_readRegB[16]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \my_regfile|register[1].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \my_regfile|register[2].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~669 (
// Equation(s):
// \my_regfile|data_readRegB[16]~669_combout  = (\my_regfile|register[1].df|dffe_array[16].df|q~q  & (((\my_regfile|register[2].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|d1|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~669 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[16]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~671 (
// Equation(s):
// \my_regfile|data_readRegB[16]~671_combout  = (\my_regfile|data_readRegB[16]~670_combout  & (\my_regfile|data_readRegB[16]~669_combout  & ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|data_readRegB[16]~670_combout ),
	.datad(\my_regfile|data_readRegB[16]~669_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~671 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[16]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~679 (
// Equation(s):
// \my_regfile|data_readRegB[16]~679_combout  = (\my_regfile|data_readRegB[16]~673_combout  & (\my_regfile|data_readRegB[16]~672_combout  & (\my_regfile|data_readRegB[16]~678_combout  & \my_regfile|data_readRegB[16]~671_combout )))

	.dataa(\my_regfile|data_readRegB[16]~673_combout ),
	.datab(\my_regfile|data_readRegB[16]~672_combout ),
	.datac(\my_regfile|data_readRegB[16]~678_combout ),
	.datad(\my_regfile|data_readRegB[16]~671_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~679 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \my_regfile|register[26].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~681 (
// Equation(s):
// \my_regfile|data_readRegB[16]~681_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[16].df|q~q  & ((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~681 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[16]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N9
dffeas \my_regfile|register[18].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N7
dffeas \my_regfile|register[17].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~680 (
// Equation(s):
// \my_regfile|data_readRegB[16]~680_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[16].df|q~q  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~680 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N11
dffeas \my_regfile|register[22].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \my_regfile|register[21].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~686 (
// Equation(s):
// \my_regfile|data_readRegB[16]~686_combout  = (\my_regfile|register[22].df|dffe_array[16].df|q~q  & (((\my_regfile|register[21].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~686 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N27
dffeas \my_regfile|register[27].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N21
dffeas \my_regfile|register[28].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~687 (
// Equation(s):
// \my_regfile|data_readRegB[16]~687_combout  = (\my_regfile|register[27].df|dffe_array[16].df|q~q  & ((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~687 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[16]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \my_regfile|register[20].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N7
dffeas \my_regfile|register[19].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~685 (
// Equation(s):
// \my_regfile|data_readRegB[16]~685_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[16].df|q~q  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~685 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~688 (
// Equation(s):
// \my_regfile|data_readRegB[16]~688_combout  = (\my_regfile|data_readRegB[16]~686_combout  & (\my_regfile|data_readRegB[16]~687_combout  & \my_regfile|data_readRegB[16]~685_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~686_combout ),
	.datac(\my_regfile|data_readRegB[16]~687_combout ),
	.datad(\my_regfile|data_readRegB[16]~685_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~688 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[16]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \my_regfile|register[29].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[16].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \my_regfile|register[23].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[16].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \my_regfile|register[24].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~682 (
// Equation(s):
// \my_regfile|data_readRegB[16]~682_combout  = (\my_regfile|register[23].df|dffe_array[16].df|q~q  & ((\my_regfile|register[24].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~682 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[16]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \my_regfile|register[31].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N15
dffeas \my_regfile|register[30].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~683 (
// Equation(s):
// \my_regfile|data_readRegB[16]~683_combout  = (\my_regfile|register[31].df|dffe_array[16].df|q~q  & (((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~683 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[16]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~684 (
// Equation(s):
// \my_regfile|data_readRegB[16]~684_combout  = (\my_regfile|data_readRegB[16]~682_combout  & (\my_regfile|data_readRegB[16]~683_combout  & ((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|data_readRegB[16]~682_combout ),
	.datad(\my_regfile|data_readRegB[16]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~684 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[16]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~689 (
// Equation(s):
// \my_regfile|data_readRegB[16]~689_combout  = (\my_regfile|data_readRegB[16]~681_combout  & (\my_regfile|data_readRegB[16]~680_combout  & (\my_regfile|data_readRegB[16]~688_combout  & \my_regfile|data_readRegB[16]~684_combout )))

	.dataa(\my_regfile|data_readRegB[16]~681_combout ),
	.datab(\my_regfile|data_readRegB[16]~680_combout ),
	.datac(\my_regfile|data_readRegB[16]~688_combout ),
	.datad(\my_regfile|data_readRegB[16]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~689 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~734 (
// Equation(s):
// \my_regfile|data_readRegB[16]~734_combout  = ((\my_regfile|data_readRegB[16]~679_combout  & \my_regfile|data_readRegB[16]~689_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[16]~679_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[16]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~734 .lut_mask = 16'hDD55;
defparam \my_regfile|data_readRegB[16]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_processor|aluinput[16]~63 (
// Equation(s):
// \my_processor|aluinput[16]~63_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|data_readRegB[16]~734_combout ))))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[16]~734_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[16]~63 .lut_mask = 16'hCEC4;
defparam \my_processor|aluinput[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|mux1[16]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[16]|or1~0_combout  = (\my_regfile|data_readRegA[16]~722_combout  & ((\my_processor|aluinput[16]~63_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[16]~722_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[16]~63_combout )))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_processor|aluinput[16]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[16]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[16]|or1~0 .lut_mask = 16'hBA20;
defparam \my_processor|my_alu|mux1[16]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \my_regfile|d0|d2|and6 (
// Equation(s):
// \my_regfile|d0|d2|and6~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder15|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder15|C_out~0_combout  = (\my_regfile|data_readRegA[30]~509_combout  & ((\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[30]~38_combout )))) # 
// (!\my_regfile|data_readRegA[30]~509_combout  & (\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[30]~38_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~509_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[30]~38_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder15|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder1|adder15|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \my_regfile|register[7].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \my_regfile|register[8].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~367 (
// Equation(s):
// \my_regfile|data_readRegB[31]~367_combout  = (\my_regfile|register[7].df|dffe_array[31].df|q~q  & (((\my_regfile|register[8].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~367 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \my_regfile|register[2].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \my_regfile|register[1].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~363 (
// Equation(s):
// \my_regfile|data_readRegB[31]~363_combout  = (\my_regfile|register[2].df|dffe_array[31].df|q~q  & (((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~363 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \my_regfile|register[4].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~364 (
// Equation(s):
// \my_regfile|data_readRegB[31]~364_combout  = (\my_regfile|register[4].df|dffe_array[31].df|q~q ) # ((\my_processor|ctrl_readRegB[0]~17_combout ) # ((\my_processor|ctrl_readRegB[1]~15_combout ) # (!\my_regfile|d1|d1|and4~2_combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|d1|d1|and4~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~364 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[31]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \my_regfile|register[3].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~365 (
// Equation(s):
// \my_regfile|data_readRegB[31]~365_combout  = (\my_regfile|data_readRegB[31]~364_combout  & (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegB[31]~364_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~365 .lut_mask = 16'h008A;
defparam \my_regfile|data_readRegB[31]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N9
dffeas \my_regfile|register[6].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N19
dffeas \my_regfile|register[5].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~366 (
// Equation(s):
// \my_regfile|data_readRegB[31]~366_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[31].df|q~q  & ((\my_regfile|register[6].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~366 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~368 (
// Equation(s):
// \my_regfile|data_readRegB[31]~368_combout  = (\my_regfile|data_readRegB[31]~367_combout  & (\my_regfile|data_readRegB[31]~363_combout  & (\my_regfile|data_readRegB[31]~365_combout  & \my_regfile|data_readRegB[31]~366_combout )))

	.dataa(\my_regfile|data_readRegB[31]~367_combout ),
	.datab(\my_regfile|data_readRegB[31]~363_combout ),
	.datac(\my_regfile|data_readRegB[31]~365_combout ),
	.datad(\my_regfile|data_readRegB[31]~366_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~368 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[16].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N25
dffeas \my_regfile|register[16].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \my_regfile|register[15].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~372 (
// Equation(s):
// \my_regfile|data_readRegB[31]~372_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[31].df|q~q  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~372 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[31]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N5
dffeas \my_regfile|register[13].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~371 (
// Equation(s):
// \my_regfile|data_readRegB[31]~371_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~371 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N17
dffeas \my_regfile|register[11].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N27
dffeas \my_regfile|register[12].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~370 (
// Equation(s):
// \my_regfile|data_readRegB[31]~370_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[31].df|q~q  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~370 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \my_regfile|register[9].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \my_regfile|register[10].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~369 (
// Equation(s):
// \my_regfile|data_readRegB[31]~369_combout  = (\my_regfile|register[9].df|dffe_array[31].df|q~q  & (((\my_regfile|register[10].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~369 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~373 (
// Equation(s):
// \my_regfile|data_readRegB[31]~373_combout  = (\my_regfile|data_readRegB[31]~372_combout  & (\my_regfile|data_readRegB[31]~371_combout  & (\my_regfile|data_readRegB[31]~370_combout  & \my_regfile|data_readRegB[31]~369_combout )))

	.dataa(\my_regfile|data_readRegB[31]~372_combout ),
	.datab(\my_regfile|data_readRegB[31]~371_combout ),
	.datac(\my_regfile|data_readRegB[31]~370_combout ),
	.datad(\my_regfile|data_readRegB[31]~369_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~373 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \my_regfile|register[26].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N7
dffeas \my_regfile|register[25].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~379 (
// Equation(s):
// \my_regfile|data_readRegB[31]~379_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~379 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \my_regfile|register[27].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \my_regfile|register[28].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~380 (
// Equation(s):
// \my_regfile|data_readRegB[31]~380_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[31].df|q~q  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~380 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \my_regfile|register[29].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[31]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \my_regfile|register[31].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \my_regfile|register[30].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~381 (
// Equation(s):
// \my_regfile|data_readRegB[31]~381_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[31].df|q~q  & ((\my_regfile|register[30].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~381 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~382 (
// Equation(s):
// \my_regfile|data_readRegB[31]~382_combout  = (\my_regfile|data_readRegB[31]~381_combout  & ((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[31]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~382 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[31]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \my_regfile|register[22].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \my_regfile|register[21].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~376 (
// Equation(s):
// \my_regfile|data_readRegB[31]~376_combout  = (\my_regfile|register[22].df|dffe_array[31].df|q~q  & (((\my_regfile|register[21].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~376 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N21
dffeas \my_regfile|register[24].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N27
dffeas \my_regfile|register[23].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~377 (
// Equation(s):
// \my_regfile|data_readRegB[31]~377_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[31].df|q~q  & ((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~377 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N13
dffeas \my_regfile|register[20].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N11
dffeas \my_regfile|register[19].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~375 (
// Equation(s):
// \my_regfile|data_readRegB[31]~375_combout  = (\my_regfile|register[20].df|dffe_array[31].df|q~q  & (((\my_regfile|register[19].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~375 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \my_regfile|register[18].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \my_regfile|register[17].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~374 (
// Equation(s):
// \my_regfile|data_readRegB[31]~374_combout  = (\my_regfile|register[18].df|dffe_array[31].df|q~q  & (((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~374 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~378 (
// Equation(s):
// \my_regfile|data_readRegB[31]~378_combout  = (\my_regfile|data_readRegB[31]~376_combout  & (\my_regfile|data_readRegB[31]~377_combout  & (\my_regfile|data_readRegB[31]~375_combout  & \my_regfile|data_readRegB[31]~374_combout )))

	.dataa(\my_regfile|data_readRegB[31]~376_combout ),
	.datab(\my_regfile|data_readRegB[31]~377_combout ),
	.datac(\my_regfile|data_readRegB[31]~375_combout ),
	.datad(\my_regfile|data_readRegB[31]~374_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~378 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~383 (
// Equation(s):
// \my_regfile|data_readRegB[31]~383_combout  = (\my_regfile|data_readRegB[31]~379_combout  & (\my_regfile|data_readRegB[31]~380_combout  & (\my_regfile|data_readRegB[31]~382_combout  & \my_regfile|data_readRegB[31]~378_combout )))

	.dataa(\my_regfile|data_readRegB[31]~379_combout ),
	.datab(\my_regfile|data_readRegB[31]~380_combout ),
	.datac(\my_regfile|data_readRegB[31]~382_combout ),
	.datad(\my_regfile|data_readRegB[31]~378_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~383 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~384 (
// Equation(s):
// \my_regfile|data_readRegB[31]~384_combout  = ((\my_regfile|data_readRegB[31]~368_combout  & (\my_regfile|data_readRegB[31]~373_combout  & \my_regfile|data_readRegB[31]~383_combout ))) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[31]~368_combout ),
	.datac(\my_regfile|data_readRegB[31]~373_combout ),
	.datad(\my_regfile|data_readRegB[31]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~384 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegB[31]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_processor|aluinput[31]~57 (
// Equation(s):
// \my_processor|aluinput[31]~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[31]~384_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~384_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[31]~57 .lut_mask = 16'hDC8C;
defparam \my_processor|aluinput[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder16|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder16|sum~2_combout  = \my_processor|aluinput[31]~57_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (((\my_regfile|data_readRegA[31]~462_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[31]~462_combout ),
	.datac(\my_processor|aluinput[31]~57_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder16|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder16|sum~2 .lut_mask = 16'hD22D;
defparam \my_processor|my_alu|csa|adder1|adder16|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~0_combout  = \my_processor|my_alu|csa|adder1|adder16|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout )))))

	.dataa(\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder16|sum~2_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~0 .lut_mask = 16'h4B78;
defparam \my_processor|my_alu|mux4[31]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneive_lcell_comb \my_processor|my_alu|mux1[31]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[31]|or1~0_combout  = (\my_processor|aluinput[31]~57_combout  & ((\my_regfile|data_readRegA[31]~463_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[31]~57_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[31]~463_combout )))

	.dataa(\my_processor|aluinput[31]~57_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[31]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[31]|or1~0 .lut_mask = 16'hBA20;
defparam \my_processor|my_alu|mux1[31]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0 .lut_mask = 16'h0001;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~1_combout  = (\my_regfile|data_readRegA[31]~463_combout  & ((\my_processor|alu_opcode[0]~4_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~1 .lut_mask = 16'hF400;
defparam \my_processor|my_alu|mux4[31]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_regfile|register[3].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \my_regfile|register[2].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \my_regfile|register[1].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~599 (
// Equation(s):
// \my_regfile|data_readRegA[20]~599_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[20].df|q~q  & ((\my_regfile|register[1].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~599 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \my_regfile|register[4].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~600 (
// Equation(s):
// \my_regfile|data_readRegA[20]~600_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~600 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegA[20]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~601 (
// Equation(s):
// \my_regfile|data_readRegA[20]~601_combout  = (\my_regfile|data_readRegA[20]~599_combout  & (\my_regfile|data_readRegA[20]~600_combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[20]~599_combout ),
	.datad(\my_regfile|data_readRegA[20]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~601 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[20]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_regfile|d0|d1|and6 (
// Equation(s):
// \my_regfile|d0|d1|and6~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and6 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_regfile|d0|d1|and5 (
// Equation(s):
// \my_regfile|d0|d1|and5~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_regfile|d0|d0|and0~combout  & \my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and5 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \my_regfile|register[6].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \my_regfile|register[5].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~602 (
// Equation(s):
// \my_regfile|data_readRegA[20]~602_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[20].df|q~q  & ((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~602 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \my_regfile|register[8].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|d0|d2|and0 (
// Equation(s):
// \my_regfile|d0|d2|and0~combout  = (!\my_processor|ctrl_readRegA[2]~12_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \my_regfile|register[7].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|d0|d1|and7 (
// Equation(s):
// \my_regfile|d0|d1|and7~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and7 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~603 (
// Equation(s):
// \my_regfile|data_readRegA[20]~603_combout  = (\my_regfile|register[8].df|dffe_array[20].df|q~q  & (((\my_regfile|register[7].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~603 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~604 (
// Equation(s):
// \my_regfile|data_readRegA[20]~604_combout  = (\my_regfile|data_readRegA[20]~602_combout  & \my_regfile|data_readRegA[20]~603_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~602_combout ),
	.datad(\my_regfile|data_readRegA[20]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~604 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[20]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \my_regfile|register[14].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \my_regfile|register[13].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \my_regfile|d0|d2|and5 (
// Equation(s):
// \my_regfile|d0|d2|and5~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~607 (
// Equation(s):
// \my_regfile|data_readRegA[20]~607_combout  = (\my_regfile|register[14].df|dffe_array[20].df|q~q  & (((\my_regfile|register[13].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~607 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \my_regfile|d0|d2|and2 (
// Equation(s):
// \my_regfile|d0|d2|and2~combout  = (!\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~0_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & \my_processor|ctrl_readRegA[1]~11_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_regfile|d0|d0|and1~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N3
dffeas \my_regfile|register[9].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~605 (
// Equation(s):
// \my_regfile|data_readRegA[20]~605_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[20].df|q~q  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~605 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N11
dffeas \my_regfile|register[11].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \my_regfile|d0|d2|and4 (
// Equation(s):
// \my_regfile|d0|d2|and4~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and4 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N15
dffeas \my_regfile|register[12].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \my_regfile|d0|d2|and3 (
// Equation(s):
// \my_regfile|d0|d2|and3~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~606 (
// Equation(s):
// \my_regfile|data_readRegA[20]~606_combout  = (\my_regfile|register[11].df|dffe_array[20].df|q~q  & (((\my_regfile|register[12].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~606 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|d0|d3|and0 (
// Equation(s):
// \my_regfile|d0|d3|and0~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~1_combout  & !\my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_regfile|d0|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and0 .lut_mask = 16'h0010;
defparam \my_regfile|d0|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|d0|d2|and7 (
// Equation(s):
// \my_regfile|d0|d2|and7~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~0_combout  & \my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_regfile|d0|d0|and1~0_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \my_regfile|register[15].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \my_regfile|register[16].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~608 (
// Equation(s):
// \my_regfile|data_readRegA[20]~608_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~608 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~609 (
// Equation(s):
// \my_regfile|data_readRegA[20]~609_combout  = (\my_regfile|data_readRegA[20]~607_combout  & (\my_regfile|data_readRegA[20]~605_combout  & (\my_regfile|data_readRegA[20]~606_combout  & \my_regfile|data_readRegA[20]~608_combout )))

	.dataa(\my_regfile|data_readRegA[20]~607_combout ),
	.datab(\my_regfile|data_readRegA[20]~605_combout ),
	.datac(\my_regfile|data_readRegA[20]~606_combout ),
	.datad(\my_regfile|data_readRegA[20]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~609 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \my_regfile|register[26].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \my_regfile|d0|d4|and2 (
// Equation(s):
// \my_regfile|d0|d4|and2~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & (\my_regfile|d0|d0|and1~2_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datac(\my_regfile|d0|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and2 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \my_regfile|register[25].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \my_regfile|d0|d4|and1 (
// Equation(s):
// \my_regfile|d0|d4|and1~combout  = (\my_regfile|d0|d0|and1~2_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & !\my_processor|ctrl_readRegA[1]~11_combout )))

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and1 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~615 (
// Equation(s):
// \my_regfile|data_readRegA[20]~615_combout  = (\my_regfile|register[26].df|dffe_array[20].df|q~q  & (((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~615 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|register[27].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \my_regfile|register[28].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~616 (
// Equation(s):
// \my_regfile|data_readRegA[20]~616_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[20].df|q~q  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~616 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \my_regfile|register[24].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|d0|d4|and0 (
// Equation(s):
// \my_regfile|d0|d4|and0~combout  = (!\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & (!\my_processor|ctrl_readRegA[2]~12_combout  & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \my_regfile|register[23].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|d0|d3|and7 (
// Equation(s):
// \my_regfile|d0|d3|and7~combout  = (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~613 (
// Equation(s):
// \my_regfile|data_readRegA[20]~613_combout  = (\my_regfile|register[24].df|dffe_array[20].df|q~q  & (((\my_regfile|register[23].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~613 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \my_regfile|d0|d3|and4 (
// Equation(s):
// \my_regfile|d0|d3|and4~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_regfile|d0|d0|and1~1_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & !\my_processor|ctrl_readRegA[1]~11_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_regfile|d0|d0|and1~1_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and4 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \my_regfile|register[20].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \my_regfile|register[19].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \my_regfile|d0|d3|and3 (
// Equation(s):
// \my_regfile|d0|d3|and3~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~1_combout  & !\my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_regfile|d0|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~611 (
// Equation(s):
// \my_regfile|data_readRegA[20]~611_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[20].df|q~q  & ((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~611 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \my_regfile|register[18].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \my_regfile|d0|d3|and2 (
// Equation(s):
// \my_regfile|d0|d3|and2~combout  = (\my_regfile|d0|d0|and1~1_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & !\my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_regfile|d0|d0|and1~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and2 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|register[17].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneive_lcell_comb \my_regfile|d0|d3|and1 (
// Equation(s):
// \my_regfile|d0|d3|and1~combout  = (\my_regfile|d0|d0|and1~1_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & !\my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_regfile|d0|d0|and1~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and1 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~610 (
// Equation(s):
// \my_regfile|data_readRegA[20]~610_combout  = (\my_regfile|register[18].df|dffe_array[20].df|q~q  & (((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~610 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \my_regfile|register[21].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \my_regfile|register[22].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_regfile|d0|d3|and6 (
// Equation(s):
// \my_regfile|d0|d3|and6~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_regfile|d0|d0|and1~1_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datac(\my_regfile|d0|d0|and1~1_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and6 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_regfile|d0|d3|and5 (
// Equation(s):
// \my_regfile|d0|d3|and5~combout  = (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_processor|ctrl_readRegA[2]~12_combout  & (!\my_processor|ctrl_readRegA[1]~11_combout  & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~612 (
// Equation(s):
// \my_regfile|data_readRegA[20]~612_combout  = (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~612 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[20]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~614 (
// Equation(s):
// \my_regfile|data_readRegA[20]~614_combout  = (\my_regfile|data_readRegA[20]~613_combout  & (\my_regfile|data_readRegA[20]~611_combout  & (\my_regfile|data_readRegA[20]~610_combout  & \my_regfile|data_readRegA[20]~612_combout )))

	.dataa(\my_regfile|data_readRegA[20]~613_combout ),
	.datab(\my_regfile|data_readRegA[20]~611_combout ),
	.datac(\my_regfile|data_readRegA[20]~610_combout ),
	.datad(\my_regfile|data_readRegA[20]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~614 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \my_regfile|register[29].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \my_regfile|d0|d4|and5 (
// Equation(s):
// \my_regfile|d0|d4|and5~combout  = (!\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~2_combout  & \my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_regfile|d0|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and5 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \my_regfile|register[31].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \my_regfile|register[30].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_regfile|d0|d4|and7 (
// Equation(s):
// \my_regfile|d0|d4|and7~combout  = (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & (\my_regfile|d0|d0|and1~2_combout  & \my_processor|ctrl_readRegA[2]~12_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datac(\my_regfile|d0|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_regfile|d0|d4|and6 (
// Equation(s):
// \my_regfile|d0|d4|and6~combout  = (\my_processor|ctrl_readRegA[2]~12_combout  & (\my_processor|ctrl_readRegA[1]~11_combout  & (\my_regfile|d0|d0|and1~2_combout  & !\my_processor|ctrl_readRegA[0]~5_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~12_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~11_combout ),
	.datac(\my_regfile|d0|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and6 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~617 (
// Equation(s):
// \my_regfile|data_readRegA[20]~617_combout  = (\my_regfile|register[31].df|dffe_array[20].df|q~q  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~617 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[20]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~618 (
// Equation(s):
// \my_regfile|data_readRegA[20]~618_combout  = (\my_regfile|data_readRegA[20]~617_combout  & ((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[20]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~618 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[20]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~619 (
// Equation(s):
// \my_regfile|data_readRegA[20]~619_combout  = (\my_regfile|data_readRegA[20]~615_combout  & (\my_regfile|data_readRegA[20]~616_combout  & (\my_regfile|data_readRegA[20]~614_combout  & \my_regfile|data_readRegA[20]~618_combout )))

	.dataa(\my_regfile|data_readRegA[20]~615_combout ),
	.datab(\my_regfile|data_readRegA[20]~616_combout ),
	.datac(\my_regfile|data_readRegA[20]~614_combout ),
	.datad(\my_regfile|data_readRegA[20]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~619 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~620 (
// Equation(s):
// \my_regfile|data_readRegA[20]~620_combout  = (\my_regfile|data_readRegA[20]~601_combout  & (\my_regfile|data_readRegA[20]~604_combout  & (\my_regfile|data_readRegA[20]~609_combout  & \my_regfile|data_readRegA[20]~619_combout )))

	.dataa(\my_regfile|data_readRegA[20]~601_combout ),
	.datab(\my_regfile|data_readRegA[20]~604_combout ),
	.datac(\my_regfile|data_readRegA[20]~609_combout ),
	.datad(\my_regfile|data_readRegA[20]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~620 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~726 (
// Equation(s):
// \my_regfile|data_readRegA[20]~726_combout  = (\my_regfile|data_readRegA[20]~620_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~620_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~726 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[20]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_processor|aluinput[20]~46 (
// Equation(s):
// \my_processor|aluinput[20]~46_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[20]~624_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[20]~624_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[20]~46 .lut_mask = 16'hF5B1;
defparam \my_processor|aluinput[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~0_combout  = (\my_processor|alu_opcode[1]~7_combout  & (((\my_processor|alu_opcode[0]~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|alu_opcode[2]~5_combout ))) # 
// (!\my_processor|alu_opcode[1]~7_combout  & (((\my_processor|alu_opcode[2]~5_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|alu_opcode[2]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~0 .lut_mask = 16'h8FF0;
defparam \my_processor|my_alu|mux4[19]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \my_regfile|register[15].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \my_regfile|register[16].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~674 (
// Equation(s):
// \my_regfile|data_readRegA[18]~674_combout  = (\my_regfile|register[15].df|dffe_array[18].df|q~q  & (((\my_regfile|register[16].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~674 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N23
dffeas \my_regfile|register[11].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N27
dffeas \my_regfile|register[12].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~672 (
// Equation(s):
// \my_regfile|data_readRegA[18]~672_combout  = (\my_regfile|register[11].df|dffe_array[18].df|q~q  & (((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~672 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N23
dffeas \my_regfile|register[9].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N5
dffeas \my_regfile|register[10].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~671 (
// Equation(s):
// \my_regfile|data_readRegA[18]~671_combout  = (\my_regfile|register[9].df|dffe_array[18].df|q~q  & (((\my_regfile|register[10].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~671 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N13
dffeas \my_regfile|register[14].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N23
dffeas \my_regfile|register[13].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~673 (
// Equation(s):
// \my_regfile|data_readRegA[18]~673_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[18].df|q~q  & ((\my_regfile|register[13].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~673 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[18]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~675 (
// Equation(s):
// \my_regfile|data_readRegA[18]~675_combout  = (\my_regfile|data_readRegA[18]~674_combout  & (\my_regfile|data_readRegA[18]~672_combout  & (\my_regfile|data_readRegA[18]~671_combout  & \my_regfile|data_readRegA[18]~673_combout )))

	.dataa(\my_regfile|data_readRegA[18]~674_combout ),
	.datab(\my_regfile|data_readRegA[18]~672_combout ),
	.datac(\my_regfile|data_readRegA[18]~671_combout ),
	.datad(\my_regfile|data_readRegA[18]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \my_regfile|register[7].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \my_regfile|register[8].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~669 (
// Equation(s):
// \my_regfile|data_readRegA[18]~669_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[18].df|q~q  & ((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~669 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N7
dffeas \my_regfile|register[6].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N13
dffeas \my_regfile|register[5].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~668 (
// Equation(s):
// \my_regfile|data_readRegA[18]~668_combout  = (\my_regfile|register[6].df|dffe_array[18].df|q~q  & (((\my_regfile|register[5].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~668 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~670 (
// Equation(s):
// \my_regfile|data_readRegA[18]~670_combout  = (\my_regfile|data_readRegA[18]~669_combout  & \my_regfile|data_readRegA[18]~668_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~669_combout ),
	.datad(\my_regfile|data_readRegA[18]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~670 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[18]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \my_regfile|register[4].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~666 (
// Equation(s):
// \my_regfile|data_readRegA[18]~666_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~666 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegA[18]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \my_regfile|register[3].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|register[2].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \my_regfile|register[1].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~665 (
// Equation(s):
// \my_regfile|data_readRegA[18]~665_combout  = (\my_regfile|register[2].df|dffe_array[18].df|q~q  & (((\my_regfile|register[1].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~665 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~667 (
// Equation(s):
// \my_regfile|data_readRegA[18]~667_combout  = (\my_regfile|data_readRegA[18]~666_combout  & (\my_regfile|data_readRegA[18]~665_combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[18]~666_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[18]~665_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~667 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[18]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N21
dffeas \my_regfile|register[28].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y25_N15
dffeas \my_regfile|register[27].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~682 (
// Equation(s):
// \my_regfile|data_readRegA[18]~682_combout  = (\my_regfile|register[28].df|dffe_array[18].df|q~q  & (((\my_regfile|register[27].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~682 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N9
dffeas \my_regfile|register[30].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \my_regfile|register[31].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~683 (
// Equation(s):
// \my_regfile|data_readRegA[18]~683_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[18].df|q~q  & ((\my_regfile|register[30].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~683 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~684 (
// Equation(s):
// \my_regfile|data_readRegA[18]~684_combout  = (\my_regfile|data_readRegA[18]~683_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[18]~683_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~684 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[18]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \my_regfile|register[25].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \my_regfile|register[26].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~681 (
// Equation(s):
// \my_regfile|data_readRegA[18]~681_combout  = (\my_regfile|register[25].df|dffe_array[18].df|q~q  & (((\my_regfile|register[26].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~681 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N19
dffeas \my_regfile|register[17].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N17
dffeas \my_regfile|register[18].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~676 (
// Equation(s):
// \my_regfile|data_readRegA[18]~676_combout  = (\my_regfile|register[17].df|dffe_array[18].df|q~q  & ((\my_regfile|register[18].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d3|and2~combout ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~676 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[18]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \my_regfile|register[24].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \my_regfile|register[23].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~679 (
// Equation(s):
// \my_regfile|data_readRegA[18]~679_combout  = (\my_regfile|register[24].df|dffe_array[18].df|q~q  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d4|and0~combout ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~679 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[18]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \my_regfile|register[22].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \my_regfile|register[21].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~678 (
// Equation(s):
// \my_regfile|data_readRegA[18]~678_combout  = (\my_regfile|register[22].df|dffe_array[18].df|q~q  & (((\my_regfile|register[21].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~678 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \my_regfile|register[20].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \my_regfile|register[19].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~677 (
// Equation(s):
// \my_regfile|data_readRegA[18]~677_combout  = (\my_regfile|register[20].df|dffe_array[18].df|q~q  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~677 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~680 (
// Equation(s):
// \my_regfile|data_readRegA[18]~680_combout  = (\my_regfile|data_readRegA[18]~676_combout  & (\my_regfile|data_readRegA[18]~679_combout  & (\my_regfile|data_readRegA[18]~678_combout  & \my_regfile|data_readRegA[18]~677_combout )))

	.dataa(\my_regfile|data_readRegA[18]~676_combout ),
	.datab(\my_regfile|data_readRegA[18]~679_combout ),
	.datac(\my_regfile|data_readRegA[18]~678_combout ),
	.datad(\my_regfile|data_readRegA[18]~677_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~680 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~685 (
// Equation(s):
// \my_regfile|data_readRegA[18]~685_combout  = (\my_regfile|data_readRegA[18]~682_combout  & (\my_regfile|data_readRegA[18]~684_combout  & (\my_regfile|data_readRegA[18]~681_combout  & \my_regfile|data_readRegA[18]~680_combout )))

	.dataa(\my_regfile|data_readRegA[18]~682_combout ),
	.datab(\my_regfile|data_readRegA[18]~684_combout ),
	.datac(\my_regfile|data_readRegA[18]~681_combout ),
	.datad(\my_regfile|data_readRegA[18]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~685 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~686 (
// Equation(s):
// \my_regfile|data_readRegA[18]~686_combout  = (\my_regfile|data_readRegA[18]~675_combout  & (\my_regfile|data_readRegA[18]~670_combout  & (\my_regfile|data_readRegA[18]~667_combout  & \my_regfile|data_readRegA[18]~685_combout )))

	.dataa(\my_regfile|data_readRegA[18]~675_combout ),
	.datab(\my_regfile|data_readRegA[18]~670_combout ),
	.datac(\my_regfile|data_readRegA[18]~667_combout ),
	.datad(\my_regfile|data_readRegA[18]~685_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~686 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~724 (
// Equation(s):
// \my_regfile|data_readRegA[18]~724_combout  = (\my_regfile|data_readRegA[18]~686_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~686_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~724 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[18]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \my_processor|my_alu|mux1[18]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[18]|or1~0_combout  = (\my_processor|aluinput[18]~47_combout  & ((\my_regfile|data_readRegA[18]~724_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[18]~47_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[18]~724_combout )))

	.dataa(\my_processor|aluinput[18]~47_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_regfile|data_readRegA[18]~724_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[18]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[18]|or1~0 .lut_mask = 16'hBA20;
defparam \my_processor|my_alu|mux1[18]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~1_combout  = (\my_processor|alu_opcode[0]~4_combout ) # (\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~1 .lut_mask = 16'hFAFA;
defparam \my_processor|my_alu|mux4[19]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~2_combout  = (\my_processor|alu_opcode[0]~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~2 .lut_mask = 16'hF0FC;
defparam \my_processor|my_alu|mux4[19]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[0].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[0].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|data_readRegA[1]~220_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (((\my_regfile|data_readRegA[2]~264_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[2]~264_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[0].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[0].mux1|or1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|my_alu|left|second_loop[0].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[0].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[0]~198_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|my_alu|left|second_loop[0].mux1|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[0]~198_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|my_alu|left|second_loop[0].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[0].mux1|or1~1 .lut_mask = 16'h4F40;
defparam \my_processor|my_alu|left|second_loop[0].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0 .lut_mask = 16'h0300;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~720 (
// Equation(s):
// \my_regfile|data_readRegA[13]~720_combout  = (\my_regfile|data_readRegA[13]~43_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[13]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~720 .lut_mask = 16'hF3F3;
defparam \my_regfile|data_readRegA[13]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \my_regfile|register[4].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \my_regfile|register[3].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~320 (
// Equation(s):
// \my_regfile|data_readRegB[13]~320_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~320 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \my_regfile|register[1].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \my_regfile|register[2].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~319 (
// Equation(s):
// \my_regfile|data_readRegB[13]~319_combout  = (\my_regfile|register[1].df|dffe_array[13].df|q~q  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~319 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~321 (
// Equation(s):
// \my_regfile|data_readRegB[13]~321_combout  = (\my_regfile|data_readRegB[13]~320_combout  & (\my_regfile|data_readRegB[13]~319_combout  & ((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[13]~320_combout ),
	.datad(\my_regfile|data_readRegB[13]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~321 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \my_regfile|register[15].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \my_regfile|register[16].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~328 (
// Equation(s):
// \my_regfile|data_readRegB[13]~328_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[13].df|q~q  & ((\my_regfile|register[15].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~328 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N1
dffeas \my_regfile|register[14].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[13].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N31
dffeas \my_regfile|register[13].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~327 (
// Equation(s):
// \my_regfile|data_readRegB[13]~327_combout  = (\my_regfile|register[14].df|dffe_array[13].df|q~q  & (((\my_regfile|register[13].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~327 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N23
dffeas \my_regfile|register[11].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N9
dffeas \my_regfile|register[12].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~326 (
// Equation(s):
// \my_regfile|data_readRegB[13]~326_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[13].df|q~q  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~326 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N1
dffeas \my_regfile|register[10].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \my_regfile|register[9].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~325 (
// Equation(s):
// \my_regfile|data_readRegB[13]~325_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[13].df|q~q  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~325 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~329 (
// Equation(s):
// \my_regfile|data_readRegB[13]~329_combout  = (\my_regfile|data_readRegB[13]~328_combout  & (\my_regfile|data_readRegB[13]~327_combout  & (\my_regfile|data_readRegB[13]~326_combout  & \my_regfile|data_readRegB[13]~325_combout )))

	.dataa(\my_regfile|data_readRegB[13]~328_combout ),
	.datab(\my_regfile|data_readRegB[13]~327_combout ),
	.datac(\my_regfile|data_readRegB[13]~326_combout ),
	.datad(\my_regfile|data_readRegB[13]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~329 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \my_regfile|register[5].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~322 (
// Equation(s):
// \my_regfile|data_readRegB[13]~322_combout  = (\my_regfile|register[5].df|dffe_array[13].df|q~q ) # ((\my_processor|ctrl_readRegB[1]~15_combout ) # ((!\my_processor|ctrl_readRegB[0]~17_combout ) # (!\my_regfile|d1|d1|and4~2_combout )))

	.dataa(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|d1|d1|and4~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~322 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegB[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \my_regfile|register[7].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \my_regfile|register[8].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~323 (
// Equation(s):
// \my_regfile|data_readRegB[13]~323_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[13].df|q~q  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d1|and7~combout ),
	.datad(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~323 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~324 (
// Equation(s):
// \my_regfile|data_readRegB[13]~324_combout  = (\my_regfile|data_readRegB[13]~322_combout  & (\my_regfile|data_readRegB[13]~323_combout  & ((\my_regfile|register[6].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|data_readRegB[13]~322_combout ),
	.datad(\my_regfile|data_readRegB[13]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~324 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \my_regfile|register[26].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N19
dffeas \my_regfile|register[25].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~335 (
// Equation(s):
// \my_regfile|data_readRegB[13]~335_combout  = (\my_regfile|register[26].df|dffe_array[13].df|q~q  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~335 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[13]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \my_regfile|register[27].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \my_regfile|register[28].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~336 (
// Equation(s):
// \my_regfile|data_readRegB[13]~336_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[13].df|q~q  & ((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~336 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \my_regfile|register[21].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|register[22].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~332 (
// Equation(s):
// \my_regfile|data_readRegB[13]~332_combout  = (\my_regfile|register[21].df|dffe_array[13].df|q~q  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d3|and6~combout ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~332 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[13]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N13
dffeas \my_regfile|register[24].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \my_regfile|register[23].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~333 (
// Equation(s):
// \my_regfile|data_readRegB[13]~333_combout  = (\my_regfile|register[24].df|dffe_array[13].df|q~q  & (((\my_regfile|register[23].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~333 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N7
dffeas \my_regfile|register[19].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N9
dffeas \my_regfile|register[20].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~331 (
// Equation(s):
// \my_regfile|data_readRegB[13]~331_combout  = (\my_regfile|register[19].df|dffe_array[13].df|q~q  & (((\my_regfile|register[20].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~331 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \my_regfile|register[18].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \my_regfile|register[17].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~330 (
// Equation(s):
// \my_regfile|data_readRegB[13]~330_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~330 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~334 (
// Equation(s):
// \my_regfile|data_readRegB[13]~334_combout  = (\my_regfile|data_readRegB[13]~332_combout  & (\my_regfile|data_readRegB[13]~333_combout  & (\my_regfile|data_readRegB[13]~331_combout  & \my_regfile|data_readRegB[13]~330_combout )))

	.dataa(\my_regfile|data_readRegB[13]~332_combout ),
	.datab(\my_regfile|data_readRegB[13]~333_combout ),
	.datac(\my_regfile|data_readRegB[13]~331_combout ),
	.datad(\my_regfile|data_readRegB[13]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~334 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N15
dffeas \my_regfile|register[30].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N1
dffeas \my_regfile|register[31].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~337 (
// Equation(s):
// \my_regfile|data_readRegB[13]~337_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[13].df|q~q  & ((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~337 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[13]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \my_regfile|register[29].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~338 (
// Equation(s):
// \my_regfile|data_readRegB[13]~338_combout  = (\my_regfile|data_readRegB[13]~337_combout  & ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[13]~337_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~338 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[13]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~339 (
// Equation(s):
// \my_regfile|data_readRegB[13]~339_combout  = (\my_regfile|data_readRegB[13]~335_combout  & (\my_regfile|data_readRegB[13]~336_combout  & (\my_regfile|data_readRegB[13]~334_combout  & \my_regfile|data_readRegB[13]~338_combout )))

	.dataa(\my_regfile|data_readRegB[13]~335_combout ),
	.datab(\my_regfile|data_readRegB[13]~336_combout ),
	.datac(\my_regfile|data_readRegB[13]~334_combout ),
	.datad(\my_regfile|data_readRegB[13]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~339 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~340 (
// Equation(s):
// \my_regfile|data_readRegB[13]~340_combout  = (\my_regfile|data_readRegB[13]~321_combout  & (\my_regfile|data_readRegB[13]~329_combout  & (\my_regfile|data_readRegB[13]~324_combout  & \my_regfile|data_readRegB[13]~339_combout )))

	.dataa(\my_regfile|data_readRegB[13]~321_combout ),
	.datab(\my_regfile|data_readRegB[13]~329_combout ),
	.datac(\my_regfile|data_readRegB[13]~324_combout ),
	.datad(\my_regfile|data_readRegB[13]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~340 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \my_processor|aluinput[13]~37 (
// Equation(s):
// \my_processor|aluinput[13]~37_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[13]~340_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[13]~340_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[13]~37 .lut_mask = 16'hCFC5;
defparam \my_processor|aluinput[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|mux1[13]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[13]|or1~0_combout  = (\my_regfile|data_readRegA[13]~720_combout  & ((\my_processor|aluinput[13]~37_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[13]~720_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[13]~37_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[13]~720_combout ),
	.datad(\my_processor|aluinput[13]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[13]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[13]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[13]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~3 .lut_mask = 16'hFCFC;
defparam \my_processor|my_alu|mux4[1]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|right|first_loop[1].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~508_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[29]~485_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[30]~508_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[29]~485_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|first_loop[1].mux0|or1~0 .lut_mask = 16'hDFD5;
defparam \my_processor|my_alu|right|first_loop[1].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~3_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[1]|or1~3_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~3_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0 .lut_mask = 16'hCDC8;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|alu_opcode[0]~4_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~1 .lut_mask = 16'hCFCF;
defparam \my_processor|my_alu|mux4[1]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~0_combout  = (\my_processor|alu_opcode[0]~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~0 .lut_mask = 16'hF0C0;
defparam \my_processor|my_alu|mux4[1]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~729 (
// Equation(s):
// \my_regfile|data_readRegA[23]~729_combout  = (\my_regfile|data_readRegA[23]~554_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[23]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~729 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[23]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[23].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[16].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N15
dffeas \my_regfile|register[16].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N5
dffeas \my_regfile|register[15].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~547 (
// Equation(s):
// \my_regfile|data_readRegB[23]~547_combout  = (\my_regfile|register[16].df|dffe_array[23].df|q~q  & (((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~547 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N7
dffeas \my_regfile|register[13].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N5
dffeas \my_regfile|register[14].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~546 (
// Equation(s):
// \my_regfile|data_readRegB[23]~546_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~546 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N3
dffeas \my_regfile|register[11].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \my_regfile|register[12].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~545 (
// Equation(s):
// \my_regfile|data_readRegB[23]~545_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[23].df|q~q  & ((\my_regfile|register[11].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~545 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N7
dffeas \my_regfile|register[9].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N21
dffeas \my_regfile|register[10].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~544 (
// Equation(s):
// \my_regfile|data_readRegB[23]~544_combout  = (\my_regfile|register[9].df|dffe_array[23].df|q~q  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~544 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~548 (
// Equation(s):
// \my_regfile|data_readRegB[23]~548_combout  = (\my_regfile|data_readRegB[23]~547_combout  & (\my_regfile|data_readRegB[23]~546_combout  & (\my_regfile|data_readRegB[23]~545_combout  & \my_regfile|data_readRegB[23]~544_combout )))

	.dataa(\my_regfile|data_readRegB[23]~547_combout ),
	.datab(\my_regfile|data_readRegB[23]~546_combout ),
	.datac(\my_regfile|data_readRegB[23]~545_combout ),
	.datad(\my_regfile|data_readRegB[23]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~548 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \my_regfile|register[25].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \my_regfile|register[26].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~554 (
// Equation(s):
// \my_regfile|data_readRegB[23]~554_combout  = (\my_regfile|register[25].df|dffe_array[23].df|q~q  & (((\my_regfile|register[26].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~554 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~556 (
// Equation(s):
// \my_regfile|data_readRegB[23]~556_combout  = ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout )

	.dataa(\my_regfile|d1|d0|and1~5_combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~556 .lut_mask = 16'hFF5F;
defparam \my_regfile|data_readRegB[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N29
dffeas \my_regfile|register[31].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N11
dffeas \my_regfile|register[30].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~557 (
// Equation(s):
// \my_regfile|data_readRegB[23]~557_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[23].df|q~q  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~557 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \my_regfile|register[27].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \my_regfile|register[28].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~555 (
// Equation(s):
// \my_regfile|data_readRegB[23]~555_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[23].df|q~q  & ((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~555 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~558 (
// Equation(s):
// \my_regfile|data_readRegB[23]~558_combout  = (\my_regfile|data_readRegB[23]~554_combout  & (\my_regfile|data_readRegB[23]~556_combout  & (\my_regfile|data_readRegB[23]~557_combout  & \my_regfile|data_readRegB[23]~555_combout )))

	.dataa(\my_regfile|data_readRegB[23]~554_combout ),
	.datab(\my_regfile|data_readRegB[23]~556_combout ),
	.datac(\my_regfile|data_readRegB[23]~557_combout ),
	.datad(\my_regfile|data_readRegB[23]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~558 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N21
dffeas \my_regfile|register[18].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N11
dffeas \my_regfile|register[17].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~549 (
// Equation(s):
// \my_regfile|data_readRegB[23]~549_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[23].df|q~q  & ((\my_regfile|register[17].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~549 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \my_regfile|register[21].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \my_regfile|register[22].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~551 (
// Equation(s):
// \my_regfile|data_readRegB[23]~551_combout  = (\my_regfile|register[21].df|dffe_array[23].df|q~q  & (((\my_regfile|register[22].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~551 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \my_regfile|register[23].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \my_regfile|register[24].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~552 (
// Equation(s):
// \my_regfile|data_readRegB[23]~552_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[23].df|q~q  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~552 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \my_regfile|register[19].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \my_regfile|register[20].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~550 (
// Equation(s):
// \my_regfile|data_readRegB[23]~550_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[23].df|q~q  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~550 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~553 (
// Equation(s):
// \my_regfile|data_readRegB[23]~553_combout  = (\my_regfile|data_readRegB[23]~549_combout  & (\my_regfile|data_readRegB[23]~551_combout  & (\my_regfile|data_readRegB[23]~552_combout  & \my_regfile|data_readRegB[23]~550_combout )))

	.dataa(\my_regfile|data_readRegB[23]~549_combout ),
	.datab(\my_regfile|data_readRegB[23]~551_combout ),
	.datac(\my_regfile|data_readRegB[23]~552_combout ),
	.datad(\my_regfile|data_readRegB[23]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~553 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N15
dffeas \my_regfile|register[8].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N5
dffeas \my_regfile|register[7].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~542 (
// Equation(s):
// \my_regfile|data_readRegB[23]~542_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[23].df|q~q  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~542 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N15
dffeas \my_regfile|register[6].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N5
dffeas \my_regfile|register[5].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~541 (
// Equation(s):
// \my_regfile|data_readRegB[23]~541_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[23].df|q~q  & ((\my_regfile|register[6].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~541 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \my_regfile|register[2].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \my_regfile|register[1].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~538 (
// Equation(s):
// \my_regfile|data_readRegB[23]~538_combout  = (\my_regfile|register[2].df|dffe_array[23].df|q~q  & (((\my_regfile|register[1].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~538 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \my_regfile|register[4].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \my_regfile|register[3].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~539 (
// Equation(s):
// \my_regfile|data_readRegB[23]~539_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~539 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[23]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~540 (
// Equation(s):
// \my_regfile|data_readRegB[23]~540_combout  = (\my_regfile|data_readRegB[23]~538_combout  & (\my_regfile|data_readRegB[23]~539_combout  & ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[23]~538_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegB[23]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~540 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~543 (
// Equation(s):
// \my_regfile|data_readRegB[23]~543_combout  = (\my_regfile|data_readRegB[23]~542_combout  & (\my_regfile|data_readRegB[23]~541_combout  & \my_regfile|data_readRegB[23]~540_combout ))

	.dataa(\my_regfile|data_readRegB[23]~542_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[23]~541_combout ),
	.datad(\my_regfile|data_readRegB[23]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~543 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[23]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~559 (
// Equation(s):
// \my_regfile|data_readRegB[23]~559_combout  = (\my_regfile|data_readRegB[23]~548_combout  & (\my_regfile|data_readRegB[23]~558_combout  & (\my_regfile|data_readRegB[23]~553_combout  & \my_regfile|data_readRegB[23]~543_combout )))

	.dataa(\my_regfile|data_readRegB[23]~548_combout ),
	.datab(\my_regfile|data_readRegB[23]~558_combout ),
	.datac(\my_regfile|data_readRegB[23]~553_combout ),
	.datad(\my_regfile|data_readRegB[23]~543_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~559 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \my_processor|aluinput[23]~43 (
// Equation(s):
// \my_processor|aluinput[23]~43_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[23]~559_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[23]~559_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|aluinput[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[23]~43 .lut_mask = 16'hFD31;
defparam \my_processor|aluinput[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~727 (
// Equation(s):
// \my_regfile|data_readRegA[21]~727_combout  = (\my_regfile|data_readRegA[21]~576_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[21]~576_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~727 .lut_mask = 16'hAFAF;
defparam \my_regfile|data_readRegA[21]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \my_regfile|register[29].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \my_regfile|register[26].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \my_regfile|register[25].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~599 (
// Equation(s):
// \my_regfile|data_readRegB[21]~599_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[21].df|q~q  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~599 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \my_regfile|register[27].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \my_regfile|register[28].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~600 (
// Equation(s):
// \my_regfile|data_readRegB[21]~600_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[21].df|q~q  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~600 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~601 (
// Equation(s):
// \my_regfile|data_readRegB[21]~601_combout  = (\my_regfile|data_readRegB[21]~599_combout  & (\my_regfile|data_readRegB[21]~600_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|data_readRegB[21]~599_combout ),
	.datad(\my_regfile|data_readRegB[21]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~601 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[21]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \my_regfile|register[17].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \my_regfile|register[18].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~594 (
// Equation(s):
// \my_regfile|data_readRegB[21]~594_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[21].df|q~q  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~594 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \my_regfile|register[19].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \my_regfile|register[20].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~595 (
// Equation(s):
// \my_regfile|data_readRegB[21]~595_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[21].df|q~q  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~595 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \my_regfile|register[21].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \my_regfile|register[22].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~596 (
// Equation(s):
// \my_regfile|data_readRegB[21]~596_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[21].df|q~q  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~596 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \my_regfile|register[23].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \my_regfile|register[24].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~597 (
// Equation(s):
// \my_regfile|data_readRegB[21]~597_combout  = (\my_regfile|register[23].df|dffe_array[21].df|q~q  & (((\my_regfile|register[24].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~597 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~598 (
// Equation(s):
// \my_regfile|data_readRegB[21]~598_combout  = (\my_regfile|data_readRegB[21]~594_combout  & (\my_regfile|data_readRegB[21]~595_combout  & (\my_regfile|data_readRegB[21]~596_combout  & \my_regfile|data_readRegB[21]~597_combout )))

	.dataa(\my_regfile|data_readRegB[21]~594_combout ),
	.datab(\my_regfile|data_readRegB[21]~595_combout ),
	.datac(\my_regfile|data_readRegB[21]~596_combout ),
	.datad(\my_regfile|data_readRegB[21]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \my_regfile|register[30].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \my_regfile|register[31].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~582 (
// Equation(s):
// \my_regfile|data_readRegB[21]~582_combout  = (\my_regfile|register[30].df|dffe_array[21].df|q~q  & (((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~582 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|register[8].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|register[7].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~587 (
// Equation(s):
// \my_regfile|data_readRegB[21]~587_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[21].df|q~q  & ((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~587 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \my_regfile|register[3].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~584 (
// Equation(s):
// \my_regfile|data_readRegB[21]~584_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~584 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[21]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \my_regfile|register[4].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \my_regfile|register[2].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \my_regfile|register[1].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~583 (
// Equation(s):
// \my_regfile|data_readRegB[21]~583_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[21].df|q~q  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~583 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~585 (
// Equation(s):
// \my_regfile|data_readRegB[21]~585_combout  = (\my_regfile|data_readRegB[21]~584_combout  & (\my_regfile|data_readRegB[21]~583_combout  & ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[21]~584_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|data_readRegB[21]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~585 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[21]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N13
dffeas \my_regfile|register[5].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~586 (
// Equation(s):
// \my_regfile|data_readRegB[21]~586_combout  = (\my_regfile|register[5].df|dffe_array[21].df|q~q  & (((\my_regfile|register[6].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~586 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \my_regfile|register[15].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \my_regfile|register[16].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~591 (
// Equation(s):
// \my_regfile|data_readRegB[21]~591_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[21].df|q~q  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~591 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N29
dffeas \my_regfile|register[14].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N19
dffeas \my_regfile|register[13].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~590 (
// Equation(s):
// \my_regfile|data_readRegB[21]~590_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[21].df|q~q  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~590 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \my_regfile|register[11].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N5
dffeas \my_regfile|register[12].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~589 (
// Equation(s):
// \my_regfile|data_readRegB[21]~589_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[21].df|q~q  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~589 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[21]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N29
dffeas \my_regfile|register[10].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N23
dffeas \my_regfile|register[9].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~588 (
// Equation(s):
// \my_regfile|data_readRegB[21]~588_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[21].df|q~q  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~588 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~592 (
// Equation(s):
// \my_regfile|data_readRegB[21]~592_combout  = (\my_regfile|data_readRegB[21]~591_combout  & (\my_regfile|data_readRegB[21]~590_combout  & (\my_regfile|data_readRegB[21]~589_combout  & \my_regfile|data_readRegB[21]~588_combout )))

	.dataa(\my_regfile|data_readRegB[21]~591_combout ),
	.datab(\my_regfile|data_readRegB[21]~590_combout ),
	.datac(\my_regfile|data_readRegB[21]~589_combout ),
	.datad(\my_regfile|data_readRegB[21]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~592 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~593 (
// Equation(s):
// \my_regfile|data_readRegB[21]~593_combout  = (\my_regfile|data_readRegB[21]~587_combout  & (\my_regfile|data_readRegB[21]~585_combout  & (\my_regfile|data_readRegB[21]~586_combout  & \my_regfile|data_readRegB[21]~592_combout )))

	.dataa(\my_regfile|data_readRegB[21]~587_combout ),
	.datab(\my_regfile|data_readRegB[21]~585_combout ),
	.datac(\my_regfile|data_readRegB[21]~586_combout ),
	.datad(\my_regfile|data_readRegB[21]~592_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~602 (
// Equation(s):
// \my_regfile|data_readRegB[21]~602_combout  = (\my_regfile|data_readRegB[21]~601_combout  & (\my_regfile|data_readRegB[21]~598_combout  & (\my_regfile|data_readRegB[21]~582_combout  & \my_regfile|data_readRegB[21]~593_combout )))

	.dataa(\my_regfile|data_readRegB[21]~601_combout ),
	.datab(\my_regfile|data_readRegB[21]~598_combout ),
	.datac(\my_regfile|data_readRegB[21]~582_combout ),
	.datad(\my_regfile|data_readRegB[21]~593_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~602 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \my_processor|aluinput[21]~45 (
// Equation(s):
// \my_processor|aluinput[21]~45_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[21]~602_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[21]~602_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[21]~45 .lut_mask = 16'hCFC5;
defparam \my_processor|aluinput[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder5|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder5|C_out~0_combout  = (\my_regfile|data_readRegA[20]~726_combout  & ((\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[20]~46_combout )))) # 
// (!\my_regfile|data_readRegA[20]~726_combout  & (\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[20]~46_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[20]~726_combout ),
	.datac(\my_processor|aluinput[20]~46_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder5|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder6|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder6|C_out~0_combout  = (\my_regfile|data_readRegA[21]~727_combout  & ((\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[21]~45_combout )))) # 
// (!\my_regfile|data_readRegA[21]~727_combout  & (\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[21]~45_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[21]~727_combout ),
	.datac(\my_processor|aluinput[21]~45_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder6|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \my_regfile|register[10].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N11
dffeas \my_regfile|register[9].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~566 (
// Equation(s):
// \my_regfile|data_readRegB[22]~566_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[22].df|q~q  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~566 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \my_regfile|register[13].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \my_regfile|register[14].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~568 (
// Equation(s):
// \my_regfile|data_readRegB[22]~568_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[22].df|q~q  & ((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~568 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N29
dffeas \my_regfile|register[12].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \my_regfile|register[11].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~567 (
// Equation(s):
// \my_regfile|data_readRegB[22]~567_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[22].df|q~q  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~567 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N31
dffeas \my_regfile|register[16].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \my_regfile|register[15].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~569 (
// Equation(s):
// \my_regfile|data_readRegB[22]~569_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[22].df|q~q  & ((\my_regfile|register[16].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~569 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~570 (
// Equation(s):
// \my_regfile|data_readRegB[22]~570_combout  = (\my_regfile|data_readRegB[22]~566_combout  & (\my_regfile|data_readRegB[22]~568_combout  & (\my_regfile|data_readRegB[22]~567_combout  & \my_regfile|data_readRegB[22]~569_combout )))

	.dataa(\my_regfile|data_readRegB[22]~566_combout ),
	.datab(\my_regfile|data_readRegB[22]~568_combout ),
	.datac(\my_regfile|data_readRegB[22]~567_combout ),
	.datad(\my_regfile|data_readRegB[22]~569_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~570 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N19
dffeas \my_regfile|register[6].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~563 (
// Equation(s):
// \my_regfile|data_readRegB[22]~563_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout ) # ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and4~2_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~563 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegB[22]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \my_regfile|register[5].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \my_regfile|register[8].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \my_regfile|register[7].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~564 (
// Equation(s):
// \my_regfile|data_readRegB[22]~564_combout  = (\my_regfile|register[8].df|dffe_array[22].df|q~q  & (((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~564 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~565 (
// Equation(s):
// \my_regfile|data_readRegB[22]~565_combout  = (\my_regfile|data_readRegB[22]~563_combout  & (\my_regfile|data_readRegB[22]~564_combout  & ((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|data_readRegB[22]~563_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|data_readRegB[22]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~565 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[22]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \my_regfile|register[1].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[22].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \my_regfile|register[2].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~560 (
// Equation(s):
// \my_regfile|data_readRegB[22]~560_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[22].df|q~q  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~560 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \my_regfile|register[3].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~561 (
// Equation(s):
// \my_regfile|data_readRegB[22]~561_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~561 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[22]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~562 (
// Equation(s):
// \my_regfile|data_readRegB[22]~562_combout  = (\my_regfile|data_readRegB[22]~560_combout  & (\my_regfile|data_readRegB[22]~561_combout  & ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[22]~560_combout ),
	.datad(\my_regfile|data_readRegB[22]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~562 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[22]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \my_regfile|register[23].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \my_regfile|register[24].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~574 (
// Equation(s):
// \my_regfile|data_readRegB[22]~574_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[22].df|q~q  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~574 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \my_regfile|register[22].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \my_regfile|register[21].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~573 (
// Equation(s):
// \my_regfile|data_readRegB[22]~573_combout  = (\my_regfile|register[22].df|dffe_array[22].df|q~q  & (((\my_regfile|register[21].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~573 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[22]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N3
dffeas \my_regfile|register[17].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N17
dffeas \my_regfile|register[18].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~571 (
// Equation(s):
// \my_regfile|data_readRegB[22]~571_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[22].df|q~q  & ((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~571 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \my_regfile|register[19].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \my_regfile|register[20].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~572 (
// Equation(s):
// \my_regfile|data_readRegB[22]~572_combout  = (\my_regfile|register[19].df|dffe_array[22].df|q~q  & (((\my_regfile|register[20].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~572 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[22]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~575 (
// Equation(s):
// \my_regfile|data_readRegB[22]~575_combout  = (\my_regfile|data_readRegB[22]~574_combout  & (\my_regfile|data_readRegB[22]~573_combout  & (\my_regfile|data_readRegB[22]~571_combout  & \my_regfile|data_readRegB[22]~572_combout )))

	.dataa(\my_regfile|data_readRegB[22]~574_combout ),
	.datab(\my_regfile|data_readRegB[22]~573_combout ),
	.datac(\my_regfile|data_readRegB[22]~571_combout ),
	.datad(\my_regfile|data_readRegB[22]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~575 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \my_regfile|register[25].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \my_regfile|register[26].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~576 (
// Equation(s):
// \my_regfile|data_readRegB[22]~576_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[22].df|q~q  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~576 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N25
dffeas \my_regfile|register[28].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \my_regfile|register[27].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~577 (
// Equation(s):
// \my_regfile|data_readRegB[22]~577_combout  = (\my_regfile|register[28].df|dffe_array[22].df|q~q  & (((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~577 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \my_regfile|register[30].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N5
dffeas \my_regfile|register[31].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~578 (
// Equation(s):
// \my_regfile|data_readRegB[22]~578_combout  = (\my_regfile|register[30].df|dffe_array[22].df|q~q  & (((\my_regfile|register[31].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~578 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N17
dffeas \my_regfile|register[29].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~579 (
// Equation(s):
// \my_regfile|data_readRegB[22]~579_combout  = (\my_regfile|data_readRegB[22]~578_combout  & ((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|data_readRegB[22]~578_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~579 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegB[22]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~580 (
// Equation(s):
// \my_regfile|data_readRegB[22]~580_combout  = (\my_regfile|data_readRegB[22]~575_combout  & (\my_regfile|data_readRegB[22]~576_combout  & (\my_regfile|data_readRegB[22]~577_combout  & \my_regfile|data_readRegB[22]~579_combout )))

	.dataa(\my_regfile|data_readRegB[22]~575_combout ),
	.datab(\my_regfile|data_readRegB[22]~576_combout ),
	.datac(\my_regfile|data_readRegB[22]~577_combout ),
	.datad(\my_regfile|data_readRegB[22]~579_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~580 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~581 (
// Equation(s):
// \my_regfile|data_readRegB[22]~581_combout  = (\my_regfile|data_readRegB[22]~570_combout  & (\my_regfile|data_readRegB[22]~565_combout  & (\my_regfile|data_readRegB[22]~562_combout  & \my_regfile|data_readRegB[22]~580_combout )))

	.dataa(\my_regfile|data_readRegB[22]~570_combout ),
	.datab(\my_regfile|data_readRegB[22]~565_combout ),
	.datac(\my_regfile|data_readRegB[22]~562_combout ),
	.datad(\my_regfile|data_readRegB[22]~580_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~581 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \my_processor|aluinput[22]~44 (
// Equation(s):
// \my_processor|aluinput[22]~44_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[22]~581_combout ) # 
// (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[22]~581_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[22]~44 .lut_mask = 16'hB8BB;
defparam \my_processor|aluinput[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder7|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder7|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[22]~728_combout  $ (\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout  $ (\my_processor|aluinput[22]~44_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[22]~728_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout ),
	.datad(\my_processor|aluinput[22]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder7|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder7|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder7|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \my_regfile|register[21].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N23
dffeas \my_regfile|register[22].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~638 (
// Equation(s):
// \my_regfile|data_readRegB[19]~638_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[19].df|q~q  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~638 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \my_regfile|register[24].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N11
dffeas \my_regfile|register[23].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~639 (
// Equation(s):
// \my_regfile|data_readRegB[19]~639_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[19].df|q~q  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~639 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \my_regfile|register[19].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \my_regfile|register[20].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~637 (
// Equation(s):
// \my_regfile|data_readRegB[19]~637_combout  = (\my_regfile|register[19].df|dffe_array[19].df|q~q  & (((\my_regfile|register[20].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~637 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[19]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N31
dffeas \my_regfile|register[17].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N29
dffeas \my_regfile|register[18].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~636 (
// Equation(s):
// \my_regfile|data_readRegB[19]~636_combout  = (\my_regfile|register[17].df|dffe_array[19].df|q~q  & (((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~636 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[19]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~640 (
// Equation(s):
// \my_regfile|data_readRegB[19]~640_combout  = (\my_regfile|data_readRegB[19]~638_combout  & (\my_regfile|data_readRegB[19]~639_combout  & (\my_regfile|data_readRegB[19]~637_combout  & \my_regfile|data_readRegB[19]~636_combout )))

	.dataa(\my_regfile|data_readRegB[19]~638_combout ),
	.datab(\my_regfile|data_readRegB[19]~639_combout ),
	.datac(\my_regfile|data_readRegB[19]~637_combout ),
	.datad(\my_regfile|data_readRegB[19]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~640 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \my_regfile|register[27].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N19
dffeas \my_regfile|register[28].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~642 (
// Equation(s):
// \my_regfile|data_readRegB[19]~642_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[19].df|q~q  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~642 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \my_regfile|register[26].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \my_regfile|register[25].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~641 (
// Equation(s):
// \my_regfile|data_readRegB[19]~641_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[19].df|q~q  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~641 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N27
dffeas \my_regfile|register[30].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N9
dffeas \my_regfile|register[31].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~644 (
// Equation(s):
// \my_regfile|data_readRegB[19]~644_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[19].df|q~q  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~644 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \my_regfile|register[29].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[19]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~643 (
// Equation(s):
// \my_regfile|data_readRegB[19]~643_combout  = (\my_regfile|register[29].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~5_combout ))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~643 .lut_mask = 16'hCFFF;
defparam \my_regfile|data_readRegB[19]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~645 (
// Equation(s):
// \my_regfile|data_readRegB[19]~645_combout  = (\my_regfile|data_readRegB[19]~642_combout  & (\my_regfile|data_readRegB[19]~641_combout  & (\my_regfile|data_readRegB[19]~644_combout  & \my_regfile|data_readRegB[19]~643_combout )))

	.dataa(\my_regfile|data_readRegB[19]~642_combout ),
	.datab(\my_regfile|data_readRegB[19]~641_combout ),
	.datac(\my_regfile|data_readRegB[19]~644_combout ),
	.datad(\my_regfile|data_readRegB[19]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~645 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \my_regfile|register[8].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \my_regfile|register[7].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~629 (
// Equation(s):
// \my_regfile|data_readRegB[19]~629_combout  = (\my_regfile|register[8].df|dffe_array[19].df|q~q  & (((\my_regfile|register[7].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~629 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[19]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \my_regfile|register[5].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N27
dffeas \my_regfile|register[6].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~628 (
// Equation(s):
// \my_regfile|data_readRegB[19]~628_combout  = (\my_regfile|register[5].df|dffe_array[19].df|q~q  & (((\my_regfile|register[6].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~628 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[19]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~626 (
// Equation(s):
// \my_regfile|data_readRegB[19]~626_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~626 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[19]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_regfile|register[4].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \my_regfile|register[2].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|register[1].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~625 (
// Equation(s):
// \my_regfile|data_readRegB[19]~625_combout  = (\my_regfile|register[2].df|dffe_array[19].df|q~q  & ((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~625 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[19]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~627 (
// Equation(s):
// \my_regfile|data_readRegB[19]~627_combout  = (\my_regfile|data_readRegB[19]~626_combout  & (\my_regfile|data_readRegB[19]~625_combout  & ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[19]~626_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|data_readRegB[19]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~627 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[19]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \my_regfile|register[11].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N9
dffeas \my_regfile|register[12].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~631 (
// Equation(s):
// \my_regfile|data_readRegB[19]~631_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[19].df|q~q  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~631 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \my_regfile|register[15].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N13
dffeas \my_regfile|register[16].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~633 (
// Equation(s):
// \my_regfile|data_readRegB[19]~633_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~633 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N9
dffeas \my_regfile|register[9].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N19
dffeas \my_regfile|register[10].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~630 (
// Equation(s):
// \my_regfile|data_readRegB[19]~630_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~630 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N23
dffeas \my_regfile|register[14].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N9
dffeas \my_regfile|register[13].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~632 (
// Equation(s):
// \my_regfile|data_readRegB[19]~632_combout  = (\my_regfile|register[14].df|dffe_array[19].df|q~q  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~combout ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~632 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[19]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~634 (
// Equation(s):
// \my_regfile|data_readRegB[19]~634_combout  = (\my_regfile|data_readRegB[19]~631_combout  & (\my_regfile|data_readRegB[19]~633_combout  & (\my_regfile|data_readRegB[19]~630_combout  & \my_regfile|data_readRegB[19]~632_combout )))

	.dataa(\my_regfile|data_readRegB[19]~631_combout ),
	.datab(\my_regfile|data_readRegB[19]~633_combout ),
	.datac(\my_regfile|data_readRegB[19]~630_combout ),
	.datad(\my_regfile|data_readRegB[19]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~634 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~635 (
// Equation(s):
// \my_regfile|data_readRegB[19]~635_combout  = (\my_regfile|data_readRegB[19]~629_combout  & (\my_regfile|data_readRegB[19]~628_combout  & (\my_regfile|data_readRegB[19]~627_combout  & \my_regfile|data_readRegB[19]~634_combout )))

	.dataa(\my_regfile|data_readRegB[19]~629_combout ),
	.datab(\my_regfile|data_readRegB[19]~628_combout ),
	.datac(\my_regfile|data_readRegB[19]~627_combout ),
	.datad(\my_regfile|data_readRegB[19]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~635 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~646 (
// Equation(s):
// \my_regfile|data_readRegB[19]~646_combout  = ((\my_regfile|data_readRegB[19]~640_combout  & (\my_regfile|data_readRegB[19]~645_combout  & \my_regfile|data_readRegB[19]~635_combout ))) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[19]~640_combout ),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[19]~645_combout ),
	.datad(\my_regfile|data_readRegB[19]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~646 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegB[19]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \my_processor|aluinput[19]~60 (
// Equation(s):
// \my_processor|aluinput[19]~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[19]~646_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|data_readRegB[19]~646_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[19]~60 .lut_mask = 16'hBA8A;
defparam \my_processor|aluinput[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder4|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder4|C_out~0_combout  = (\my_regfile|data_readRegA[19]~725_combout  & ((\my_processor|my_alu|csa|adder2|adder3|C_out~0_combout ) # (\my_processor|aluinput[19]~60_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[19]~725_combout  & (\my_processor|my_alu|csa|adder2|adder3|C_out~0_combout  & (\my_processor|aluinput[19]~60_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~725_combout ),
	.datab(\my_processor|aluinput[19]~60_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder3|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder4|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder2|adder4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder5|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder5|C_out~0_combout  = (\my_regfile|data_readRegA[20]~726_combout  & ((\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[20]~46_combout )))) # 
// (!\my_regfile|data_readRegA[20]~726_combout  & (\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[20]~46_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[20]~46_combout ),
	.datac(\my_regfile|data_readRegA[20]~726_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder5|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder6|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder6|C_out~0_combout  = (\my_regfile|data_readRegA[21]~727_combout  & ((\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout ) # (\my_processor|aluinput[21]~45_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[21]~727_combout  & (\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout  & (\my_processor|aluinput[21]~45_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[21]~45_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[21]~727_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder6|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder7|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder7|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[22]~728_combout  $ (\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout  $ (\my_processor|aluinput[22]~44_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[22]~728_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout ),
	.datad(\my_processor|aluinput[22]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder7|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder7|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder7|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \my_processor|my_alu|mux1[22]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[22]|or1~0_combout  = (\my_processor|aluinput[22]~44_combout  & ((\my_regfile|data_readRegA[22]~728_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[22]~44_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[22]~728_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[22]~44_combout ),
	.datad(\my_regfile|data_readRegA[22]~728_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[22]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[22]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[22]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \my_regfile|register[3].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|register[2].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|register[1].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~221 (
// Equation(s):
// \my_regfile|data_readRegA[3]~221_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[3].df|q~q  & ((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~221 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \my_regfile|register[4].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~222 (
// Equation(s):
// \my_regfile|data_readRegA[3]~222_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~222 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegA[3]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~223 (
// Equation(s):
// \my_regfile|data_readRegA[3]~223_combout  = (\my_regfile|data_readRegA[3]~221_combout  & (\my_regfile|data_readRegA[3]~222_combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|data_readRegA[3]~221_combout ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[3]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~223 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[3]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \my_regfile|register[6].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \my_regfile|register[5].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~224 (
// Equation(s):
// \my_regfile|data_readRegA[3]~224_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[3].df|q~q  & ((\my_regfile|register[5].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~224 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[3]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|register[7].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~225 (
// Equation(s):
// \my_regfile|data_readRegA[3]~225_combout  = (\my_regfile|register[8].df|dffe_array[3].df|q~q  & (((\my_regfile|register[7].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d1|and7~combout ))) # (!\my_regfile|register[8].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~225 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N21
dffeas \my_regfile|register[10].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N19
dffeas \my_regfile|register[9].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~226 (
// Equation(s):
// \my_regfile|data_readRegA[3]~226_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[3].df|q~q  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~226 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N5
dffeas \my_regfile|register[16].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \my_regfile|register[15].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~229 (
// Equation(s):
// \my_regfile|data_readRegA[3]~229_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[3].df|q~q  & ((\my_regfile|register[15].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~229 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \my_regfile|register[12].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N7
dffeas \my_regfile|register[11].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~227 (
// Equation(s):
// \my_regfile|data_readRegA[3]~227_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[3].df|q~q  & ((\my_regfile|register[11].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~227 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N29
dffeas \my_regfile|register[14].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N11
dffeas \my_regfile|register[13].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~228 (
// Equation(s):
// \my_regfile|data_readRegA[3]~228_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[3].df|q~q  & ((\my_regfile|register[13].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~228 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~230 (
// Equation(s):
// \my_regfile|data_readRegA[3]~230_combout  = (\my_regfile|data_readRegA[3]~226_combout  & (\my_regfile|data_readRegA[3]~229_combout  & (\my_regfile|data_readRegA[3]~227_combout  & \my_regfile|data_readRegA[3]~228_combout )))

	.dataa(\my_regfile|data_readRegA[3]~226_combout ),
	.datab(\my_regfile|data_readRegA[3]~229_combout ),
	.datac(\my_regfile|data_readRegA[3]~227_combout ),
	.datad(\my_regfile|data_readRegA[3]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~231 (
// Equation(s):
// \my_regfile|data_readRegA[3]~231_combout  = (\my_regfile|data_readRegA[3]~223_combout  & (\my_regfile|data_readRegA[3]~224_combout  & (\my_regfile|data_readRegA[3]~225_combout  & \my_regfile|data_readRegA[3]~230_combout )))

	.dataa(\my_regfile|data_readRegA[3]~223_combout ),
	.datab(\my_regfile|data_readRegA[3]~224_combout ),
	.datac(\my_regfile|data_readRegA[3]~225_combout ),
	.datad(\my_regfile|data_readRegA[3]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~231 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \my_regfile|register[29].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \my_regfile|register[31].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \my_regfile|register[30].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~239 (
// Equation(s):
// \my_regfile|data_readRegA[3]~239_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[3].df|q~q  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~239 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[3]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~240 (
// Equation(s):
// \my_regfile|data_readRegA[3]~240_combout  = (\my_regfile|data_readRegA[3]~239_combout  & ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[3]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~240 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegA[3]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N23
dffeas \my_regfile|register[28].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N29
dffeas \my_regfile|register[27].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~238 (
// Equation(s):
// \my_regfile|data_readRegA[3]~238_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[3].df|q~q  & ((\my_regfile|register[27].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~238 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \my_regfile|register[26].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \my_regfile|register[25].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~237 (
// Equation(s):
// \my_regfile|data_readRegA[3]~237_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[3].df|q~q  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~237 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \my_regfile|register[24].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \my_regfile|register[23].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~235 (
// Equation(s):
// \my_regfile|data_readRegA[3]~235_combout  = (\my_regfile|register[24].df|dffe_array[3].df|q~q  & (((\my_regfile|register[23].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~235 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N31
dffeas \my_regfile|register[19].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \my_regfile|register[20].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~233 (
// Equation(s):
// \my_regfile|data_readRegA[3]~233_combout  = (\my_regfile|register[19].df|dffe_array[3].df|q~q  & (((\my_regfile|register[20].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~233 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N23
dffeas \my_regfile|register[17].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N13
dffeas \my_regfile|register[18].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~232 (
// Equation(s):
// \my_regfile|data_readRegA[3]~232_combout  = (\my_regfile|register[17].df|dffe_array[3].df|q~q  & (((\my_regfile|register[18].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~232 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \my_regfile|register[21].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \my_regfile|register[22].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~234 (
// Equation(s):
// \my_regfile|data_readRegA[3]~234_combout  = (\my_regfile|register[21].df|dffe_array[3].df|q~q  & (((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~234 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~236 (
// Equation(s):
// \my_regfile|data_readRegA[3]~236_combout  = (\my_regfile|data_readRegA[3]~235_combout  & (\my_regfile|data_readRegA[3]~233_combout  & (\my_regfile|data_readRegA[3]~232_combout  & \my_regfile|data_readRegA[3]~234_combout )))

	.dataa(\my_regfile|data_readRegA[3]~235_combout ),
	.datab(\my_regfile|data_readRegA[3]~233_combout ),
	.datac(\my_regfile|data_readRegA[3]~232_combout ),
	.datad(\my_regfile|data_readRegA[3]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~236 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~241 (
// Equation(s):
// \my_regfile|data_readRegA[3]~241_combout  = (\my_regfile|data_readRegA[3]~240_combout  & (\my_regfile|data_readRegA[3]~238_combout  & (\my_regfile|data_readRegA[3]~237_combout  & \my_regfile|data_readRegA[3]~236_combout )))

	.dataa(\my_regfile|data_readRegA[3]~240_combout ),
	.datab(\my_regfile|data_readRegA[3]~238_combout ),
	.datac(\my_regfile|data_readRegA[3]~237_combout ),
	.datad(\my_regfile|data_readRegA[3]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~242 (
// Equation(s):
// \my_regfile|data_readRegA[3]~242_combout  = ((\my_regfile|data_readRegA[3]~231_combout  & \my_regfile|data_readRegA[3]~241_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[3]~231_combout ),
	.datad(\my_regfile|data_readRegA[3]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~242 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[3]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[3].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|data_readRegA[3]~242_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_regfile|data_readRegA[5]~330_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[3]~242_combout ),
	.datad(\my_regfile|data_readRegA[5]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[3].mux1|or1~0 .lut_mask = 16'hF5B1;
defparam \my_processor|my_alu|left|second_loop[3].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \my_regfile|register[6].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \my_regfile|register[5].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~334 (
// Equation(s):
// \my_regfile|data_readRegA[4]~334_combout  = (\my_regfile|register[6].df|dffe_array[4].df|q~q  & (((\my_regfile|register[5].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~334 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_regfile|register[8].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[8].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[8].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[4].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[8].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|register[8].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \my_regfile|register[7].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~335 (
// Equation(s):
// \my_regfile|data_readRegA[4]~335_combout  = (\my_regfile|register[8].df|dffe_array[4].df|q~q  & (((\my_regfile|register[7].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~335 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~336 (
// Equation(s):
// \my_regfile|data_readRegA[4]~336_combout  = (\my_regfile|data_readRegA[4]~334_combout  & \my_regfile|data_readRegA[4]~335_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[4]~334_combout ),
	.datad(\my_regfile|data_readRegA[4]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~336 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[4]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \my_regfile|register[4].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~332 (
// Equation(s):
// \my_regfile|data_readRegA[4]~332_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d0|d1|and4~combout ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~332 .lut_mask = 16'h00CF;
defparam \my_regfile|data_readRegA[4]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \my_regfile|register[3].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N7
dffeas \my_regfile|register[1].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[4].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \my_regfile|register[2].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~331 (
// Equation(s):
// \my_regfile|data_readRegA[4]~331_combout  = (\my_regfile|register[1].df|dffe_array[4].df|q~q  & (((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~331 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~333 (
// Equation(s):
// \my_regfile|data_readRegA[4]~333_combout  = (\my_regfile|data_readRegA[4]~332_combout  & (\my_regfile|data_readRegA[4]~331_combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[4]~332_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|data_readRegA[4]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~333 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[4]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \my_regfile|register[10].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \my_regfile|register[9].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~337 (
// Equation(s):
// \my_regfile|data_readRegA[4]~337_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[4].df|q~q  & ((\my_regfile|register[9].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~337 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \my_regfile|register[14].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \my_regfile|register[13].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~339 (
// Equation(s):
// \my_regfile|data_readRegA[4]~339_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[4].df|q~q  & ((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~339 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N17
dffeas \my_regfile|register[12].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \my_regfile|register[11].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~338 (
// Equation(s):
// \my_regfile|data_readRegA[4]~338_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[4].df|q~q  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~338 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[4]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \my_regfile|register[16].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N7
dffeas \my_regfile|register[15].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~340 (
// Equation(s):
// \my_regfile|data_readRegA[4]~340_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[4].df|q~q  & ((\my_regfile|register[15].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~340 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~341 (
// Equation(s):
// \my_regfile|data_readRegA[4]~341_combout  = (\my_regfile|data_readRegA[4]~337_combout  & (\my_regfile|data_readRegA[4]~339_combout  & (\my_regfile|data_readRegA[4]~338_combout  & \my_regfile|data_readRegA[4]~340_combout )))

	.dataa(\my_regfile|data_readRegA[4]~337_combout ),
	.datab(\my_regfile|data_readRegA[4]~339_combout ),
	.datac(\my_regfile|data_readRegA[4]~338_combout ),
	.datad(\my_regfile|data_readRegA[4]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~341 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \my_regfile|register[22].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \my_regfile|register[21].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~344 (
// Equation(s):
// \my_regfile|data_readRegA[4]~344_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[4].df|q~q  & ((\my_regfile|register[21].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~344 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \my_regfile|register[20].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \my_regfile|register[19].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~343 (
// Equation(s):
// \my_regfile|data_readRegA[4]~343_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[4].df|q~q  & ((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~343 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|register[18].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \my_regfile|register[17].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~342 (
// Equation(s):
// \my_regfile|data_readRegA[4]~342_combout  = (\my_regfile|register[18].df|dffe_array[4].df|q~q  & (((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~342 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \my_regfile|register[24].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \my_regfile|register[23].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~345 (
// Equation(s):
// \my_regfile|data_readRegA[4]~345_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~345 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[4]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~346 (
// Equation(s):
// \my_regfile|data_readRegA[4]~346_combout  = (\my_regfile|data_readRegA[4]~344_combout  & (\my_regfile|data_readRegA[4]~343_combout  & (\my_regfile|data_readRegA[4]~342_combout  & \my_regfile|data_readRegA[4]~345_combout )))

	.dataa(\my_regfile|data_readRegA[4]~344_combout ),
	.datab(\my_regfile|data_readRegA[4]~343_combout ),
	.datac(\my_regfile|data_readRegA[4]~342_combout ),
	.datad(\my_regfile|data_readRegA[4]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~346 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \my_regfile|register[26].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~347 (
// Equation(s):
// \my_regfile|data_readRegA[4]~347_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[4].df|q~q  & ((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~347 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N13
dffeas \my_regfile|register[28].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N31
dffeas \my_regfile|register[27].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~348 (
// Equation(s):
// \my_regfile|data_readRegA[4]~348_combout  = (\my_regfile|register[28].df|dffe_array[4].df|q~q  & (((\my_regfile|register[27].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~348 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \my_regfile|register[29].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N27
dffeas \my_regfile|register[30].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \my_regfile|register[31].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~349 (
// Equation(s):
// \my_regfile|data_readRegA[4]~349_combout  = (\my_regfile|register[30].df|dffe_array[4].df|q~q  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~349 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[4]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~350 (
// Equation(s):
// \my_regfile|data_readRegA[4]~350_combout  = (\my_regfile|data_readRegA[4]~349_combout  & ((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[4]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~350 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[4]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~351 (
// Equation(s):
// \my_regfile|data_readRegA[4]~351_combout  = (\my_regfile|data_readRegA[4]~346_combout  & (\my_regfile|data_readRegA[4]~347_combout  & (\my_regfile|data_readRegA[4]~348_combout  & \my_regfile|data_readRegA[4]~350_combout )))

	.dataa(\my_regfile|data_readRegA[4]~346_combout ),
	.datab(\my_regfile|data_readRegA[4]~347_combout ),
	.datac(\my_regfile|data_readRegA[4]~348_combout ),
	.datad(\my_regfile|data_readRegA[4]~350_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~351 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~352 (
// Equation(s):
// \my_regfile|data_readRegA[4]~352_combout  = (\my_regfile|data_readRegA[4]~336_combout  & (\my_regfile|data_readRegA[4]~333_combout  & (\my_regfile|data_readRegA[4]~341_combout  & \my_regfile|data_readRegA[4]~351_combout )))

	.dataa(\my_regfile|data_readRegA[4]~336_combout ),
	.datab(\my_regfile|data_readRegA[4]~333_combout ),
	.datac(\my_regfile|data_readRegA[4]~341_combout ),
	.datad(\my_regfile|data_readRegA[4]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~352 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \my_regfile|register[30].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \my_regfile|register[31].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~152 (
// Equation(s):
// \my_regfile|data_readRegB[6]~152_combout  = (\my_regfile|register[30].df|dffe_array[6].df|q~q  & (((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~152 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N3
dffeas \my_regfile|register[29].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~153 (
// Equation(s):
// \my_regfile|data_readRegB[6]~153_combout  = (\my_regfile|data_readRegB[6]~152_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|data_readRegB[6]~152_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~153 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \my_regfile|register[21].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \my_regfile|register[22].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~146 (
// Equation(s):
// \my_regfile|data_readRegB[6]~146_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[6].df|q~q  & ((\my_regfile|register[22].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~146 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N3
dffeas \my_regfile|register[19].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \my_regfile|register[20].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~145 (
// Equation(s):
// \my_regfile|data_readRegB[6]~145_combout  = (\my_regfile|register[19].df|dffe_array[6].df|q~q  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|d1|d3|and3~combout ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~145 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \my_regfile|register[23].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \my_regfile|register[24].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~147 (
// Equation(s):
// \my_regfile|data_readRegB[6]~147_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[6].df|q~q  & ((\my_regfile|register[23].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~147 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \my_regfile|register[17].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \my_regfile|register[18].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~144 (
// Equation(s):
// \my_regfile|data_readRegB[6]~144_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[6].df|q~q  & ((\my_regfile|register[17].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~144 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~148 (
// Equation(s):
// \my_regfile|data_readRegB[6]~148_combout  = (\my_regfile|data_readRegB[6]~146_combout  & (\my_regfile|data_readRegB[6]~145_combout  & (\my_regfile|data_readRegB[6]~147_combout  & \my_regfile|data_readRegB[6]~144_combout )))

	.dataa(\my_regfile|data_readRegB[6]~146_combout ),
	.datab(\my_regfile|data_readRegB[6]~145_combout ),
	.datac(\my_regfile|data_readRegB[6]~147_combout ),
	.datad(\my_regfile|data_readRegB[6]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~148 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \my_regfile|register[25].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \my_regfile|d1|d1|and1~0 (
// Equation(s):
// \my_regfile|d1|d1|and1~0_combout  = (!\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_processor|c1|ad4~combout  & (\my_processor|ctrl_readRegB[0]~14_combout )) # (!\my_processor|c1|ad4~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [12])))))

	.dataa(\my_processor|ctrl_readRegB[0]~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1~0 .lut_mask = 16'h00AC;
defparam \my_regfile|d1|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~149 (
// Equation(s):
// \my_regfile|data_readRegB[6]~149_combout  = (\my_processor|ctrl_readRegB[2]~16_combout ) # ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d1|and1~0_combout ) # (!\my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_regfile|d1|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~149 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegB[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \my_regfile|register[26].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \my_regfile|register[27].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \my_regfile|register[28].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~150 (
// Equation(s):
// \my_regfile|data_readRegB[6]~150_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[6].df|q~q  & ((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~150 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~151 (
// Equation(s):
// \my_regfile|data_readRegB[6]~151_combout  = (\my_regfile|data_readRegB[6]~149_combout  & (\my_regfile|data_readRegB[6]~150_combout  & ((\my_regfile|register[26].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|data_readRegB[6]~149_combout ),
	.datac(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|data_readRegB[6]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~151 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \my_regfile|register[5].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \my_regfile|register[6].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~136 (
// Equation(s):
// \my_regfile|data_readRegB[6]~136_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[6].df|q~q  & ((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~136 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|register[8].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[6].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[6].df|q~feeder_combout  = \my_processor|data_writeReg[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[6].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[6].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[6].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|register[7].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[6].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~137 (
// Equation(s):
// \my_regfile|data_readRegB[6]~137_combout  = (\my_regfile|register[8].df|dffe_array[6].df|q~q  & (((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|d1|d1|and7~combout ),
	.datad(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~137 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \my_regfile|register[4].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|register[3].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~134 (
// Equation(s):
// \my_regfile|data_readRegB[6]~134_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~134 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \my_regfile|register[1].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \my_regfile|register[2].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~133 (
// Equation(s):
// \my_regfile|data_readRegB[6]~133_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[6].df|q~q  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~133 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~135 (
// Equation(s):
// \my_regfile|data_readRegB[6]~135_combout  = (\my_regfile|data_readRegB[6]~134_combout  & (\my_regfile|data_readRegB[6]~133_combout  & ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|data_readRegB[6]~134_combout ),
	.datad(\my_regfile|data_readRegB[6]~133_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~135 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \my_regfile|register[10].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~138 (
// Equation(s):
// \my_regfile|data_readRegB[6]~138_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[6].df|q~q  & ((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~138 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \my_regfile|register[16].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \my_regfile|register[15].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~141 (
// Equation(s):
// \my_regfile|data_readRegB[6]~141_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[6].df|q~q  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~141 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \my_regfile|register[12].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N19
dffeas \my_regfile|register[11].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~139 (
// Equation(s):
// \my_regfile|data_readRegB[6]~139_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[6].df|q~q  & ((\my_regfile|register[11].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~139 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N3
dffeas \my_regfile|register[13].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N5
dffeas \my_regfile|register[14].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~140 (
// Equation(s):
// \my_regfile|data_readRegB[6]~140_combout  = (\my_regfile|register[13].df|dffe_array[6].df|q~q  & (((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~140 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~142 (
// Equation(s):
// \my_regfile|data_readRegB[6]~142_combout  = (\my_regfile|data_readRegB[6]~138_combout  & (\my_regfile|data_readRegB[6]~141_combout  & (\my_regfile|data_readRegB[6]~139_combout  & \my_regfile|data_readRegB[6]~140_combout )))

	.dataa(\my_regfile|data_readRegB[6]~138_combout ),
	.datab(\my_regfile|data_readRegB[6]~141_combout ),
	.datac(\my_regfile|data_readRegB[6]~139_combout ),
	.datad(\my_regfile|data_readRegB[6]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~142 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~143 (
// Equation(s):
// \my_regfile|data_readRegB[6]~143_combout  = (\my_regfile|data_readRegB[6]~136_combout  & (\my_regfile|data_readRegB[6]~137_combout  & (\my_regfile|data_readRegB[6]~135_combout  & \my_regfile|data_readRegB[6]~142_combout )))

	.dataa(\my_regfile|data_readRegB[6]~136_combout ),
	.datab(\my_regfile|data_readRegB[6]~137_combout ),
	.datac(\my_regfile|data_readRegB[6]~135_combout ),
	.datad(\my_regfile|data_readRegB[6]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~143 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~154 (
// Equation(s):
// \my_regfile|data_readRegB[6]~154_combout  = (\my_regfile|data_readRegB[6]~153_combout  & (\my_regfile|data_readRegB[6]~148_combout  & (\my_regfile|data_readRegB[6]~151_combout  & \my_regfile|data_readRegB[6]~143_combout )))

	.dataa(\my_regfile|data_readRegB[6]~153_combout ),
	.datab(\my_regfile|data_readRegB[6]~148_combout ),
	.datac(\my_regfile|data_readRegB[6]~151_combout ),
	.datad(\my_regfile|data_readRegB[6]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~154 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~778 (
// Equation(s):
// \my_regfile|data_readRegB[6]~778_combout  = (\my_regfile|data_readRegB[6]~154_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~778_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~778 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegB[6]~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \my_regfile|register[27].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \my_regfile|register[28].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~194 (
// Equation(s):
// \my_regfile|data_readRegB[8]~194_combout  = (\my_regfile|register[27].df|dffe_array[8].df|q~q  & (((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~194 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \my_regfile|register[25].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \my_regfile|register[26].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~193 (
// Equation(s):
// \my_regfile|data_readRegB[8]~193_combout  = (\my_regfile|register[25].df|dffe_array[8].df|q~q  & (((\my_regfile|register[26].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~193 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \my_regfile|register[21].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \my_regfile|register[22].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~190 (
// Equation(s):
// \my_regfile|data_readRegB[8]~190_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[8].df|q~q  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~190 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \my_regfile|register[17].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|register[18].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~188 (
// Equation(s):
// \my_regfile|data_readRegB[8]~188_combout  = (\my_regfile|register[17].df|dffe_array[8].df|q~q  & (((\my_regfile|register[18].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~188 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \my_regfile|register[24].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \my_regfile|register[23].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~191 (
// Equation(s):
// \my_regfile|data_readRegB[8]~191_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[8].df|q~q  & ((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~191 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \my_regfile|register[19].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \my_regfile|register[20].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~189 (
// Equation(s):
// \my_regfile|data_readRegB[8]~189_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~189 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~192 (
// Equation(s):
// \my_regfile|data_readRegB[8]~192_combout  = (\my_regfile|data_readRegB[8]~190_combout  & (\my_regfile|data_readRegB[8]~188_combout  & (\my_regfile|data_readRegB[8]~191_combout  & \my_regfile|data_readRegB[8]~189_combout )))

	.dataa(\my_regfile|data_readRegB[8]~190_combout ),
	.datab(\my_regfile|data_readRegB[8]~188_combout ),
	.datac(\my_regfile|data_readRegB[8]~191_combout ),
	.datad(\my_regfile|data_readRegB[8]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~192 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N19
dffeas \my_regfile|register[30].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N13
dffeas \my_regfile|register[31].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~195 (
// Equation(s):
// \my_regfile|data_readRegB[8]~195_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[8].df|q~q  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~195 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \my_regfile|register[29].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~196 (
// Equation(s):
// \my_regfile|data_readRegB[8]~196_combout  = (\my_regfile|data_readRegB[8]~195_combout  & ((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|data_readRegB[8]~195_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~196 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegB[8]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~197 (
// Equation(s):
// \my_regfile|data_readRegB[8]~197_combout  = (\my_regfile|data_readRegB[8]~194_combout  & (\my_regfile|data_readRegB[8]~193_combout  & (\my_regfile|data_readRegB[8]~192_combout  & \my_regfile|data_readRegB[8]~196_combout )))

	.dataa(\my_regfile|data_readRegB[8]~194_combout ),
	.datab(\my_regfile|data_readRegB[8]~193_combout ),
	.datac(\my_regfile|data_readRegB[8]~192_combout ),
	.datad(\my_regfile|data_readRegB[8]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~197 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \my_regfile|register[6].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~180 (
// Equation(s):
// \my_regfile|data_readRegB[8]~180_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[8].df|q~q  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~180 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|register[8].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[7].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \my_regfile|register[7].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~181 (
// Equation(s):
// \my_regfile|data_readRegB[8]~181_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[8].df|q~q  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d2|and0~combout ),
	.datad(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~181 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N5
dffeas \my_regfile|register[16].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N3
dffeas \my_regfile|register[15].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~185 (
// Equation(s):
// \my_regfile|data_readRegB[8]~185_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[8].df|q~q  & ((\my_regfile|register[15].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~185 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N31
dffeas \my_regfile|register[9].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \my_regfile|register[10].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~182 (
// Equation(s):
// \my_regfile|data_readRegB[8]~182_combout  = (\my_regfile|register[9].df|dffe_array[8].df|q~q  & (((\my_regfile|register[10].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~182 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N13
dffeas \my_regfile|register[14].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N15
dffeas \my_regfile|register[13].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~184 (
// Equation(s):
// \my_regfile|data_readRegB[8]~184_combout  = (\my_regfile|register[14].df|dffe_array[8].df|q~q  & (((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~184 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \my_regfile|register[11].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N25
dffeas \my_regfile|register[12].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~183 (
// Equation(s):
// \my_regfile|data_readRegB[8]~183_combout  = (\my_regfile|register[11].df|dffe_array[8].df|q~q  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~183 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~186 (
// Equation(s):
// \my_regfile|data_readRegB[8]~186_combout  = (\my_regfile|data_readRegB[8]~185_combout  & (\my_regfile|data_readRegB[8]~182_combout  & (\my_regfile|data_readRegB[8]~184_combout  & \my_regfile|data_readRegB[8]~183_combout )))

	.dataa(\my_regfile|data_readRegB[8]~185_combout ),
	.datab(\my_regfile|data_readRegB[8]~182_combout ),
	.datac(\my_regfile|data_readRegB[8]~184_combout ),
	.datad(\my_regfile|data_readRegB[8]~183_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \my_regfile|register[4].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|register[3].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~178 (
// Equation(s):
// \my_regfile|data_readRegB[8]~178_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~178 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \my_regfile|register[1].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \my_regfile|register[2].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~177 (
// Equation(s):
// \my_regfile|data_readRegB[8]~177_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[8].df|q~q  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~177 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~179 (
// Equation(s):
// \my_regfile|data_readRegB[8]~179_combout  = (\my_regfile|data_readRegB[8]~178_combout  & (\my_regfile|data_readRegB[8]~177_combout  & ((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[8]~178_combout ),
	.datad(\my_regfile|data_readRegB[8]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~179 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~187 (
// Equation(s):
// \my_regfile|data_readRegB[8]~187_combout  = (\my_regfile|data_readRegB[8]~180_combout  & (\my_regfile|data_readRegB[8]~181_combout  & (\my_regfile|data_readRegB[8]~186_combout  & \my_regfile|data_readRegB[8]~179_combout )))

	.dataa(\my_regfile|data_readRegB[8]~180_combout ),
	.datab(\my_regfile|data_readRegB[8]~181_combout ),
	.datac(\my_regfile|data_readRegB[8]~186_combout ),
	.datad(\my_regfile|data_readRegB[8]~179_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~187 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~198 (
// Equation(s):
// \my_regfile|data_readRegB[8]~198_combout  = ((\my_regfile|data_readRegB[8]~197_combout  & \my_regfile|data_readRegB[8]~187_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[8]~197_combout ),
	.datac(\my_regfile|data_readRegB[8]~187_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~198 .lut_mask = 16'hC0FF;
defparam \my_regfile|data_readRegB[8]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \my_regfile|register[8].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~247 (
// Equation(s):
// \my_regfile|data_readRegB[11]~247_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[11].df|q~q  & ((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~247 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \my_regfile|register[5].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \my_regfile|register[6].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~246 (
// Equation(s):
// \my_regfile|data_readRegB[11]~246_combout  = (\my_regfile|register[5].df|dffe_array[11].df|q~q  & (((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~246 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \my_regfile|register[4].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N7
dffeas \my_regfile|register[2].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \my_regfile|register[1].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~243 (
// Equation(s):
// \my_regfile|data_readRegB[11]~243_combout  = (\my_regfile|register[2].df|dffe_array[11].df|q~q  & (((\my_regfile|register[1].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~243 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \my_regfile|register[3].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~244 (
// Equation(s):
// \my_regfile|data_readRegB[11]~244_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~244 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~245 (
// Equation(s):
// \my_regfile|data_readRegB[11]~245_combout  = (\my_regfile|data_readRegB[11]~243_combout  & (\my_regfile|data_readRegB[11]~244_combout  & ((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|data_readRegB[11]~243_combout ),
	.datad(\my_regfile|data_readRegB[11]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~245 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \my_regfile|register[9].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \my_regfile|register[10].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~248 (
// Equation(s):
// \my_regfile|data_readRegB[11]~248_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[11].df|q~q  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~248 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N11
dffeas \my_regfile|register[12].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N13
dffeas \my_regfile|register[11].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~249 (
// Equation(s):
// \my_regfile|data_readRegB[11]~249_combout  = (\my_regfile|register[12].df|dffe_array[11].df|q~q  & ((\my_regfile|register[11].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d1|d2|and3~combout ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~249 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N27
dffeas \my_regfile|register[15].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N29
dffeas \my_regfile|register[16].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~251 (
// Equation(s):
// \my_regfile|data_readRegB[11]~251_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[11].df|q~q  & ((\my_regfile|register[15].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~251 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N7
dffeas \my_regfile|register[14].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N29
dffeas \my_regfile|register[13].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~250 (
// Equation(s):
// \my_regfile|data_readRegB[11]~250_combout  = (\my_regfile|register[14].df|dffe_array[11].df|q~q  & (((\my_regfile|register[13].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~250 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~252 (
// Equation(s):
// \my_regfile|data_readRegB[11]~252_combout  = (\my_regfile|data_readRegB[11]~248_combout  & (\my_regfile|data_readRegB[11]~249_combout  & (\my_regfile|data_readRegB[11]~251_combout  & \my_regfile|data_readRegB[11]~250_combout )))

	.dataa(\my_regfile|data_readRegB[11]~248_combout ),
	.datab(\my_regfile|data_readRegB[11]~249_combout ),
	.datac(\my_regfile|data_readRegB[11]~251_combout ),
	.datad(\my_regfile|data_readRegB[11]~250_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~252 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~253 (
// Equation(s):
// \my_regfile|data_readRegB[11]~253_combout  = (\my_regfile|data_readRegB[11]~247_combout  & (\my_regfile|data_readRegB[11]~246_combout  & (\my_regfile|data_readRegB[11]~245_combout  & \my_regfile|data_readRegB[11]~252_combout )))

	.dataa(\my_regfile|data_readRegB[11]~247_combout ),
	.datab(\my_regfile|data_readRegB[11]~246_combout ),
	.datac(\my_regfile|data_readRegB[11]~245_combout ),
	.datad(\my_regfile|data_readRegB[11]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~253 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N11
dffeas \my_regfile|register[27].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N9
dffeas \my_regfile|register[28].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~260 (
// Equation(s):
// \my_regfile|data_readRegB[11]~260_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[11].df|q~q  & ((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~260 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|register[17].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \my_regfile|register[18].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~254 (
// Equation(s):
// \my_regfile|data_readRegB[11]~254_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[11].df|q~q  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~254 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N23
dffeas \my_regfile|register[23].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \my_regfile|register[24].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~257 (
// Equation(s):
// \my_regfile|data_readRegB[11]~257_combout  = (\my_regfile|register[23].df|dffe_array[11].df|q~q  & (((\my_regfile|register[24].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~257 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \my_regfile|register[20].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \my_regfile|register[19].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~255 (
// Equation(s):
// \my_regfile|data_readRegB[11]~255_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[11].df|q~q  & ((\my_regfile|register[20].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~255 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \my_regfile|register[21].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \my_regfile|register[22].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~256 (
// Equation(s):
// \my_regfile|data_readRegB[11]~256_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[11].df|q~q  & ((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~256 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~258 (
// Equation(s):
// \my_regfile|data_readRegB[11]~258_combout  = (\my_regfile|data_readRegB[11]~254_combout  & (\my_regfile|data_readRegB[11]~257_combout  & (\my_regfile|data_readRegB[11]~255_combout  & \my_regfile|data_readRegB[11]~256_combout )))

	.dataa(\my_regfile|data_readRegB[11]~254_combout ),
	.datab(\my_regfile|data_readRegB[11]~257_combout ),
	.datac(\my_regfile|data_readRegB[11]~255_combout ),
	.datad(\my_regfile|data_readRegB[11]~256_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~258 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \my_regfile|register[25].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \my_regfile|register[26].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~259 (
// Equation(s):
// \my_regfile|data_readRegB[11]~259_combout  = (\my_regfile|register[25].df|dffe_array[11].df|q~q  & (((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~259 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[11]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \my_regfile|register[29].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \my_regfile|register[31].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[11].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \my_regfile|register[30].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~261 (
// Equation(s):
// \my_regfile|data_readRegB[11]~261_combout  = (\my_regfile|register[31].df|dffe_array[11].df|q~q  & (((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~261 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[11]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~262 (
// Equation(s):
// \my_regfile|data_readRegB[11]~262_combout  = (\my_regfile|data_readRegB[11]~261_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~262 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[11]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~263 (
// Equation(s):
// \my_regfile|data_readRegB[11]~263_combout  = (\my_regfile|data_readRegB[11]~260_combout  & (\my_regfile|data_readRegB[11]~258_combout  & (\my_regfile|data_readRegB[11]~259_combout  & \my_regfile|data_readRegB[11]~262_combout )))

	.dataa(\my_regfile|data_readRegB[11]~260_combout ),
	.datab(\my_regfile|data_readRegB[11]~258_combout ),
	.datac(\my_regfile|data_readRegB[11]~259_combout ),
	.datad(\my_regfile|data_readRegB[11]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~263 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~264 (
// Equation(s):
// \my_regfile|data_readRegB[11]~264_combout  = ((\my_regfile|data_readRegB[11]~253_combout  & \my_regfile|data_readRegB[11]~263_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[11]~253_combout ),
	.datad(\my_regfile|data_readRegB[11]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~264 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[11]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[11]~264_combout ,\my_regfile|data_readRegB[10]~242_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[11]~19 (
// Equation(s):
// \my_processor|data_writeReg[11]~19_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[11]|or1~8_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [11]))))

	.dataa(\my_processor|my_alu|mux4[11]|or1~8_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~19 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \my_regfile|register[7].df|dffe_array[11].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~93 (
// Equation(s):
// \my_regfile|data_readRegA[11]~93_combout  = (\my_regfile|register[7].df|dffe_array[11].df|q~q  & (((\my_regfile|register[8].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~93 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~92 (
// Equation(s):
// \my_regfile|data_readRegA[11]~92_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[11].df|q~q  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~92 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~94 (
// Equation(s):
// \my_regfile|data_readRegA[11]~94_combout  = (\my_regfile|data_readRegA[11]~93_combout  & \my_regfile|data_readRegA[11]~92_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~93_combout ),
	.datad(\my_regfile|data_readRegA[11]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~94 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~90 (
// Equation(s):
// \my_regfile|data_readRegA[11]~90_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|d0|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~90 .lut_mask = 16'h3303;
defparam \my_regfile|data_readRegA[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~89 (
// Equation(s):
// \my_regfile|data_readRegA[11]~89_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[11].df|q~q  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~89 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~91 (
// Equation(s):
// \my_regfile|data_readRegA[11]~91_combout  = (\my_regfile|data_readRegA[11]~90_combout  & (\my_regfile|data_readRegA[11]~89_combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|data_readRegA[11]~90_combout ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[11]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~91 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~107 (
// Equation(s):
// \my_regfile|data_readRegA[11]~107_combout  = (\my_regfile|register[30].df|dffe_array[11].df|q~q  & ((\my_regfile|register[31].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~107 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[11]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~108 (
// Equation(s):
// \my_regfile|data_readRegA[11]~108_combout  = (\my_regfile|data_readRegA[11]~107_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegA[11]~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~108 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegA[11]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~105 (
// Equation(s):
// \my_regfile|data_readRegA[11]~105_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[11].df|q~q  & ((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~105 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~106 (
// Equation(s):
// \my_regfile|data_readRegA[11]~106_combout  = (\my_regfile|register[28].df|dffe_array[11].df|q~q  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d4|and4~combout ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~106 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[11]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~101 (
// Equation(s):
// \my_regfile|data_readRegA[11]~101_combout  = (\my_regfile|register[20].df|dffe_array[11].df|q~q  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d3|and4~combout ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~101 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[11]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~102 (
// Equation(s):
// \my_regfile|data_readRegA[11]~102_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[11].df|q~q  & ((\my_regfile|register[22].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~102 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~100 (
// Equation(s):
// \my_regfile|data_readRegA[11]~100_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[11].df|q~q  & ((\my_regfile|register[17].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~100 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[11]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~103 (
// Equation(s):
// \my_regfile|data_readRegA[11]~103_combout  = (\my_regfile|register[24].df|dffe_array[11].df|q~q  & (((\my_regfile|register[23].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~103 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~104 (
// Equation(s):
// \my_regfile|data_readRegA[11]~104_combout  = (\my_regfile|data_readRegA[11]~101_combout  & (\my_regfile|data_readRegA[11]~102_combout  & (\my_regfile|data_readRegA[11]~100_combout  & \my_regfile|data_readRegA[11]~103_combout )))

	.dataa(\my_regfile|data_readRegA[11]~101_combout ),
	.datab(\my_regfile|data_readRegA[11]~102_combout ),
	.datac(\my_regfile|data_readRegA[11]~100_combout ),
	.datad(\my_regfile|data_readRegA[11]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~104 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~109 (
// Equation(s):
// \my_regfile|data_readRegA[11]~109_combout  = (\my_regfile|data_readRegA[11]~108_combout  & (\my_regfile|data_readRegA[11]~105_combout  & (\my_regfile|data_readRegA[11]~106_combout  & \my_regfile|data_readRegA[11]~104_combout )))

	.dataa(\my_regfile|data_readRegA[11]~108_combout ),
	.datab(\my_regfile|data_readRegA[11]~105_combout ),
	.datac(\my_regfile|data_readRegA[11]~106_combout ),
	.datad(\my_regfile|data_readRegA[11]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~97 (
// Equation(s):
// \my_regfile|data_readRegA[11]~97_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~97 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~96 (
// Equation(s):
// \my_regfile|data_readRegA[11]~96_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[11].df|q~q  & ((\my_regfile|register[11].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~96 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~98 (
// Equation(s):
// \my_regfile|data_readRegA[11]~98_combout  = (\my_regfile|register[15].df|dffe_array[11].df|q~q  & (((\my_regfile|register[16].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~98 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~95 (
// Equation(s):
// \my_regfile|data_readRegA[11]~95_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[11].df|q~q  & ((\my_regfile|register[9].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~95 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~99 (
// Equation(s):
// \my_regfile|data_readRegA[11]~99_combout  = (\my_regfile|data_readRegA[11]~97_combout  & (\my_regfile|data_readRegA[11]~96_combout  & (\my_regfile|data_readRegA[11]~98_combout  & \my_regfile|data_readRegA[11]~95_combout )))

	.dataa(\my_regfile|data_readRegA[11]~97_combout ),
	.datab(\my_regfile|data_readRegA[11]~96_combout ),
	.datac(\my_regfile|data_readRegA[11]~98_combout ),
	.datad(\my_regfile|data_readRegA[11]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~99 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~110 (
// Equation(s):
// \my_regfile|data_readRegA[11]~110_combout  = (\my_regfile|data_readRegA[11]~94_combout  & (\my_regfile|data_readRegA[11]~91_combout  & (\my_regfile|data_readRegA[11]~109_combout  & \my_regfile|data_readRegA[11]~99_combout )))

	.dataa(\my_regfile|data_readRegA[11]~94_combout ),
	.datab(\my_regfile|data_readRegA[11]~91_combout ),
	.datac(\my_regfile|data_readRegA[11]~109_combout ),
	.datad(\my_regfile|data_readRegA[11]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~110 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \my_processor|aluinput[11]~55 (
// Equation(s):
// \my_processor|aluinput[11]~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  
// & ((\my_regfile|data_readRegB[11]~264_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_regfile|data_readRegB[11]~264_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[11]~55 .lut_mask = 16'hF4B0;
defparam \my_processor|aluinput[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~9 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~9_combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[11]~55_combout  $ (((\my_regfile|data_readRegA[0]~44_combout  & !\my_regfile|data_readRegA[11]~110_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[11]~110_combout ),
	.datad(\my_processor|aluinput[11]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~9 .lut_mask = 16'h59A6;
defparam \my_processor|my_alu|mux4[11]|or1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~718 (
// Equation(s):
// \my_regfile|data_readRegA[11]~718_combout  = (\my_regfile|data_readRegA[11]~110_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[11]~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~718 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[11]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~4_combout  = (\my_processor|aluinput[11]~55_combout  & ((\my_regfile|data_readRegA[11]~718_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[11]~55_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[11]~718_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[11]~55_combout ),
	.datad(\my_regfile|data_readRegA[11]~718_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~4 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux4[11]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[13].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~686_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[16]~708_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[16]~708_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[18]~686_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[13].mux1|or1~0 .lut_mask = 16'hEF4F;
defparam \my_processor|my_alu|right|second_loop[13].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|mux1[16]|or1~0 (
// Equation(s):
// \my_processor|my_alu|csa|mux1[16]|or1~0_combout  = (\my_regfile|data_readRegB[0]~22_combout  & ((!\my_regfile|data_readRegB[16]~689_combout ) # (!\my_regfile|data_readRegB[16]~679_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[16]~679_combout ),
	.datad(\my_regfile|data_readRegB[16]~689_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux1[16]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux1[16]|or1~0 .lut_mask = 16'h0CCC;
defparam \my_processor|my_alu|csa|mux1[16]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \my_processor|my_alu|csa|mux1[16]|or1~1 (
// Equation(s):
// \my_processor|my_alu|csa|mux1[16]|or1~1_combout  = \my_processor|alu_opcode[0]~4_combout  $ (((\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & 
// ((!\my_processor|my_alu|csa|mux1[16]|or1~0_combout )))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|mux1[16]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux1[16]|or1~1 .lut_mask = 16'h782D;
defparam \my_processor|my_alu|csa|mux1[16]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \my_regfile|register[4].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \my_regfile|register[1].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \my_regfile|register[2].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~690 (
// Equation(s):
// \my_regfile|data_readRegB[17]~690_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[17].df|q~q  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~690 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[17]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \my_regfile|register[3].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~691 (
// Equation(s):
// \my_regfile|data_readRegB[17]~691_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~691 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[17]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~692 (
// Equation(s):
// \my_regfile|data_readRegB[17]~692_combout  = (\my_regfile|data_readRegB[17]~690_combout  & (\my_regfile|data_readRegB[17]~691_combout  & ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[17]~690_combout ),
	.datad(\my_regfile|data_readRegB[17]~691_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~692 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[17]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|register[8].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|register[7].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~694 (
// Equation(s):
// \my_regfile|data_readRegB[17]~694_combout  = (\my_regfile|register[8].df|dffe_array[17].df|q~q  & (((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~694 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[17]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N21
dffeas \my_regfile|register[5].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \my_regfile|register[6].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~693 (
// Equation(s):
// \my_regfile|data_readRegB[17]~693_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[17].df|q~q  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~693 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[17]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \my_regfile|register[9].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \my_regfile|register[10].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~695 (
// Equation(s):
// \my_regfile|data_readRegB[17]~695_combout  = (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~695 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[17]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \my_regfile|register[11].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N17
dffeas \my_regfile|register[12].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~696 (
// Equation(s):
// \my_regfile|data_readRegB[17]~696_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[17].df|q~q  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~696 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \my_regfile|register[15].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \my_regfile|register[16].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~698 (
// Equation(s):
// \my_regfile|data_readRegB[17]~698_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~698 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N1
dffeas \my_regfile|register[14].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~697 (
// Equation(s):
// \my_regfile|data_readRegB[17]~697_combout  = (\my_regfile|register[14].df|dffe_array[17].df|q~q  & (((\my_regfile|register[13].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~697 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~699 (
// Equation(s):
// \my_regfile|data_readRegB[17]~699_combout  = (\my_regfile|data_readRegB[17]~695_combout  & (\my_regfile|data_readRegB[17]~696_combout  & (\my_regfile|data_readRegB[17]~698_combout  & \my_regfile|data_readRegB[17]~697_combout )))

	.dataa(\my_regfile|data_readRegB[17]~695_combout ),
	.datab(\my_regfile|data_readRegB[17]~696_combout ),
	.datac(\my_regfile|data_readRegB[17]~698_combout ),
	.datad(\my_regfile|data_readRegB[17]~697_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~699 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~700 (
// Equation(s):
// \my_regfile|data_readRegB[17]~700_combout  = (\my_regfile|data_readRegB[17]~692_combout  & (\my_regfile|data_readRegB[17]~694_combout  & (\my_regfile|data_readRegB[17]~693_combout  & \my_regfile|data_readRegB[17]~699_combout )))

	.dataa(\my_regfile|data_readRegB[17]~692_combout ),
	.datab(\my_regfile|data_readRegB[17]~694_combout ),
	.datac(\my_regfile|data_readRegB[17]~693_combout ),
	.datad(\my_regfile|data_readRegB[17]~699_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~700 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N19
dffeas \my_regfile|register[27].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y25_N25
dffeas \my_regfile|register[28].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~707 (
// Equation(s):
// \my_regfile|data_readRegB[17]~707_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[17].df|q~q  & ((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~707 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \my_regfile|register[26].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \my_regfile|register[25].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~706 (
// Equation(s):
// \my_regfile|data_readRegB[17]~706_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[17].df|q~q  & ((\my_regfile|register[26].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~706 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \my_regfile|register[21].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \my_regfile|register[22].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~703 (
// Equation(s):
// \my_regfile|data_readRegB[17]~703_combout  = (\my_regfile|register[21].df|dffe_array[17].df|q~q  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~703 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[17]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \my_regfile|register[19].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \my_regfile|register[20].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~702 (
// Equation(s):
// \my_regfile|data_readRegB[17]~702_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[17].df|q~q  & ((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~702 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N11
dffeas \my_regfile|register[17].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N21
dffeas \my_regfile|register[18].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~701 (
// Equation(s):
// \my_regfile|data_readRegB[17]~701_combout  = (\my_regfile|register[17].df|dffe_array[17].df|q~q  & (((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~701 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[17]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \my_regfile|register[24].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \my_regfile|register[23].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~704 (
// Equation(s):
// \my_regfile|data_readRegB[17]~704_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[17].df|q~q  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d4|and0~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~704 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[17]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~705 (
// Equation(s):
// \my_regfile|data_readRegB[17]~705_combout  = (\my_regfile|data_readRegB[17]~703_combout  & (\my_regfile|data_readRegB[17]~702_combout  & (\my_regfile|data_readRegB[17]~701_combout  & \my_regfile|data_readRegB[17]~704_combout )))

	.dataa(\my_regfile|data_readRegB[17]~703_combout ),
	.datab(\my_regfile|data_readRegB[17]~702_combout ),
	.datac(\my_regfile|data_readRegB[17]~701_combout ),
	.datad(\my_regfile|data_readRegB[17]~704_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~705 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \my_regfile|register[29].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[17]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \my_regfile|register[31].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N3
dffeas \my_regfile|register[30].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~708 (
// Equation(s):
// \my_regfile|data_readRegB[17]~708_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[17].df|q~q  & ((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~708 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~709 (
// Equation(s):
// \my_regfile|data_readRegB[17]~709_combout  = (\my_regfile|data_readRegB[17]~708_combout  & (((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_regfile|d1|d0|and1~5_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegB[17]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~709 .lut_mask = 16'hF700;
defparam \my_regfile|data_readRegB[17]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~710 (
// Equation(s):
// \my_regfile|data_readRegB[17]~710_combout  = (\my_regfile|data_readRegB[17]~707_combout  & (\my_regfile|data_readRegB[17]~706_combout  & (\my_regfile|data_readRegB[17]~705_combout  & \my_regfile|data_readRegB[17]~709_combout )))

	.dataa(\my_regfile|data_readRegB[17]~707_combout ),
	.datab(\my_regfile|data_readRegB[17]~706_combout ),
	.datac(\my_regfile|data_readRegB[17]~705_combout ),
	.datad(\my_regfile|data_readRegB[17]~709_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~710 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~711 (
// Equation(s):
// \my_regfile|data_readRegB[17]~711_combout  = ((\my_regfile|data_readRegB[17]~700_combout  & \my_regfile|data_readRegB[17]~710_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~700_combout ),
	.datad(\my_regfile|data_readRegB[17]~710_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~711 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[17]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|mux1[17]|or1~0 (
// Equation(s):
// \my_processor|my_alu|csa|mux1[17]|or1~0_combout  = \my_processor|alu_opcode[0]~4_combout  $ (((\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & 
// ((\my_regfile|data_readRegB[17]~711_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_regfile|data_readRegB[17]~711_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux1[17]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux1[17]|or1~0 .lut_mask = 16'h4B78;
defparam \my_processor|my_alu|csa|mux1[17]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~723 (
// Equation(s):
// \my_regfile|data_readRegA[17]~723_combout  = (\my_regfile|data_readRegA[17]~664_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[17]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~723 .lut_mask = 16'hFF33;
defparam \my_regfile|data_readRegA[17]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder2|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder2|sum~combout  = \my_processor|my_alu|csa|mux1[17]|or1~0_combout  $ (\my_regfile|data_readRegA[17]~723_combout  $ (((\my_regfile|data_readRegA[16]~722_combout ) # (\my_processor|my_alu|csa|mux1[16]|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.datac(\my_processor|my_alu|csa|mux1[17]|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[17]~723_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder2|sum .lut_mask = 16'hE11E;
defparam \my_processor|my_alu|csa|adder1|adder2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \my_processor|aluinput[17]~62 (
// Equation(s):
// \my_processor|aluinput[17]~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[17]~711_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|data_readRegB[17]~711_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[17]~62 .lut_mask = 16'hBA8A;
defparam \my_processor|aluinput[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \my_processor|my_alu|mux1[17]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[17]|or1~0_combout  = (\my_regfile|data_readRegA[17]~723_combout  & ((\my_processor|aluinput[17]~62_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_regfile|data_readRegA[17]~723_combout  & (\my_processor|aluinput[17]~62_combout  & (\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_regfile|data_readRegA[17]~723_combout ),
	.datab(\my_processor|aluinput[17]~62_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[17]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[17]|or1~0 .lut_mask = 16'h88E8;
defparam \my_processor|my_alu|mux1[17]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \my_processor|my_alu|left|mux1_1|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|mux1_1|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[0]~198_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~220_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~220_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[0]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|mux1_1|and2~0 .lut_mask = 16'h0E02;
defparam \my_processor|my_alu|left|mux1_1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|left|mux1_1|and2~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3 .lut_mask = 16'h0500;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[2].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[2].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[31]~463_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[2].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[2].mux2|or1~0 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|right|third_loop[2].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \my_regfile|register[8].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \my_regfile|register[7].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~137 (
// Equation(s):
// \my_regfile|data_readRegA[10]~137_combout  = (\my_regfile|register[8].df|dffe_array[10].df|q~q  & (((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~137 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \my_regfile|register[6].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \my_regfile|register[5].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~136 (
// Equation(s):
// \my_regfile|data_readRegA[10]~136_combout  = (\my_regfile|register[6].df|dffe_array[10].df|q~q  & (((\my_regfile|register[5].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~136 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~138 (
// Equation(s):
// \my_regfile|data_readRegA[10]~138_combout  = (\my_regfile|data_readRegA[10]~137_combout  & \my_regfile|data_readRegA[10]~136_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[10]~137_combout ),
	.datac(\my_regfile|data_readRegA[10]~136_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~138 .lut_mask = 16'hC0C0;
defparam \my_regfile|data_readRegA[10]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \my_regfile|register[1].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \my_regfile|register[2].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~133 (
// Equation(s):
// \my_regfile|data_readRegA[10]~133_combout  = (\my_regfile|register[1].df|dffe_array[10].df|q~q  & (((\my_regfile|register[2].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~133 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[3].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \my_regfile|register[3].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \my_regfile|register[4].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~134 (
// Equation(s):
// \my_regfile|data_readRegA[10]~134_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~134 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegA[10]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~135 (
// Equation(s):
// \my_regfile|data_readRegA[10]~135_combout  = (\my_regfile|data_readRegA[10]~133_combout  & (\my_regfile|data_readRegA[10]~134_combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[10]~133_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[10]~134_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~135 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[10]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N17
dffeas \my_regfile|register[28].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~150 (
// Equation(s):
// \my_regfile|data_readRegA[10]~150_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[10].df|q~q  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~150 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \my_regfile|register[26].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \my_regfile|register[25].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~149 (
// Equation(s):
// \my_regfile|data_readRegA[10]~149_combout  = (\my_regfile|register[26].df|dffe_array[10].df|q~q  & (((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~149 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \my_regfile|register[22].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \my_regfile|register[21].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~146 (
// Equation(s):
// \my_regfile|data_readRegA[10]~146_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[10].df|q~q  & ((\my_regfile|register[22].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~146 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \my_regfile|register[18].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \my_regfile|register[17].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~144 (
// Equation(s):
// \my_regfile|data_readRegA[10]~144_combout  = (\my_regfile|register[18].df|dffe_array[10].df|q~q  & (((\my_regfile|register[17].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~144 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \my_regfile|register[20].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \my_regfile|register[19].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~145 (
// Equation(s):
// \my_regfile|data_readRegA[10]~145_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[10].df|q~q  & ((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~145 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N17
dffeas \my_regfile|register[24].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \my_regfile|register[23].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~147 (
// Equation(s):
// \my_regfile|data_readRegA[10]~147_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[10].df|q~q  & ((\my_regfile|register[23].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~147 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~148 (
// Equation(s):
// \my_regfile|data_readRegA[10]~148_combout  = (\my_regfile|data_readRegA[10]~146_combout  & (\my_regfile|data_readRegA[10]~144_combout  & (\my_regfile|data_readRegA[10]~145_combout  & \my_regfile|data_readRegA[10]~147_combout )))

	.dataa(\my_regfile|data_readRegA[10]~146_combout ),
	.datab(\my_regfile|data_readRegA[10]~144_combout ),
	.datac(\my_regfile|data_readRegA[10]~145_combout ),
	.datad(\my_regfile|data_readRegA[10]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~148 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \my_regfile|register[29].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N21
dffeas \my_regfile|register[31].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N27
dffeas \my_regfile|register[30].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~151 (
// Equation(s):
// \my_regfile|data_readRegA[10]~151_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[10].df|q~q  & ((\my_regfile|register[30].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~151 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~152 (
// Equation(s):
// \my_regfile|data_readRegA[10]~152_combout  = (\my_regfile|data_readRegA[10]~151_combout  & ((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegA[10]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~152 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegA[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~153 (
// Equation(s):
// \my_regfile|data_readRegA[10]~153_combout  = (\my_regfile|data_readRegA[10]~150_combout  & (\my_regfile|data_readRegA[10]~149_combout  & (\my_regfile|data_readRegA[10]~148_combout  & \my_regfile|data_readRegA[10]~152_combout )))

	.dataa(\my_regfile|data_readRegA[10]~150_combout ),
	.datab(\my_regfile|data_readRegA[10]~149_combout ),
	.datac(\my_regfile|data_readRegA[10]~148_combout ),
	.datad(\my_regfile|data_readRegA[10]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N21
dffeas \my_regfile|register[11].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N27
dffeas \my_regfile|register[12].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~140 (
// Equation(s):
// \my_regfile|data_readRegA[10]~140_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[10].df|q~q  & ((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d2|and3~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~140 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[10]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \my_regfile|register[10].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N3
dffeas \my_regfile|register[9].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~139 (
// Equation(s):
// \my_regfile|data_readRegA[10]~139_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[10].df|q~q  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~139 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \my_regfile|register[14].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N23
dffeas \my_regfile|register[13].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~141 (
// Equation(s):
// \my_regfile|data_readRegA[10]~141_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[10].df|q~q  & ((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~141 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N13
dffeas \my_regfile|register[16].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N7
dffeas \my_regfile|register[15].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~142 (
// Equation(s):
// \my_regfile|data_readRegA[10]~142_combout  = (\my_regfile|register[16].df|dffe_array[10].df|q~q  & (((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~142 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~143 (
// Equation(s):
// \my_regfile|data_readRegA[10]~143_combout  = (\my_regfile|data_readRegA[10]~140_combout  & (\my_regfile|data_readRegA[10]~139_combout  & (\my_regfile|data_readRegA[10]~141_combout  & \my_regfile|data_readRegA[10]~142_combout )))

	.dataa(\my_regfile|data_readRegA[10]~140_combout ),
	.datab(\my_regfile|data_readRegA[10]~139_combout ),
	.datac(\my_regfile|data_readRegA[10]~141_combout ),
	.datad(\my_regfile|data_readRegA[10]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~143 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~154 (
// Equation(s):
// \my_regfile|data_readRegA[10]~154_combout  = (\my_regfile|data_readRegA[10]~138_combout  & (\my_regfile|data_readRegA[10]~135_combout  & (\my_regfile|data_readRegA[10]~153_combout  & \my_regfile|data_readRegA[10]~143_combout )))

	.dataa(\my_regfile|data_readRegA[10]~138_combout ),
	.datab(\my_regfile|data_readRegA[10]~135_combout ),
	.datac(\my_regfile|data_readRegA[10]~153_combout ),
	.datad(\my_regfile|data_readRegA[10]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~154 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[9].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~176_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[10]~154_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[10]~154_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[8]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[9].mux1|or1~0 .lut_mask = 16'hEF2F;
defparam \my_processor|my_alu|left|second_loop[9].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \my_regfile|register[3].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \my_regfile|register[4].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~112 (
// Equation(s):
// \my_regfile|data_readRegA[9]~112_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~112 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegA[9]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|register[1].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \my_regfile|register[2].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~111 (
// Equation(s):
// \my_regfile|data_readRegA[9]~111_combout  = (\my_regfile|register[1].df|dffe_array[9].df|q~q  & (((\my_regfile|register[2].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~111 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~113 (
// Equation(s):
// \my_regfile|data_readRegA[9]~113_combout  = (\my_regfile|data_readRegA[9]~112_combout  & (\my_regfile|data_readRegA[9]~111_combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[9]~112_combout ),
	.datad(\my_regfile|data_readRegA[9]~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~113 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[9]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \my_regfile|register[8].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \my_regfile|register[7].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~115 (
// Equation(s):
// \my_regfile|data_readRegA[9]~115_combout  = (\my_regfile|register[8].df|dffe_array[9].df|q~q  & (((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~115 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N17
dffeas \my_regfile|register[6].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \my_regfile|register[5].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~114 (
// Equation(s):
// \my_regfile|data_readRegA[9]~114_combout  = (\my_regfile|register[6].df|dffe_array[9].df|q~q  & (((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~114 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~116 (
// Equation(s):
// \my_regfile|data_readRegA[9]~116_combout  = (\my_regfile|data_readRegA[9]~115_combout  & \my_regfile|data_readRegA[9]~114_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[9]~115_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[9]~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~116 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[9]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N9
dffeas \my_regfile|register[28].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N15
dffeas \my_regfile|register[27].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~128 (
// Equation(s):
// \my_regfile|data_readRegA[9]~128_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[9].df|q~q  & ((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~128 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N17
dffeas \my_regfile|register[31].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N31
dffeas \my_regfile|register[30].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~129 (
// Equation(s):
// \my_regfile|data_readRegA[9]~129_combout  = (\my_regfile|register[31].df|dffe_array[9].df|q~q  & (((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~129 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~130 (
// Equation(s):
// \my_regfile|data_readRegA[9]~130_combout  = (\my_regfile|data_readRegA[9]~129_combout  & ((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[9]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~130 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[9]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \my_regfile|register[25].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \my_regfile|register[26].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~127 (
// Equation(s):
// \my_regfile|data_readRegA[9]~127_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[9].df|q~q  & ((\my_regfile|register[26].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~127 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \my_regfile|register[24].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \my_regfile|register[23].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~125 (
// Equation(s):
// \my_regfile|data_readRegA[9]~125_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[9].df|q~q  & ((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~125 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \my_regfile|register[18].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \my_regfile|register[17].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~122 (
// Equation(s):
// \my_regfile|data_readRegA[9]~122_combout  = (\my_regfile|register[18].df|dffe_array[9].df|q~q  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d0|d3|and2~combout ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~122 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[9]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[9].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \my_regfile|register[21].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \my_regfile|register[22].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~124 (
// Equation(s):
// \my_regfile|data_readRegA[9]~124_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[9].df|q~q  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~124 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[9]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \my_regfile|register[20].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \my_regfile|register[19].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~123 (
// Equation(s):
// \my_regfile|data_readRegA[9]~123_combout  = (\my_regfile|register[20].df|dffe_array[9].df|q~q  & (((\my_regfile|register[19].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~123 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[9]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~126 (
// Equation(s):
// \my_regfile|data_readRegA[9]~126_combout  = (\my_regfile|data_readRegA[9]~125_combout  & (\my_regfile|data_readRegA[9]~122_combout  & (\my_regfile|data_readRegA[9]~124_combout  & \my_regfile|data_readRegA[9]~123_combout )))

	.dataa(\my_regfile|data_readRegA[9]~125_combout ),
	.datab(\my_regfile|data_readRegA[9]~122_combout ),
	.datac(\my_regfile|data_readRegA[9]~124_combout ),
	.datad(\my_regfile|data_readRegA[9]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~126 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~131 (
// Equation(s):
// \my_regfile|data_readRegA[9]~131_combout  = (\my_regfile|data_readRegA[9]~128_combout  & (\my_regfile|data_readRegA[9]~130_combout  & (\my_regfile|data_readRegA[9]~127_combout  & \my_regfile|data_readRegA[9]~126_combout )))

	.dataa(\my_regfile|data_readRegA[9]~128_combout ),
	.datab(\my_regfile|data_readRegA[9]~130_combout ),
	.datac(\my_regfile|data_readRegA[9]~127_combout ),
	.datad(\my_regfile|data_readRegA[9]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~131 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N1
dffeas \my_regfile|register[14].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N19
dffeas \my_regfile|register[13].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~119 (
// Equation(s):
// \my_regfile|data_readRegA[9]~119_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[9].df|q~q  & ((\my_regfile|register[13].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~119 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \my_regfile|register[12].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N31
dffeas \my_regfile|register[11].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~118 (
// Equation(s):
// \my_regfile|data_readRegA[9]~118_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[9].df|q~q  & ((\my_regfile|register[11].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~118 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \my_regfile|register[16].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \my_regfile|register[15].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~120 (
// Equation(s):
// \my_regfile|data_readRegA[9]~120_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[9].df|q~q  & ((\my_regfile|register[15].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~120 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \my_regfile|register[10].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \my_regfile|register[9].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~117 (
// Equation(s):
// \my_regfile|data_readRegA[9]~117_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[9].df|q~q  & ((\my_regfile|register[9].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~117 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~121 (
// Equation(s):
// \my_regfile|data_readRegA[9]~121_combout  = (\my_regfile|data_readRegA[9]~119_combout  & (\my_regfile|data_readRegA[9]~118_combout  & (\my_regfile|data_readRegA[9]~120_combout  & \my_regfile|data_readRegA[9]~117_combout )))

	.dataa(\my_regfile|data_readRegA[9]~119_combout ),
	.datab(\my_regfile|data_readRegA[9]~118_combout ),
	.datac(\my_regfile|data_readRegA[9]~120_combout ),
	.datad(\my_regfile|data_readRegA[9]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~121 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~132 (
// Equation(s):
// \my_regfile|data_readRegA[9]~132_combout  = (\my_regfile|data_readRegA[9]~113_combout  & (\my_regfile|data_readRegA[9]~116_combout  & (\my_regfile|data_readRegA[9]~131_combout  & \my_regfile|data_readRegA[9]~121_combout )))

	.dataa(\my_regfile|data_readRegA[9]~113_combout ),
	.datab(\my_regfile|data_readRegA[9]~116_combout ),
	.datac(\my_regfile|data_readRegA[9]~131_combout ),
	.datad(\my_regfile|data_readRegA[9]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~132 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[8].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~286_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[9]~132_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[7]~286_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[9]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[8].mux1|or1~0 .lut_mask = 16'hDFD5;
defparam \my_processor|my_alu|left|second_loop[8].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[8].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[8].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[8].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[6].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[6].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|third_loop[6].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0 .lut_mask = 16'h7340;
defparam \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~3 .lut_mask = 16'hFF50;
defparam \my_processor|my_alu|mux4[7]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[20].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~642_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[21]~576_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[19]~642_combout ),
	.datad(\my_regfile|data_readRegA[21]~576_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[20].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[20].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[21].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~620_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[22]~598_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[20]~620_combout ),
	.datad(\my_regfile|data_readRegA[22]~598_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[21].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[21].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[20].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[20].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|left|second_loop[20].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~462_combout )) # (!\my_regfile|data_readRegA[0]~44_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~462_combout ),
	.datad(\my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2 .lut_mask = 16'hF7C4;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~4_combout  = (\my_processor|alu_opcode[0]~4_combout  & \my_processor|alu_opcode[2]~5_combout )

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[2]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~4 .lut_mask = 16'hAA00;
defparam \my_processor|my_alu|mux4[2]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N31
dffeas \my_regfile|register[25].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N21
dffeas \my_regfile|register[26].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~510 (
// Equation(s):
// \my_regfile|data_readRegB[25]~510_combout  = (\my_regfile|register[25].df|dffe_array[25].df|q~q  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d4|and1~combout ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~510 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[25]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \my_regfile|register[29].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[25]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~512 (
// Equation(s):
// \my_regfile|data_readRegB[25]~512_combout  = (\my_regfile|register[29].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~5_combout ))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~512 .lut_mask = 16'hCFFF;
defparam \my_regfile|data_readRegB[25]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N23
dffeas \my_regfile|register[31].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N5
dffeas \my_regfile|register[30].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~513 (
// Equation(s):
// \my_regfile|data_readRegB[25]~513_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[25].df|q~q  & ((\my_regfile|register[31].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~513 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \my_regfile|register[27].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \my_regfile|register[28].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~511 (
// Equation(s):
// \my_regfile|data_readRegB[25]~511_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[25].df|q~q  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~511 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~514 (
// Equation(s):
// \my_regfile|data_readRegB[25]~514_combout  = (\my_regfile|data_readRegB[25]~510_combout  & (\my_regfile|data_readRegB[25]~512_combout  & (\my_regfile|data_readRegB[25]~513_combout  & \my_regfile|data_readRegB[25]~511_combout )))

	.dataa(\my_regfile|data_readRegB[25]~510_combout ),
	.datab(\my_regfile|data_readRegB[25]~512_combout ),
	.datac(\my_regfile|data_readRegB[25]~513_combout ),
	.datad(\my_regfile|data_readRegB[25]~511_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~514 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N7
dffeas \my_regfile|register[11].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N29
dffeas \my_regfile|register[12].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~501 (
// Equation(s):
// \my_regfile|data_readRegB[25]~501_combout  = (\my_regfile|register[11].df|dffe_array[25].df|q~q  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~501 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[25]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N9
dffeas \my_regfile|register[13].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N23
dffeas \my_regfile|register[14].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~502 (
// Equation(s):
// \my_regfile|data_readRegB[25]~502_combout  = (\my_regfile|register[13].df|dffe_array[25].df|q~q  & (((\my_regfile|register[14].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~502 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[25]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \my_regfile|register[10].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N11
dffeas \my_regfile|register[9].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~500 (
// Equation(s):
// \my_regfile|data_readRegB[25]~500_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[25].df|q~q  & ((\my_regfile|register[10].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~500 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \my_regfile|register[16].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \my_regfile|register[15].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~503 (
// Equation(s):
// \my_regfile|data_readRegB[25]~503_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[25].df|q~q  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~503 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~504 (
// Equation(s):
// \my_regfile|data_readRegB[25]~504_combout  = (\my_regfile|data_readRegB[25]~501_combout  & (\my_regfile|data_readRegB[25]~502_combout  & (\my_regfile|data_readRegB[25]~500_combout  & \my_regfile|data_readRegB[25]~503_combout )))

	.dataa(\my_regfile|data_readRegB[25]~501_combout ),
	.datab(\my_regfile|data_readRegB[25]~502_combout ),
	.datac(\my_regfile|data_readRegB[25]~500_combout ),
	.datad(\my_regfile|data_readRegB[25]~503_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~504 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \my_regfile|register[5].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \my_regfile|register[6].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~497 (
// Equation(s):
// \my_regfile|data_readRegB[25]~497_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[25].df|q~q  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~497 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|register[7].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~498 (
// Equation(s):
// \my_regfile|data_readRegB[25]~498_combout  = (\my_regfile|register[7].df|dffe_array[25].df|q~q  & (((\my_regfile|register[8].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~498 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \my_regfile|register[3].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~495 (
// Equation(s):
// \my_regfile|data_readRegB[25]~495_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~495 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[25]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \my_regfile|register[4].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \my_regfile|register[2].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \my_regfile|register[1].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~494 (
// Equation(s):
// \my_regfile|data_readRegB[25]~494_combout  = (\my_regfile|register[2].df|dffe_array[25].df|q~q  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~494 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[25]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~496 (
// Equation(s):
// \my_regfile|data_readRegB[25]~496_combout  = (\my_regfile|data_readRegB[25]~495_combout  & (\my_regfile|data_readRegB[25]~494_combout  & ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[25]~495_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[25]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~496 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[25]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~499 (
// Equation(s):
// \my_regfile|data_readRegB[25]~499_combout  = (\my_regfile|data_readRegB[25]~497_combout  & (\my_regfile|data_readRegB[25]~498_combout  & \my_regfile|data_readRegB[25]~496_combout ))

	.dataa(\my_regfile|data_readRegB[25]~497_combout ),
	.datab(\my_regfile|data_readRegB[25]~498_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[25]~496_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~499 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[25]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \my_regfile|register[23].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \my_regfile|register[24].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~508 (
// Equation(s):
// \my_regfile|data_readRegB[25]~508_combout  = (\my_regfile|register[23].df|dffe_array[25].df|q~q  & (((\my_regfile|register[24].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~508 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \my_regfile|register[17].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \my_regfile|register[18].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~505 (
// Equation(s):
// \my_regfile|data_readRegB[25]~505_combout  = (\my_regfile|register[17].df|dffe_array[25].df|q~q  & (((\my_regfile|register[18].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~505 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N31
dffeas \my_regfile|register[21].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y26_N9
dffeas \my_regfile|register[22].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~507 (
// Equation(s):
// \my_regfile|data_readRegB[25]~507_combout  = (\my_regfile|register[21].df|dffe_array[25].df|q~q  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~507 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[25]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N27
dffeas \my_regfile|register[19].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N29
dffeas \my_regfile|register[20].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~506 (
// Equation(s):
// \my_regfile|data_readRegB[25]~506_combout  = (\my_regfile|register[19].df|dffe_array[25].df|q~q  & (((\my_regfile|register[20].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~506 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~509 (
// Equation(s):
// \my_regfile|data_readRegB[25]~509_combout  = (\my_regfile|data_readRegB[25]~508_combout  & (\my_regfile|data_readRegB[25]~505_combout  & (\my_regfile|data_readRegB[25]~507_combout  & \my_regfile|data_readRegB[25]~506_combout )))

	.dataa(\my_regfile|data_readRegB[25]~508_combout ),
	.datab(\my_regfile|data_readRegB[25]~505_combout ),
	.datac(\my_regfile|data_readRegB[25]~507_combout ),
	.datad(\my_regfile|data_readRegB[25]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~509 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~515 (
// Equation(s):
// \my_regfile|data_readRegB[25]~515_combout  = (\my_regfile|data_readRegB[25]~514_combout  & (\my_regfile|data_readRegB[25]~504_combout  & (\my_regfile|data_readRegB[25]~499_combout  & \my_regfile|data_readRegB[25]~509_combout )))

	.dataa(\my_regfile|data_readRegB[25]~514_combout ),
	.datab(\my_regfile|data_readRegB[25]~504_combout ),
	.datac(\my_regfile|data_readRegB[25]~499_combout ),
	.datad(\my_regfile|data_readRegB[25]~509_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~515 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \my_processor|aluinput[25]~41 (
// Equation(s):
// \my_processor|aluinput[25]~41_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[25]~515_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[25]~515_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[25]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[25]~41 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[25]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~731 (
// Equation(s):
// \my_regfile|data_readRegA[25]~731_combout  = (\my_regfile|data_readRegA[25]~396_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[25]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~731 .lut_mask = 16'hFF33;
defparam \my_regfile|data_readRegA[25]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|mux1[25]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[25]|or1~0_combout  = (\my_processor|aluinput[25]~41_combout  & ((\my_regfile|data_readRegA[25]~731_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_processor|aluinput[25]~41_combout  & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_regfile|data_readRegA[25]~731_combout )))

	.dataa(\my_processor|alu_opcode~10_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|aluinput[25]~41_combout ),
	.datad(\my_regfile|data_readRegA[25]~731_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[25]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[25]|or1~0 .lut_mask = 16'hF220;
defparam \my_processor|my_alu|mux1[25]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~0_combout  = (\my_processor|alu_opcode[2]~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|alu_opcode[0]~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[2]~5_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~0 .lut_mask = 16'h88CC;
defparam \my_processor|my_alu|mux4[2]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[19].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~686_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[20]~620_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[20]~620_combout ),
	.datad(\my_regfile|data_readRegA[18]~686_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[19].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[19].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[19].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[20].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[19].mux1|or1~1 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|left|second_loop[19].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[2].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~264_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[4]~352_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[2]~264_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[4]~352_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[2].mux1|or1~0 .lut_mask = 16'hDFD5;
defparam \my_processor|my_alu|left|second_loop[2].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[3].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[3].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[3].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[6].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~308_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[8]~176_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[6]~308_combout ),
	.datad(\my_regfile|data_readRegA[8]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~1 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[7].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|left|second_loop[8].mux1|or1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[7].mux1|or1~0 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|left|second_loop[7].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[5].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[5].mux2|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|third_loop[5].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|mux1_1|and2~0_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0 .lut_mask = 16'h7340;
defparam \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[23].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[23].mux1|or1~1_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~554_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[25]~396_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[23]~554_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[25]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[23].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~1 .lut_mask = 16'hDFD5;
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[23].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~598_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[24]~440_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[24]~440_combout ),
	.datad(\my_regfile|data_readRegA[22]~598_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[23].mux1|or1~2 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[23].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[23].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~2 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[23].mux1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[15].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~66_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[16]~708_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[16]~708_combout ),
	.datad(\my_regfile|data_readRegA[14]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[15].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[15].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \my_regfile|register[6].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \my_regfile|register[5].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~3 (
// Equation(s):
// \my_regfile|data_readRegA[15]~3_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[15].df|q~q  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~3 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|register[8].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \my_regfile|register[7].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~4 (
// Equation(s):
// \my_regfile|data_readRegA[15]~4_combout  = (\my_regfile|register[8].df|dffe_array[15].df|q~q  & (((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~4 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~5 (
// Equation(s):
// \my_regfile|data_readRegA[15]~5_combout  = (\my_regfile|data_readRegA[15]~3_combout  & \my_regfile|data_readRegA[15]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~3_combout ),
	.datad(\my_regfile|data_readRegA[15]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~5 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~1 (
// Equation(s):
// \my_regfile|data_readRegA[15]~1_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~1 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegA[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \my_regfile|register[3].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \my_regfile|register[1].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \my_regfile|register[2].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~0 (
// Equation(s):
// \my_regfile|data_readRegA[15]~0_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[15].df|q~q  & ((\my_regfile|register[1].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~0 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~2 (
// Equation(s):
// \my_regfile|data_readRegA[15]~2_combout  = (\my_regfile|data_readRegA[15]~1_combout  & (\my_regfile|data_readRegA[15]~0_combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[15]~1_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|data_readRegA[15]~0_combout ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~2 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \my_regfile|register[10].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \my_regfile|register[9].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~6 (
// Equation(s):
// \my_regfile|data_readRegA[15]~6_combout  = (\my_regfile|register[10].df|dffe_array[15].df|q~q  & (((\my_regfile|register[9].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~6 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N17
dffeas \my_regfile|register[16].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N19
dffeas \my_regfile|register[15].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~9 (
// Equation(s):
// \my_regfile|data_readRegA[15]~9_combout  = (\my_regfile|register[16].df|dffe_array[15].df|q~q  & (((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~9 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[15].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N15
dffeas \my_regfile|register[13].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N21
dffeas \my_regfile|register[14].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~8 (
// Equation(s):
// \my_regfile|data_readRegA[15]~8_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[15].df|q~q  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~8 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N5
dffeas \my_regfile|register[12].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N3
dffeas \my_regfile|register[11].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~7 (
// Equation(s):
// \my_regfile|data_readRegA[15]~7_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[15].df|q~q  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~7 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~10 (
// Equation(s):
// \my_regfile|data_readRegA[15]~10_combout  = (\my_regfile|data_readRegA[15]~6_combout  & (\my_regfile|data_readRegA[15]~9_combout  & (\my_regfile|data_readRegA[15]~8_combout  & \my_regfile|data_readRegA[15]~7_combout )))

	.dataa(\my_regfile|data_readRegA[15]~6_combout ),
	.datab(\my_regfile|data_readRegA[15]~9_combout ),
	.datac(\my_regfile|data_readRegA[15]~8_combout ),
	.datad(\my_regfile|data_readRegA[15]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~10 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \my_regfile|register[25].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \my_regfile|register[26].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~16 (
// Equation(s):
// \my_regfile|data_readRegA[15]~16_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[15].df|q~q  & ((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~16 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \my_regfile|register[27].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \my_regfile|register[28].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~17 (
// Equation(s):
// \my_regfile|data_readRegA[15]~17_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[15].df|q~q  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~17 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \my_regfile|register[29].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[15]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N13
dffeas \my_regfile|register[31].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N15
dffeas \my_regfile|register[30].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~18 (
// Equation(s):
// \my_regfile|data_readRegA[15]~18_combout  = (\my_regfile|register[31].df|dffe_array[15].df|q~q  & (((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~18 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~19 (
// Equation(s):
// \my_regfile|data_readRegA[15]~19_combout  = (\my_regfile|data_readRegA[15]~18_combout  & ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|data_readRegA[15]~18_combout ),
	.datad(\my_regfile|d0|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~19 .lut_mask = 16'hC0F0;
defparam \my_regfile|data_readRegA[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \my_regfile|register[24].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \my_regfile|register[23].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~14 (
// Equation(s):
// \my_regfile|data_readRegA[15]~14_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[15].df|q~q  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~14 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \my_regfile|register[21].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \my_regfile|register[22].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~13 (
// Equation(s):
// \my_regfile|data_readRegA[15]~13_combout  = (\my_regfile|register[21].df|dffe_array[15].df|q~q  & (((\my_regfile|register[22].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~13 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \my_regfile|register[18].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \my_regfile|register[17].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~11 (
// Equation(s):
// \my_regfile|data_readRegA[15]~11_combout  = (\my_regfile|register[18].df|dffe_array[15].df|q~q  & (((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~11 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \my_regfile|register[20].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \my_regfile|register[19].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~12 (
// Equation(s):
// \my_regfile|data_readRegA[15]~12_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[15].df|q~q  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~12 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~15 (
// Equation(s):
// \my_regfile|data_readRegA[15]~15_combout  = (\my_regfile|data_readRegA[15]~14_combout  & (\my_regfile|data_readRegA[15]~13_combout  & (\my_regfile|data_readRegA[15]~11_combout  & \my_regfile|data_readRegA[15]~12_combout )))

	.dataa(\my_regfile|data_readRegA[15]~14_combout ),
	.datab(\my_regfile|data_readRegA[15]~13_combout ),
	.datac(\my_regfile|data_readRegA[15]~11_combout ),
	.datad(\my_regfile|data_readRegA[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~15 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~20 (
// Equation(s):
// \my_regfile|data_readRegA[15]~20_combout  = (\my_regfile|data_readRegA[15]~16_combout  & (\my_regfile|data_readRegA[15]~17_combout  & (\my_regfile|data_readRegA[15]~19_combout  & \my_regfile|data_readRegA[15]~15_combout )))

	.dataa(\my_regfile|data_readRegA[15]~16_combout ),
	.datab(\my_regfile|data_readRegA[15]~17_combout ),
	.datac(\my_regfile|data_readRegA[15]~19_combout ),
	.datad(\my_regfile|data_readRegA[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~20 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~21 (
// Equation(s):
// \my_regfile|data_readRegA[15]~21_combout  = (\my_regfile|data_readRegA[15]~5_combout  & (\my_regfile|data_readRegA[15]~2_combout  & (\my_regfile|data_readRegA[15]~10_combout  & \my_regfile|data_readRegA[15]~20_combout )))

	.dataa(\my_regfile|data_readRegA[15]~5_combout ),
	.datab(\my_regfile|data_readRegA[15]~2_combout ),
	.datac(\my_regfile|data_readRegA[15]~10_combout ),
	.datad(\my_regfile|data_readRegA[15]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~21 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[16].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[17]~664_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[17]~664_combout ),
	.datad(\my_regfile|data_readRegA[15]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[16].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[16].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[15].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[15].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|second_loop[15].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~717 (
// Equation(s):
// \my_regfile|data_readRegA[10]~717_combout  = (\my_regfile|data_readRegA[10]~154_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[10]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~717 .lut_mask = 16'hF5F5;
defparam \my_regfile|data_readRegA[10]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~716 (
// Equation(s):
// \my_regfile|data_readRegA[9]~716_combout  = (\my_regfile|data_readRegA[9]~132_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[9]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~716 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[9]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_processor|aluinput[8]~52 (
// Equation(s):
// \my_processor|aluinput[8]~52_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|data_readRegB[8]~198_combout ))))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegB[8]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[8]~52 .lut_mask = 16'hF2D0;
defparam \my_processor|aluinput[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \my_regfile|register[7].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|register[8].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~159 (
// Equation(s):
// \my_regfile|data_readRegB[7]~159_combout  = (\my_regfile|register[7].df|dffe_array[7].df|q~q  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~159 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N7
dffeas \my_regfile|register[11].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \my_regfile|register[12].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~161 (
// Equation(s):
// \my_regfile|data_readRegB[7]~161_combout  = (\my_regfile|register[11].df|dffe_array[7].df|q~q  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~161 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|register[16].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|register[15].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~163 (
// Equation(s):
// \my_regfile|data_readRegB[7]~163_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[7].df|q~q  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~163 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \my_regfile|register[9].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \my_regfile|register[10].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~160 (
// Equation(s):
// \my_regfile|data_readRegB[7]~160_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[7].df|q~q  & ((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~160 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N7
dffeas \my_regfile|register[13].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N9
dffeas \my_regfile|register[14].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~162 (
// Equation(s):
// \my_regfile|data_readRegB[7]~162_combout  = (\my_regfile|register[13].df|dffe_array[7].df|q~q  & (((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~162 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~164 (
// Equation(s):
// \my_regfile|data_readRegB[7]~164_combout  = (\my_regfile|data_readRegB[7]~161_combout  & (\my_regfile|data_readRegB[7]~163_combout  & (\my_regfile|data_readRegB[7]~160_combout  & \my_regfile|data_readRegB[7]~162_combout )))

	.dataa(\my_regfile|data_readRegB[7]~161_combout ),
	.datab(\my_regfile|data_readRegB[7]~163_combout ),
	.datac(\my_regfile|data_readRegB[7]~160_combout ),
	.datad(\my_regfile|data_readRegB[7]~162_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \my_regfile|register[5].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \my_regfile|register[6].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~158 (
// Equation(s):
// \my_regfile|data_readRegB[7]~158_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[7].df|q~q  & ((\my_regfile|register[5].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~158 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \my_regfile|register[4].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~156 (
// Equation(s):
// \my_regfile|data_readRegB[7]~156_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// ((\my_processor|ctrl_readRegB[0]~17_combout )))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~156 .lut_mask = 16'hBCFF;
defparam \my_regfile|data_readRegB[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \my_regfile|register[1].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \my_regfile|register[2].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~155 (
// Equation(s):
// \my_regfile|data_readRegB[7]~155_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[7].df|q~q  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~155 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~157 (
// Equation(s):
// \my_regfile|data_readRegB[7]~157_combout  = (\my_regfile|data_readRegB[7]~156_combout  & (\my_regfile|data_readRegB[7]~155_combout  & ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|data_readRegB[7]~156_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[7]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~157 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~165 (
// Equation(s):
// \my_regfile|data_readRegB[7]~165_combout  = (\my_regfile|data_readRegB[7]~159_combout  & (\my_regfile|data_readRegB[7]~164_combout  & (\my_regfile|data_readRegB[7]~158_combout  & \my_regfile|data_readRegB[7]~157_combout )))

	.dataa(\my_regfile|data_readRegB[7]~159_combout ),
	.datab(\my_regfile|data_readRegB[7]~164_combout ),
	.datac(\my_regfile|data_readRegB[7]~158_combout ),
	.datad(\my_regfile|data_readRegB[7]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \my_regfile|register[25].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \my_regfile|register[26].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~171 (
// Equation(s):
// \my_regfile|data_readRegB[7]~171_combout  = (\my_regfile|register[25].df|dffe_array[7].df|q~q  & (((\my_regfile|register[26].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~171 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \my_regfile|register[28].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \my_regfile|register[27].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~172 (
// Equation(s):
// \my_regfile|data_readRegB[7]~172_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[7].df|q~q  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~172 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \my_regfile|register[19].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \my_regfile|register[20].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~167 (
// Equation(s):
// \my_regfile|data_readRegB[7]~167_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[7].df|q~q  & ((\my_regfile|register[19].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~167 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \my_regfile|register[17].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \my_regfile|register[18].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~166 (
// Equation(s):
// \my_regfile|data_readRegB[7]~166_combout  = (\my_regfile|register[17].df|dffe_array[7].df|q~q  & (((\my_regfile|register[18].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~166 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \my_regfile|register[23].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \my_regfile|register[24].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~169 (
// Equation(s):
// \my_regfile|data_readRegB[7]~169_combout  = (\my_regfile|register[23].df|dffe_array[7].df|q~q  & (((\my_regfile|register[24].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~169 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \my_regfile|register[21].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \my_regfile|register[22].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~168 (
// Equation(s):
// \my_regfile|data_readRegB[7]~168_combout  = (\my_regfile|register[21].df|dffe_array[7].df|q~q  & (((\my_regfile|register[22].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~168 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~170 (
// Equation(s):
// \my_regfile|data_readRegB[7]~170_combout  = (\my_regfile|data_readRegB[7]~167_combout  & (\my_regfile|data_readRegB[7]~166_combout  & (\my_regfile|data_readRegB[7]~169_combout  & \my_regfile|data_readRegB[7]~168_combout )))

	.dataa(\my_regfile|data_readRegB[7]~167_combout ),
	.datab(\my_regfile|data_readRegB[7]~166_combout ),
	.datac(\my_regfile|data_readRegB[7]~169_combout ),
	.datad(\my_regfile|data_readRegB[7]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \my_regfile|register[29].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \my_regfile|register[31].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \my_regfile|register[30].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~173 (
// Equation(s):
// \my_regfile|data_readRegB[7]~173_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[7].df|q~q  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~173 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~174 (
// Equation(s):
// \my_regfile|data_readRegB[7]~174_combout  = (\my_regfile|data_readRegB[7]~173_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[7]~173_combout ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~174 .lut_mask = 16'hA0F0;
defparam \my_regfile|data_readRegB[7]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~175 (
// Equation(s):
// \my_regfile|data_readRegB[7]~175_combout  = (\my_regfile|data_readRegB[7]~171_combout  & (\my_regfile|data_readRegB[7]~172_combout  & (\my_regfile|data_readRegB[7]~170_combout  & \my_regfile|data_readRegB[7]~174_combout )))

	.dataa(\my_regfile|data_readRegB[7]~171_combout ),
	.datab(\my_regfile|data_readRegB[7]~172_combout ),
	.datac(\my_regfile|data_readRegB[7]~170_combout ),
	.datad(\my_regfile|data_readRegB[7]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~176 (
// Equation(s):
// \my_regfile|data_readRegB[7]~176_combout  = ((\my_regfile|data_readRegB[7]~165_combout  & \my_regfile|data_readRegB[7]~175_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[7]~165_combout ),
	.datad(\my_regfile|data_readRegB[7]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~176 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[7]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \my_processor|aluinput[7]~51 (
// Equation(s):
// \my_processor|aluinput[7]~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[7]~176_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|data_readRegB[7]~176_combout ),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[7]~51 .lut_mask = 16'hB8AA;
defparam \my_processor|aluinput[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~715 (
// Equation(s):
// \my_regfile|data_readRegA[6]~715_combout  = (\my_regfile|data_readRegA[6]~308_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[6]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~715 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[6]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_processor|aluinput[6]~35 (
// Equation(s):
// \my_processor|aluinput[6]~35_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[6]~154_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[6]~154_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[6]~35 .lut_mask = 16'hB8BB;
defparam \my_processor|aluinput[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \my_regfile|register[31].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \my_regfile|register[30].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~129 (
// Equation(s):
// \my_regfile|data_readRegB[5]~129_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[5].df|q~q  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~129 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \my_regfile|register[29].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~130 (
// Equation(s):
// \my_regfile|data_readRegB[5]~130_combout  = (\my_regfile|data_readRegB[5]~129_combout  & ((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[5]~129_combout ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~130 .lut_mask = 16'hCC0C;
defparam \my_regfile|data_readRegB[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N29
dffeas \my_regfile|register[25].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \my_regfile|register[26].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~127 (
// Equation(s):
// \my_regfile|data_readRegB[5]~127_combout  = (\my_regfile|register[25].df|dffe_array[5].df|q~q  & (((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~127 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N19
dffeas \my_regfile|register[28].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N5
dffeas \my_regfile|register[27].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~128 (
// Equation(s):
// \my_regfile|data_readRegB[5]~128_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[5].df|q~q  & ((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~128 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \my_regfile|register[21].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \my_regfile|register[22].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~124 (
// Equation(s):
// \my_regfile|data_readRegB[5]~124_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[5].df|q~q  & ((\my_regfile|register[22].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~124 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \my_regfile|register[17].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \my_regfile|register[18].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~122 (
// Equation(s):
// \my_regfile|data_readRegB[5]~122_combout  = (\my_regfile|register[17].df|dffe_array[5].df|q~q  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d1|d3|and2~combout ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~122 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \my_regfile|register[23].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \my_regfile|register[24].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~125 (
// Equation(s):
// \my_regfile|data_readRegB[5]~125_combout  = (\my_regfile|register[23].df|dffe_array[5].df|q~q  & (((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~125 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \my_regfile|register[19].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \my_regfile|register[20].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~123 (
// Equation(s):
// \my_regfile|data_readRegB[5]~123_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[5].df|q~q  & ((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~123 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~126 (
// Equation(s):
// \my_regfile|data_readRegB[5]~126_combout  = (\my_regfile|data_readRegB[5]~124_combout  & (\my_regfile|data_readRegB[5]~122_combout  & (\my_regfile|data_readRegB[5]~125_combout  & \my_regfile|data_readRegB[5]~123_combout )))

	.dataa(\my_regfile|data_readRegB[5]~124_combout ),
	.datab(\my_regfile|data_readRegB[5]~122_combout ),
	.datac(\my_regfile|data_readRegB[5]~125_combout ),
	.datad(\my_regfile|data_readRegB[5]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~126 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~131 (
// Equation(s):
// \my_regfile|data_readRegB[5]~131_combout  = (\my_regfile|data_readRegB[5]~130_combout  & (\my_regfile|data_readRegB[5]~127_combout  & (\my_regfile|data_readRegB[5]~128_combout  & \my_regfile|data_readRegB[5]~126_combout )))

	.dataa(\my_regfile|data_readRegB[5]~130_combout ),
	.datab(\my_regfile|data_readRegB[5]~127_combout ),
	.datac(\my_regfile|data_readRegB[5]~128_combout ),
	.datad(\my_regfile|data_readRegB[5]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~131 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \my_regfile|register[5].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \my_regfile|register[6].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~114 (
// Equation(s):
// \my_regfile|data_readRegB[5]~114_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~114 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \my_regfile|register[3].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~112 (
// Equation(s):
// \my_regfile|data_readRegB[5]~112_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~112 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \my_regfile|register[4].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \my_regfile|register[1].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~111 (
// Equation(s):
// \my_regfile|data_readRegB[5]~111_combout  = (\my_regfile|register[2].df|dffe_array[5].df|q~q  & (((\my_regfile|register[1].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~111 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~113 (
// Equation(s):
// \my_regfile|data_readRegB[5]~113_combout  = (\my_regfile|data_readRegB[5]~112_combout  & (\my_regfile|data_readRegB[5]~111_combout  & ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[5]~112_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[5]~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~113 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \my_regfile|register[7].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \my_regfile|register[8].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~115 (
// Equation(s):
// \my_regfile|data_readRegB[5]~115_combout  = (\my_regfile|register[7].df|dffe_array[5].df|q~q  & (((\my_regfile|register[8].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~115 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N27
dffeas \my_regfile|register[13].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N21
dffeas \my_regfile|register[14].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~118 (
// Equation(s):
// \my_regfile|data_readRegB[5]~118_combout  = (\my_regfile|register[13].df|dffe_array[5].df|q~q  & (((\my_regfile|register[14].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~118 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N19
dffeas \my_regfile|register[11].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N13
dffeas \my_regfile|register[12].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~117 (
// Equation(s):
// \my_regfile|data_readRegB[5]~117_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~117 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \my_regfile|register[10].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N31
dffeas \my_regfile|register[9].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~116 (
// Equation(s):
// \my_regfile|data_readRegB[5]~116_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[5].df|q~q  & ((\my_regfile|register[10].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~116 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \my_regfile|register[16].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \my_regfile|register[15].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~119 (
// Equation(s):
// \my_regfile|data_readRegB[5]~119_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[5].df|q~q  & ((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~119 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~120 (
// Equation(s):
// \my_regfile|data_readRegB[5]~120_combout  = (\my_regfile|data_readRegB[5]~118_combout  & (\my_regfile|data_readRegB[5]~117_combout  & (\my_regfile|data_readRegB[5]~116_combout  & \my_regfile|data_readRegB[5]~119_combout )))

	.dataa(\my_regfile|data_readRegB[5]~118_combout ),
	.datab(\my_regfile|data_readRegB[5]~117_combout ),
	.datac(\my_regfile|data_readRegB[5]~116_combout ),
	.datad(\my_regfile|data_readRegB[5]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~120 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~121 (
// Equation(s):
// \my_regfile|data_readRegB[5]~121_combout  = (\my_regfile|data_readRegB[5]~114_combout  & (\my_regfile|data_readRegB[5]~113_combout  & (\my_regfile|data_readRegB[5]~115_combout  & \my_regfile|data_readRegB[5]~120_combout )))

	.dataa(\my_regfile|data_readRegB[5]~114_combout ),
	.datab(\my_regfile|data_readRegB[5]~113_combout ),
	.datac(\my_regfile|data_readRegB[5]~115_combout ),
	.datad(\my_regfile|data_readRegB[5]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~121 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~132 (
// Equation(s):
// \my_regfile|data_readRegB[5]~132_combout  = ((\my_regfile|data_readRegB[5]~131_combout  & \my_regfile|data_readRegB[5]~121_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[5]~131_combout ),
	.datad(\my_regfile|data_readRegB[5]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~132 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \my_processor|aluinput[5]~50 (
// Equation(s):
// \my_processor|aluinput[5]~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[5]~132_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|data_readRegB[5]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[5]~50 .lut_mask = 16'hBA8A;
defparam \my_processor|aluinput[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~713 (
// Equation(s):
// \my_regfile|data_readRegA[4]~713_combout  = (\my_regfile|data_readRegA[4]~352_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[4]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~713 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[4]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_processor|aluinput[2]~34 (
// Equation(s):
// \my_processor|aluinput[2]~34_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[2]~66_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_regfile|data_readRegB[2]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[2]~34 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \my_regfile|register[27].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~40 (
// Equation(s):
// \my_regfile|data_readRegB[1]~40_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[1].df|q~q  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~40 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \my_regfile|register[29].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [1]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~41 (
// Equation(s):
// \my_regfile|data_readRegB[1]~41_combout  = ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout )

	.dataa(gnd),
	.datab(\my_regfile|d1|d0|and1~5_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~41 .lut_mask = 16'hF3FF;
defparam \my_regfile|data_readRegB[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \my_regfile|register[26].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \my_regfile|register[25].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~39 (
// Equation(s):
// \my_regfile|data_readRegB[1]~39_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[1].df|q~q  & ((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~39 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \my_regfile|register[30].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \my_regfile|register[31].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~42 (
// Equation(s):
// \my_regfile|data_readRegB[1]~42_combout  = (\my_regfile|register[30].df|dffe_array[1].df|q~q  & (((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~42 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~43 (
// Equation(s):
// \my_regfile|data_readRegB[1]~43_combout  = (\my_regfile|data_readRegB[1]~40_combout  & (\my_regfile|data_readRegB[1]~41_combout  & (\my_regfile|data_readRegB[1]~39_combout  & \my_regfile|data_readRegB[1]~42_combout )))

	.dataa(\my_regfile|data_readRegB[1]~40_combout ),
	.datab(\my_regfile|data_readRegB[1]~41_combout ),
	.datac(\my_regfile|data_readRegB[1]~39_combout ),
	.datad(\my_regfile|data_readRegB[1]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~43 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \my_regfile|register[4].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~24 (
// Equation(s):
// \my_regfile|data_readRegB[1]~24_combout  = (\my_processor|ctrl_readRegB[1]~15_combout ) # ((\my_processor|ctrl_readRegB[0]~17_combout ) # ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and4~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~24 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \my_regfile|register[3].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~25 (
// Equation(s):
// \my_regfile|data_readRegB[1]~25_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[1]~24_combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[1]~24_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~25 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegB[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \my_regfile|register[8].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \my_regfile|register[7].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~27 (
// Equation(s):
// \my_regfile|data_readRegB[1]~27_combout  = (\my_regfile|register[8].df|dffe_array[1].df|q~q  & (((\my_regfile|register[7].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~27 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \my_regfile|register[1].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \my_regfile|register[2].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~23 (
// Equation(s):
// \my_regfile|data_readRegB[1]~23_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[1].df|q~q  & ((\my_regfile|register[2].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~23 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \my_regfile|register[5].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \my_regfile|register[6].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~26 (
// Equation(s):
// \my_regfile|data_readRegB[1]~26_combout  = (\my_regfile|register[5].df|dffe_array[1].df|q~q  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~26 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~28 (
// Equation(s):
// \my_regfile|data_readRegB[1]~28_combout  = (\my_regfile|data_readRegB[1]~25_combout  & (\my_regfile|data_readRegB[1]~27_combout  & (\my_regfile|data_readRegB[1]~23_combout  & \my_regfile|data_readRegB[1]~26_combout )))

	.dataa(\my_regfile|data_readRegB[1]~25_combout ),
	.datab(\my_regfile|data_readRegB[1]~27_combout ),
	.datac(\my_regfile|data_readRegB[1]~23_combout ),
	.datad(\my_regfile|data_readRegB[1]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~28 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \my_regfile|register[24].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \my_regfile|register[23].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~37 (
// Equation(s):
// \my_regfile|data_readRegB[1]~37_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[1].df|q~q  & ((\my_regfile|register[23].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~37 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \my_regfile|register[20].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \my_regfile|register[19].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~35 (
// Equation(s):
// \my_regfile|data_readRegB[1]~35_combout  = (\my_regfile|register[20].df|dffe_array[1].df|q~q  & (((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~35 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N19
dffeas \my_regfile|register[17].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N1
dffeas \my_regfile|register[18].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~34 (
// Equation(s):
// \my_regfile|data_readRegB[1]~34_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[1].df|q~q  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~34 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[1].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[1].df|q~feeder_combout  = \my_processor|data_writeReg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[1].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[1].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[1].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \my_regfile|register[21].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[1].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \my_regfile|register[22].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~36 (
// Equation(s):
// \my_regfile|data_readRegB[1]~36_combout  = (\my_regfile|register[21].df|dffe_array[1].df|q~q  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~36 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~38 (
// Equation(s):
// \my_regfile|data_readRegB[1]~38_combout  = (\my_regfile|data_readRegB[1]~37_combout  & (\my_regfile|data_readRegB[1]~35_combout  & (\my_regfile|data_readRegB[1]~34_combout  & \my_regfile|data_readRegB[1]~36_combout )))

	.dataa(\my_regfile|data_readRegB[1]~37_combout ),
	.datab(\my_regfile|data_readRegB[1]~35_combout ),
	.datac(\my_regfile|data_readRegB[1]~34_combout ),
	.datad(\my_regfile|data_readRegB[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~38 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N1
dffeas \my_regfile|register[11].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \my_regfile|register[12].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~30 (
// Equation(s):
// \my_regfile|data_readRegB[1]~30_combout  = (\my_regfile|register[11].df|dffe_array[1].df|q~q  & (((\my_regfile|register[12].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~30 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \my_regfile|register[13].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \my_regfile|register[14].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~31 (
// Equation(s):
// \my_regfile|data_readRegB[1]~31_combout  = (\my_regfile|register[13].df|dffe_array[1].df|q~q  & (((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~31 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \my_regfile|register[10].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \my_regfile|register[9].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~29 (
// Equation(s):
// \my_regfile|data_readRegB[1]~29_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[1].df|q~q  & ((\my_regfile|register[10].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~29 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N21
dffeas \my_regfile|register[16].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \my_regfile|register[15].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~32 (
// Equation(s):
// \my_regfile|data_readRegB[1]~32_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[1].df|q~q  & ((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~32 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~33 (
// Equation(s):
// \my_regfile|data_readRegB[1]~33_combout  = (\my_regfile|data_readRegB[1]~30_combout  & (\my_regfile|data_readRegB[1]~31_combout  & (\my_regfile|data_readRegB[1]~29_combout  & \my_regfile|data_readRegB[1]~32_combout )))

	.dataa(\my_regfile|data_readRegB[1]~30_combout ),
	.datab(\my_regfile|data_readRegB[1]~31_combout ),
	.datac(\my_regfile|data_readRegB[1]~29_combout ),
	.datad(\my_regfile|data_readRegB[1]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~33 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~44 (
// Equation(s):
// \my_regfile|data_readRegB[1]~44_combout  = (\my_regfile|data_readRegB[1]~43_combout  & (\my_regfile|data_readRegB[1]~28_combout  & (\my_regfile|data_readRegB[1]~38_combout  & \my_regfile|data_readRegB[1]~33_combout )))

	.dataa(\my_regfile|data_readRegB[1]~43_combout ),
	.datab(\my_regfile|data_readRegB[1]~28_combout ),
	.datac(\my_regfile|data_readRegB[1]~38_combout ),
	.datad(\my_regfile|data_readRegB[1]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~44 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \my_processor|aluinput[1]~33 (
// Equation(s):
// \my_processor|aluinput[1]~33_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[1]~44_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_regfile|data_readRegB[1]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[1]~33 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder1|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder1|C_out~0_combout  = (\my_processor|aluinput[0]~32_combout  & (((\my_regfile|data_readRegA[0]~198_combout )))) # (!\my_processor|aluinput[0]~32_combout  & (!\my_processor|cmp1|ad4~0_combout  & 
// (\my_processor|alu_opcode~10_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[0]~198_combout ),
	.datad(\my_processor|aluinput[0]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder1|C_out~0 .lut_mask = 16'hF044;
defparam \my_processor|my_alu|csa|adder3|adder1|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder2|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder2|C_out~0_combout  = (\my_regfile|data_readRegA[1]~220_combout  & ((\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[1]~33_combout )))) # 
// (!\my_regfile|data_readRegA[1]~220_combout  & (\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[1]~33_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(\my_processor|aluinput[1]~33_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder2|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder3|adder2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder3|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder3|C_out~0_combout  = (\my_regfile|data_readRegA[2]~709_combout  & ((\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[2]~34_combout )))) # 
// (!\my_regfile|data_readRegA[2]~709_combout  & (\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[2]~34_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[2]~709_combout ),
	.datac(\my_processor|aluinput[2]~34_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder3|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder3|adder3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder4|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder4|C_out~0_combout  = (\my_regfile|data_readRegA[3]~242_combout  & ((\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[3]~48_combout )))) # 
// (!\my_regfile|data_readRegA[3]~242_combout  & (\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[3]~48_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~242_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[3]~48_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder4|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder3|adder4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder5|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder5|C_out~0_combout  = (\my_regfile|data_readRegA[4]~713_combout  & ((\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[4]~49_combout )))) # 
// (!\my_regfile|data_readRegA[4]~713_combout  & (\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[4]~49_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[4]~713_combout ),
	.datac(\my_processor|aluinput[4]~49_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder5|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder3|adder5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder6|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder6|C_out~0_combout  = (\my_regfile|data_readRegA[5]~714_combout  & ((\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[5]~50_combout )))) # 
// (!\my_regfile|data_readRegA[5]~714_combout  & (\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[5]~50_combout ))))

	.dataa(\my_regfile|data_readRegA[5]~714_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[5]~50_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder6|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder3|adder6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder7|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder7|C_out~0_combout  = (\my_regfile|data_readRegA[6]~715_combout  & ((\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[6]~35_combout )))) # 
// (!\my_regfile|data_readRegA[6]~715_combout  & (\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[6]~35_combout ))))

	.dataa(\my_regfile|data_readRegA[6]~715_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[6]~35_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder7|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder3|adder7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder8|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder8|C_out~0_combout  = (\my_regfile|data_readRegA[7]~711_combout  & ((\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout ) # (\my_processor|aluinput[7]~51_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[7]~711_combout  & (\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout  & (\my_processor|aluinput[7]~51_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[7]~51_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[7]~711_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder8|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder3|adder8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder9|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder9|C_out~0_combout  = (\my_regfile|data_readRegA[8]~710_combout  & ((\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[8]~52_combout )))) # 
// (!\my_regfile|data_readRegA[8]~710_combout  & (\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[8]~52_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[8]~710_combout ),
	.datac(\my_processor|aluinput[8]~52_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder9|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder3|adder9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder10|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder10|C_out~0_combout  = (\my_regfile|data_readRegA[9]~716_combout  & ((\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[9]~53_combout )))) # 
// (!\my_regfile|data_readRegA[9]~716_combout  & (\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[9]~53_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~716_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[9]~53_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder10|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder3|adder10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder11|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder11|C_out~0_combout  = (\my_regfile|data_readRegA[10]~717_combout  & ((\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[10]~54_combout )))) # 
// (!\my_regfile|data_readRegA[10]~717_combout  & (\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[10]~54_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[10]~54_combout ),
	.datac(\my_regfile|data_readRegA[10]~717_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder11|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder3|adder11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder12|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder12|C_out~0_combout  = (\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout  & ((\my_regfile|data_readRegA[11]~718_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[11]~55_combout )))) # 
// (!\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout  & (\my_regfile|data_readRegA[11]~718_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[11]~55_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[11]~55_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout ),
	.datad(\my_regfile|data_readRegA[11]~718_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder12|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder12|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder3|adder12|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~719 (
// Equation(s):
// \my_regfile|data_readRegA[12]~719_combout  = (\my_regfile|data_readRegA[12]~88_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[12]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~719 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegA[12]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \my_regfile|register[8].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \my_regfile|register[7].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~345 (
// Equation(s):
// \my_regfile|data_readRegB[12]~345_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[12].df|q~q  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~345 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \my_regfile|register[5].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \my_regfile|register[6].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~344 (
// Equation(s):
// \my_regfile|data_readRegB[12]~344_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[12].df|q~q  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~344 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \my_regfile|register[2].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \my_regfile|register[1].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~341 (
// Equation(s):
// \my_regfile|data_readRegB[12]~341_combout  = (\my_regfile|register[2].df|dffe_array[12].df|q~q  & (((\my_regfile|register[1].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~341 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \my_regfile|register[3].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~342 (
// Equation(s):
// \my_regfile|data_readRegB[12]~342_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~342 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[12]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~343 (
// Equation(s):
// \my_regfile|data_readRegB[12]~343_combout  = (\my_regfile|data_readRegB[12]~341_combout  & (\my_regfile|data_readRegB[12]~342_combout  & ((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|data_readRegB[12]~341_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[12]~342_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~343 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[12]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \my_regfile|register[11].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \my_regfile|register[12].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~347 (
// Equation(s):
// \my_regfile|data_readRegB[12]~347_combout  = (\my_regfile|register[11].df|dffe_array[12].df|q~q  & (((\my_regfile|register[12].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~347 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N27
dffeas \my_regfile|register[15].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N21
dffeas \my_regfile|register[16].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~349 (
// Equation(s):
// \my_regfile|data_readRegB[12]~349_combout  = (\my_regfile|register[15].df|dffe_array[12].df|q~q  & (((\my_regfile|register[16].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~349 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N17
dffeas \my_regfile|register[13].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N17
dffeas \my_regfile|register[14].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~348 (
// Equation(s):
// \my_regfile|data_readRegB[12]~348_combout  = (\my_regfile|register[13].df|dffe_array[12].df|q~q  & (((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~348 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \my_regfile|register[9].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \my_regfile|register[10].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~346 (
// Equation(s):
// \my_regfile|data_readRegB[12]~346_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[12].df|q~q  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~346 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~350 (
// Equation(s):
// \my_regfile|data_readRegB[12]~350_combout  = (\my_regfile|data_readRegB[12]~347_combout  & (\my_regfile|data_readRegB[12]~349_combout  & (\my_regfile|data_readRegB[12]~348_combout  & \my_regfile|data_readRegB[12]~346_combout )))

	.dataa(\my_regfile|data_readRegB[12]~347_combout ),
	.datab(\my_regfile|data_readRegB[12]~349_combout ),
	.datac(\my_regfile|data_readRegB[12]~348_combout ),
	.datad(\my_regfile|data_readRegB[12]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~350 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~351 (
// Equation(s):
// \my_regfile|data_readRegB[12]~351_combout  = (\my_regfile|data_readRegB[12]~345_combout  & (\my_regfile|data_readRegB[12]~344_combout  & (\my_regfile|data_readRegB[12]~343_combout  & \my_regfile|data_readRegB[12]~350_combout )))

	.dataa(\my_regfile|data_readRegB[12]~345_combout ),
	.datab(\my_regfile|data_readRegB[12]~344_combout ),
	.datac(\my_regfile|data_readRegB[12]~343_combout ),
	.datad(\my_regfile|data_readRegB[12]~350_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~351 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N3
dffeas \my_regfile|register[25].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N1
dffeas \my_regfile|register[26].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~357 (
// Equation(s):
// \my_regfile|data_readRegB[12]~357_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[12].df|q~q  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~357 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \my_regfile|register[31].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \my_regfile|register[30].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~359 (
// Equation(s):
// \my_regfile|data_readRegB[12]~359_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[12].df|q~q  & ((\my_regfile|register[30].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~359 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[12].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \my_regfile|register[29].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~360 (
// Equation(s):
// \my_regfile|data_readRegB[12]~360_combout  = (\my_regfile|data_readRegB[12]~359_combout  & ((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[12]~359_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~360 .lut_mask = 16'hC0CC;
defparam \my_regfile|data_readRegB[12]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \my_regfile|register[21].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \my_regfile|register[22].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~354 (
// Equation(s):
// \my_regfile|data_readRegB[12]~354_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[12].df|q~q  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~354 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N15
dffeas \my_regfile|register[19].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N5
dffeas \my_regfile|register[20].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~353 (
// Equation(s):
// \my_regfile|data_readRegB[12]~353_combout  = (\my_regfile|register[19].df|dffe_array[12].df|q~q  & (((\my_regfile|register[20].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~353 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \my_regfile|register[17].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \my_regfile|register[18].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~352 (
// Equation(s):
// \my_regfile|data_readRegB[12]~352_combout  = (\my_regfile|register[17].df|dffe_array[12].df|q~q  & (((\my_regfile|register[18].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~352 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N19
dffeas \my_regfile|register[23].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N25
dffeas \my_regfile|register[24].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~355 (
// Equation(s):
// \my_regfile|data_readRegB[12]~355_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[12].df|q~q  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~355 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~356 (
// Equation(s):
// \my_regfile|data_readRegB[12]~356_combout  = (\my_regfile|data_readRegB[12]~354_combout  & (\my_regfile|data_readRegB[12]~353_combout  & (\my_regfile|data_readRegB[12]~352_combout  & \my_regfile|data_readRegB[12]~355_combout )))

	.dataa(\my_regfile|data_readRegB[12]~354_combout ),
	.datab(\my_regfile|data_readRegB[12]~353_combout ),
	.datac(\my_regfile|data_readRegB[12]~352_combout ),
	.datad(\my_regfile|data_readRegB[12]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~356 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \my_regfile|register[27].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \my_regfile|register[28].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~358 (
// Equation(s):
// \my_regfile|data_readRegB[12]~358_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[12].df|q~q  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~358 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~361 (
// Equation(s):
// \my_regfile|data_readRegB[12]~361_combout  = (\my_regfile|data_readRegB[12]~357_combout  & (\my_regfile|data_readRegB[12]~360_combout  & (\my_regfile|data_readRegB[12]~356_combout  & \my_regfile|data_readRegB[12]~358_combout )))

	.dataa(\my_regfile|data_readRegB[12]~357_combout ),
	.datab(\my_regfile|data_readRegB[12]~360_combout ),
	.datac(\my_regfile|data_readRegB[12]~356_combout ),
	.datad(\my_regfile|data_readRegB[12]~358_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~361 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~362 (
// Equation(s):
// \my_regfile|data_readRegB[12]~362_combout  = ((\my_regfile|data_readRegB[12]~351_combout  & \my_regfile|data_readRegB[12]~361_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[12]~351_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[12]~361_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~362 .lut_mask = 16'hDD55;
defparam \my_regfile|data_readRegB[12]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_processor|aluinput[12]~56 (
// Equation(s):
// \my_processor|aluinput[12]~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[12]~362_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_regfile|data_readRegB[12]~362_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[12]~56 .lut_mask = 16'hBA8A;
defparam \my_processor|aluinput[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder13|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder13|sum~combout  = \my_processor|my_alu|csa|adder3|adder12|C_out~0_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[12]~719_combout  $ (\my_processor|aluinput[12]~56_combout )))

	.dataa(\my_processor|my_alu|csa|adder3|adder12|C_out~0_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[12]~719_combout ),
	.datad(\my_processor|aluinput[12]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder13|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder13|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder13|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_processor|my_alu|mux1[12]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[12]|or1~0_combout  = (\my_regfile|data_readRegA[12]~719_combout  & ((\my_processor|aluinput[12]~56_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[12]~719_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[12]~56_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[12]~719_combout ),
	.datad(\my_processor|aluinput[12]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[12]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[12]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[12]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[1].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[31]~463_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[29]~486_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~486_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[1].mux1|or1~0 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|right|second_loop[1].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[1].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[30]~509_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[28]~532_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[28]~532_combout ),
	.datad(\my_regfile|data_readRegA[30]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[1].mux1|or1~1 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|right|second_loop[1].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2 .lut_mask = 16'h000F;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout  = (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & ((\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ) # 
// ((\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout )))) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (((\my_regfile|data_readRegA[31]~463_combout ))))

	.dataa(\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ),
	.datab(\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0 .lut_mask = 16'hEFE0;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[9].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~598_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[20]~620_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[20]~620_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[22]~598_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[9].mux1|or1~0 .lut_mask = 16'hEF4F;
defparam \my_processor|my_alu|right|second_loop[9].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[9].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[9].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|second_loop[9].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[5].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[26]~418_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[24]~440_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~440_combout ),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[5].mux1|or1~0 .lut_mask = 16'hFD75;
defparam \my_processor|my_alu|right|second_loop[5].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~732 (
// Equation(s):
// \my_regfile|data_readRegA[26]~732_combout  = (\my_regfile|data_readRegA[26]~418_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~732 .lut_mask = 16'hFF33;
defparam \my_regfile|data_readRegA[26]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \my_regfile|register[23].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \my_regfile|register[24].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~486 (
// Equation(s):
// \my_regfile|data_readRegB[26]~486_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[26].df|q~q  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~486 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[26].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \my_regfile|register[21].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \my_regfile|register[22].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~485 (
// Equation(s):
// \my_regfile|data_readRegB[26]~485_combout  = (\my_regfile|register[21].df|dffe_array[26].df|q~q  & (((\my_regfile|register[22].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~485 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \my_regfile|register[17].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \my_regfile|register[18].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~483 (
// Equation(s):
// \my_regfile|data_readRegB[26]~483_combout  = (\my_regfile|register[17].df|dffe_array[26].df|q~q  & (((\my_regfile|register[18].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~483 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \my_regfile|register[19].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \my_regfile|register[20].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~484 (
// Equation(s):
// \my_regfile|data_readRegB[26]~484_combout  = (\my_regfile|register[19].df|dffe_array[26].df|q~q  & (((\my_regfile|register[20].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~484 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~487 (
// Equation(s):
// \my_regfile|data_readRegB[26]~487_combout  = (\my_regfile|data_readRegB[26]~486_combout  & (\my_regfile|data_readRegB[26]~485_combout  & (\my_regfile|data_readRegB[26]~483_combout  & \my_regfile|data_readRegB[26]~484_combout )))

	.dataa(\my_regfile|data_readRegB[26]~486_combout ),
	.datab(\my_regfile|data_readRegB[26]~485_combout ),
	.datac(\my_regfile|data_readRegB[26]~483_combout ),
	.datad(\my_regfile|data_readRegB[26]~484_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~487 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \my_regfile|register[25].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \my_regfile|register[26].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~488 (
// Equation(s):
// \my_regfile|data_readRegB[26]~488_combout  = (\my_regfile|register[25].df|dffe_array[26].df|q~q  & (((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~488 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N31
dffeas \my_regfile|register[30].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N17
dffeas \my_regfile|register[31].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~491 (
// Equation(s):
// \my_regfile|data_readRegB[26]~491_combout  = (\my_regfile|register[30].df|dffe_array[26].df|q~q  & (((\my_regfile|register[31].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~491 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \my_regfile|register[29].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[26]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~490 (
// Equation(s):
// \my_regfile|data_readRegB[26]~490_combout  = (\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (((!\my_regfile|d1|d0|and1~5_combout ) # (!\my_regfile|d1|d1|and1~0_combout )) # (!\my_processor|ctrl_readRegB[2]~16_combout ))

	.dataa(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_regfile|d1|d1|and1~0_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~490 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegB[26]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \my_regfile|register[27].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \my_regfile|register[28].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~489 (
// Equation(s):
// \my_regfile|data_readRegB[26]~489_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[26].df|q~q  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~489 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~492 (
// Equation(s):
// \my_regfile|data_readRegB[26]~492_combout  = (\my_regfile|data_readRegB[26]~488_combout  & (\my_regfile|data_readRegB[26]~491_combout  & (\my_regfile|data_readRegB[26]~490_combout  & \my_regfile|data_readRegB[26]~489_combout )))

	.dataa(\my_regfile|data_readRegB[26]~488_combout ),
	.datab(\my_regfile|data_readRegB[26]~491_combout ),
	.datac(\my_regfile|data_readRegB[26]~490_combout ),
	.datad(\my_regfile|data_readRegB[26]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~492 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~473 (
// Equation(s):
// \my_regfile|data_readRegB[26]~473_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~473 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[26]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \my_regfile|register[1].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \my_regfile|register[2].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~472 (
// Equation(s):
// \my_regfile|data_readRegB[26]~472_combout  = (\my_regfile|register[1].df|dffe_array[26].df|q~q  & (((\my_regfile|register[2].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~472 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N5
dffeas \my_regfile|register[4].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~474 (
// Equation(s):
// \my_regfile|data_readRegB[26]~474_combout  = (\my_regfile|data_readRegB[26]~473_combout  & (\my_regfile|data_readRegB[26]~472_combout  & ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[26]~473_combout ),
	.datac(\my_regfile|data_readRegB[26]~472_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~474 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[26]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N3
dffeas \my_regfile|register[7].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N25
dffeas \my_regfile|register[8].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~476 (
// Equation(s):
// \my_regfile|data_readRegB[26]~476_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[26].df|q~q  & ((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~476 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N11
dffeas \my_regfile|register[5].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N17
dffeas \my_regfile|register[6].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~475 (
// Equation(s):
// \my_regfile|data_readRegB[26]~475_combout  = (\my_regfile|register[5].df|dffe_array[26].df|q~q  & (((\my_regfile|register[6].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~475 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[26]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N1
dffeas \my_regfile|register[10].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N3
dffeas \my_regfile|register[9].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~477 (
// Equation(s):
// \my_regfile|data_readRegB[26]~477_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[26].df|q~q  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~477 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N21
dffeas \my_regfile|register[13].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N27
dffeas \my_regfile|register[14].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~479 (
// Equation(s):
// \my_regfile|data_readRegB[26]~479_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[26].df|q~q  & ((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~479 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N19
dffeas \my_regfile|register[15].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N17
dffeas \my_regfile|register[16].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~480 (
// Equation(s):
// \my_regfile|data_readRegB[26]~480_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[26].df|q~q  & ((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \my_regfile|register[12].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \my_regfile|register[11].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~478 (
// Equation(s):
// \my_regfile|data_readRegB[26]~478_combout  = (\my_regfile|register[12].df|dffe_array[26].df|q~q  & (((\my_regfile|register[11].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~478 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~481 (
// Equation(s):
// \my_regfile|data_readRegB[26]~481_combout  = (\my_regfile|data_readRegB[26]~477_combout  & (\my_regfile|data_readRegB[26]~479_combout  & (\my_regfile|data_readRegB[26]~480_combout  & \my_regfile|data_readRegB[26]~478_combout )))

	.dataa(\my_regfile|data_readRegB[26]~477_combout ),
	.datab(\my_regfile|data_readRegB[26]~479_combout ),
	.datac(\my_regfile|data_readRegB[26]~480_combout ),
	.datad(\my_regfile|data_readRegB[26]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~481 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~482 (
// Equation(s):
// \my_regfile|data_readRegB[26]~482_combout  = (\my_regfile|data_readRegB[26]~474_combout  & (\my_regfile|data_readRegB[26]~476_combout  & (\my_regfile|data_readRegB[26]~475_combout  & \my_regfile|data_readRegB[26]~481_combout )))

	.dataa(\my_regfile|data_readRegB[26]~474_combout ),
	.datab(\my_regfile|data_readRegB[26]~476_combout ),
	.datac(\my_regfile|data_readRegB[26]~475_combout ),
	.datad(\my_regfile|data_readRegB[26]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~482 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~493 (
// Equation(s):
// \my_regfile|data_readRegB[26]~493_combout  = ((\my_regfile|data_readRegB[26]~487_combout  & (\my_regfile|data_readRegB[26]~492_combout  & \my_regfile|data_readRegB[26]~482_combout ))) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[26]~487_combout ),
	.datac(\my_regfile|data_readRegB[26]~492_combout ),
	.datad(\my_regfile|data_readRegB[26]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~493 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegB[26]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_processor|aluinput[26]~59 (
// Equation(s):
// \my_processor|aluinput[26]~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  
// & ((\my_regfile|data_readRegB[26]~493_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[26]~493_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[26]~59 .lut_mask = 16'hF4B0;
defparam \my_processor|aluinput[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N7
dffeas \my_regfile|register[27].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y25_N13
dffeas \my_regfile|register[28].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~533 (
// Equation(s):
// \my_regfile|data_readRegB[24]~533_combout  = (\my_regfile|register[27].df|dffe_array[24].df|q~q  & (((\my_regfile|register[28].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~533 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \my_regfile|register[25].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \my_regfile|register[26].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~532 (
// Equation(s):
// \my_regfile|data_readRegB[24]~532_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[24].df|q~q  & ((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~532 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \my_regfile|register[29].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[24]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N27
dffeas \my_regfile|register[30].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \my_regfile|register[31].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~534 (
// Equation(s):
// \my_regfile|data_readRegB[24]~534_combout  = (\my_regfile|register[30].df|dffe_array[24].df|q~q  & (((\my_regfile|register[31].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~534 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~535 (
// Equation(s):
// \my_regfile|data_readRegB[24]~535_combout  = (\my_regfile|data_readRegB[24]~534_combout  & ((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[24]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~535 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegB[24]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \my_regfile|register[19].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \my_regfile|register[20].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~528 (
// Equation(s):
// \my_regfile|data_readRegB[24]~528_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~528 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \my_regfile|register[23].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \my_regfile|register[24].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~530 (
// Equation(s):
// \my_regfile|data_readRegB[24]~530_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[24].df|q~q  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~530 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \my_regfile|register[21].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \my_regfile|register[22].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~529 (
// Equation(s):
// \my_regfile|data_readRegB[24]~529_combout  = (\my_regfile|register[21].df|dffe_array[24].df|q~q  & (((\my_regfile|register[22].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~529 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N1
dffeas \my_regfile|register[18].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N3
dffeas \my_regfile|register[17].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~527 (
// Equation(s):
// \my_regfile|data_readRegB[24]~527_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[24].df|q~q  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~527 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~531 (
// Equation(s):
// \my_regfile|data_readRegB[24]~531_combout  = (\my_regfile|data_readRegB[24]~528_combout  & (\my_regfile|data_readRegB[24]~530_combout  & (\my_regfile|data_readRegB[24]~529_combout  & \my_regfile|data_readRegB[24]~527_combout )))

	.dataa(\my_regfile|data_readRegB[24]~528_combout ),
	.datab(\my_regfile|data_readRegB[24]~530_combout ),
	.datac(\my_regfile|data_readRegB[24]~529_combout ),
	.datad(\my_regfile|data_readRegB[24]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~531 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~536 (
// Equation(s):
// \my_regfile|data_readRegB[24]~536_combout  = (\my_regfile|data_readRegB[24]~533_combout  & (\my_regfile|data_readRegB[24]~532_combout  & (\my_regfile|data_readRegB[24]~535_combout  & \my_regfile|data_readRegB[24]~531_combout )))

	.dataa(\my_regfile|data_readRegB[24]~533_combout ),
	.datab(\my_regfile|data_readRegB[24]~532_combout ),
	.datac(\my_regfile|data_readRegB[24]~535_combout ),
	.datad(\my_regfile|data_readRegB[24]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~536 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N9
dffeas \my_regfile|register[13].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N31
dffeas \my_regfile|register[14].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~524 (
// Equation(s):
// \my_regfile|data_readRegB[24]~524_combout  = (\my_regfile|register[13].df|dffe_array[24].df|q~q  & (((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~524 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \my_regfile|register[15].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N23
dffeas \my_regfile|register[16].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~525 (
// Equation(s):
// \my_regfile|data_readRegB[24]~525_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[24].df|q~q  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~525 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \my_regfile|register[9].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N29
dffeas \my_regfile|register[10].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~522 (
// Equation(s):
// \my_regfile|data_readRegB[24]~522_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~522 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \my_regfile|register[12].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \my_regfile|register[11].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~523 (
// Equation(s):
// \my_regfile|data_readRegB[24]~523_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[24].df|q~q  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~523 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~526 (
// Equation(s):
// \my_regfile|data_readRegB[24]~526_combout  = (\my_regfile|data_readRegB[24]~524_combout  & (\my_regfile|data_readRegB[24]~525_combout  & (\my_regfile|data_readRegB[24]~522_combout  & \my_regfile|data_readRegB[24]~523_combout )))

	.dataa(\my_regfile|data_readRegB[24]~524_combout ),
	.datab(\my_regfile|data_readRegB[24]~525_combout ),
	.datac(\my_regfile|data_readRegB[24]~522_combout ),
	.datad(\my_regfile|data_readRegB[24]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~526 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N29
dffeas \my_regfile|register[8].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N11
dffeas \my_regfile|register[7].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~520 (
// Equation(s):
// \my_regfile|data_readRegB[24]~520_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[24].df|q~q  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~520 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \my_regfile|register[6].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N31
dffeas \my_regfile|register[5].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~519 (
// Equation(s):
// \my_regfile|data_readRegB[24]~519_combout  = (((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (\my_regfile|d1|d0|and0~combout )) # (!\my_processor|ctrl_readRegB[2]~16_combout )) # (!\my_regfile|d1|d1|and1~0_combout )

	.dataa(\my_regfile|d1|d1|and1~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~519 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~521 (
// Equation(s):
// \my_regfile|data_readRegB[24]~521_combout  = (\my_regfile|data_readRegB[24]~520_combout  & (\my_regfile|data_readRegB[24]~519_combout  & ((\my_regfile|register[6].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[24]~520_combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|data_readRegB[24]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~521 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \my_regfile|register[4].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~517 (
// Equation(s):
// \my_regfile|data_readRegB[24]~517_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~517 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[24]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \my_regfile|register[2].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \my_regfile|register[1].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~516 (
// Equation(s):
// \my_regfile|data_readRegB[24]~516_combout  = (\my_regfile|register[2].df|dffe_array[24].df|q~q  & (((\my_regfile|register[1].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~516 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~518 (
// Equation(s):
// \my_regfile|data_readRegB[24]~518_combout  = (\my_regfile|data_readRegB[24]~517_combout  & (\my_regfile|data_readRegB[24]~516_combout  & ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[24]~517_combout ),
	.datad(\my_regfile|data_readRegB[24]~516_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~518 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~537 (
// Equation(s):
// \my_regfile|data_readRegB[24]~537_combout  = (\my_regfile|data_readRegB[24]~536_combout  & (\my_regfile|data_readRegB[24]~526_combout  & (\my_regfile|data_readRegB[24]~521_combout  & \my_regfile|data_readRegB[24]~518_combout )))

	.dataa(\my_regfile|data_readRegB[24]~536_combout ),
	.datab(\my_regfile|data_readRegB[24]~526_combout ),
	.datac(\my_regfile|data_readRegB[24]~521_combout ),
	.datad(\my_regfile|data_readRegB[24]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~537 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \my_processor|aluinput[24]~42 (
// Equation(s):
// \my_processor|aluinput[24]~42_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[24]~537_combout ) # 
// (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[24]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[24]~42 .lut_mask = 16'hDD8D;
defparam \my_processor|aluinput[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~730 (
// Equation(s):
// \my_regfile|data_readRegA[24]~730_combout  = (\my_regfile|data_readRegA[24]~440_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[24]~440_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~730 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[24]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder8|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder8|C_out~0_combout  = (\my_regfile|data_readRegA[23]~729_combout  & ((\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[23]~43_combout )))) # 
// (!\my_regfile|data_readRegA[23]~729_combout  & (\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[23]~43_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[23]~729_combout ),
	.datac(\my_processor|aluinput[23]~43_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder8|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder9|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder9|C_out~0_combout  = (\my_regfile|data_readRegA[24]~730_combout  & ((\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[24]~42_combout )))) # 
// (!\my_regfile|data_readRegA[24]~730_combout  & (\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[24]~42_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[24]~42_combout ),
	.datac(\my_regfile|data_readRegA[24]~730_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder9|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder1|adder9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder10|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder10|C_out~0_combout  = (\my_regfile|data_readRegA[25]~731_combout  & ((\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ) # (\my_processor|aluinput[25]~41_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[25]~731_combout  & (\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout  & (\my_processor|aluinput[25]~41_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[25]~41_combout ),
	.datab(\my_regfile|data_readRegA[25]~731_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder10|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder11|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder11|C_out~0_combout  = (\my_regfile|data_readRegA[26]~732_combout  & ((\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[26]~59_combout )))) # 
// (!\my_regfile|data_readRegA[26]~732_combout  & (\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[26]~59_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[26]~732_combout ),
	.datac(\my_processor|aluinput[26]~59_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder11|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder7|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder7|C_out~0_combout  = (\my_regfile|data_readRegA[22]~728_combout  & ((\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[22]~44_combout )))) # 
// (!\my_regfile|data_readRegA[22]~728_combout  & (\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[22]~44_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[22]~44_combout ),
	.datac(\my_regfile|data_readRegA[22]~728_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder6|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder7|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder8|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder8|C_out~0_combout  = (\my_regfile|data_readRegA[23]~729_combout  & ((\my_processor|my_alu|csa|adder2|adder7|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[23]~43_combout )))) # 
// (!\my_regfile|data_readRegA[23]~729_combout  & (\my_processor|my_alu|csa|adder2|adder7|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[23]~43_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[23]~729_combout ),
	.datac(\my_processor|aluinput[23]~43_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder8|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder9|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder9|C_out~0_combout  = (\my_regfile|data_readRegA[24]~730_combout  & ((\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ) # (\my_processor|aluinput[24]~42_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[24]~730_combout  & (\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout  & (\my_processor|aluinput[24]~42_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[24]~42_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[24]~730_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder9|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder10|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder10|C_out~0_combout  = (\my_regfile|data_readRegA[25]~731_combout  & ((\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[25]~41_combout )))) # 
// (!\my_regfile|data_readRegA[25]~731_combout  & (\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[25]~41_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[25]~731_combout ),
	.datac(\my_processor|aluinput[25]~41_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder10|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder11|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder11|C_out~0_combout  = (\my_regfile|data_readRegA[26]~732_combout  & ((\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[26]~59_combout )))) # 
// (!\my_regfile|data_readRegA[26]~732_combout  & (\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[26]~59_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[26]~732_combout ),
	.datac(\my_processor|aluinput[26]~59_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder11|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \my_regfile|register[5].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \my_regfile|register[6].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~453 (
// Equation(s):
// \my_regfile|data_readRegB[27]~453_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[27].df|q~q  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~453 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[27]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \my_regfile|register[8].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \my_regfile|register[7].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~454 (
// Equation(s):
// \my_regfile|data_readRegB[27]~454_combout  = (((\my_regfile|register[7].df|dffe_array[27].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout )) # (!\my_regfile|d1|d1|and4~2_combout )) # (!\my_processor|ctrl_readRegB[0]~17_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_regfile|d1|d1|and4~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~454 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[27]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~455 (
// Equation(s):
// \my_regfile|data_readRegB[27]~455_combout  = (\my_regfile|data_readRegB[27]~453_combout  & (\my_regfile|data_readRegB[27]~454_combout  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[27]~453_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegB[27]~454_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~455 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[27]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~451 (
// Equation(s):
// \my_regfile|data_readRegB[27]~451_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// ((\my_processor|ctrl_readRegB[1]~15_combout )))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_regfile|d1|d1|and0~0_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~451 .lut_mask = 16'hF7BB;
defparam \my_regfile|data_readRegB[27]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N21
dffeas \my_regfile|register[1].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y25_N25
dffeas \my_regfile|register[2].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~450 (
// Equation(s):
// \my_regfile|data_readRegB[27]~450_combout  = (\my_regfile|register[1].df|dffe_array[27].df|q~q  & (((\my_regfile|register[2].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~450 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N19
dffeas \my_regfile|register[4].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~452 (
// Equation(s):
// \my_regfile|data_readRegB[27]~452_combout  = (\my_regfile|data_readRegB[27]~451_combout  & (\my_regfile|data_readRegB[27]~450_combout  & ((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[27]~451_combout ),
	.datab(\my_regfile|data_readRegB[27]~450_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~452 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[27]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N31
dffeas \my_regfile|register[13].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N17
dffeas \my_regfile|register[14].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~458 (
// Equation(s):
// \my_regfile|data_readRegB[27]~458_combout  = (\my_regfile|register[13].df|dffe_array[27].df|q~q  & (((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~458 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[27]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \my_regfile|register[9].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \my_regfile|register[10].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~456 (
// Equation(s):
// \my_regfile|data_readRegB[27]~456_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[27].df|q~q  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~456 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[27]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N15
dffeas \my_regfile|register[11].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \my_regfile|register[12].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~457 (
// Equation(s):
// \my_regfile|data_readRegB[27]~457_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[27].df|q~q  & ((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~457 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N1
dffeas \my_regfile|register[15].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N15
dffeas \my_regfile|register[16].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~459 (
// Equation(s):
// \my_regfile|data_readRegB[27]~459_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[27].df|q~q  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~459 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~460 (
// Equation(s):
// \my_regfile|data_readRegB[27]~460_combout  = (\my_regfile|data_readRegB[27]~458_combout  & (\my_regfile|data_readRegB[27]~456_combout  & (\my_regfile|data_readRegB[27]~457_combout  & \my_regfile|data_readRegB[27]~459_combout )))

	.dataa(\my_regfile|data_readRegB[27]~458_combout ),
	.datab(\my_regfile|data_readRegB[27]~456_combout ),
	.datac(\my_regfile|data_readRegB[27]~457_combout ),
	.datad(\my_regfile|data_readRegB[27]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~460 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|register[25].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \my_regfile|register[26].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~466 (
// Equation(s):
// \my_regfile|data_readRegB[27]~466_combout  = (\my_regfile|register[25].df|dffe_array[27].df|q~q  & (((\my_regfile|register[26].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~466 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N3
dffeas \my_regfile|register[27].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N5
dffeas \my_regfile|register[28].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~467 (
// Equation(s):
// \my_regfile|data_readRegB[27]~467_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[27].df|q~q  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~467 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \my_regfile|register[19].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \my_regfile|register[20].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~462 (
// Equation(s):
// \my_regfile|data_readRegB[27]~462_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[27].df|q~q  & ((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~462 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \my_regfile|register[17].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \my_regfile|register[18].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~461 (
// Equation(s):
// \my_regfile|data_readRegB[27]~461_combout  = (\my_regfile|register[17].df|dffe_array[27].df|q~q  & (((\my_regfile|register[18].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~461 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \my_regfile|register[21].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|register[22].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~463 (
// Equation(s):
// \my_regfile|data_readRegB[27]~463_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[27].df|q~q  & ((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~463 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[27]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \my_regfile|register[23].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N31
dffeas \my_regfile|register[24].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~464 (
// Equation(s):
// \my_regfile|data_readRegB[27]~464_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[27].df|q~q  & ((\my_regfile|register[23].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~464 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~465 (
// Equation(s):
// \my_regfile|data_readRegB[27]~465_combout  = (\my_regfile|data_readRegB[27]~462_combout  & (\my_regfile|data_readRegB[27]~461_combout  & (\my_regfile|data_readRegB[27]~463_combout  & \my_regfile|data_readRegB[27]~464_combout )))

	.dataa(\my_regfile|data_readRegB[27]~462_combout ),
	.datab(\my_regfile|data_readRegB[27]~461_combout ),
	.datac(\my_regfile|data_readRegB[27]~463_combout ),
	.datad(\my_regfile|data_readRegB[27]~464_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~465 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N5
dffeas \my_regfile|register[29].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[27]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N5
dffeas \my_regfile|register[31].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N7
dffeas \my_regfile|register[30].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~468 (
// Equation(s):
// \my_regfile|data_readRegB[27]~468_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~468 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~469 (
// Equation(s):
// \my_regfile|data_readRegB[27]~469_combout  = (\my_regfile|data_readRegB[27]~468_combout  & ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[27]~468_combout ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~469 .lut_mask = 16'hA0F0;
defparam \my_regfile|data_readRegB[27]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~470 (
// Equation(s):
// \my_regfile|data_readRegB[27]~470_combout  = (\my_regfile|data_readRegB[27]~466_combout  & (\my_regfile|data_readRegB[27]~467_combout  & (\my_regfile|data_readRegB[27]~465_combout  & \my_regfile|data_readRegB[27]~469_combout )))

	.dataa(\my_regfile|data_readRegB[27]~466_combout ),
	.datab(\my_regfile|data_readRegB[27]~467_combout ),
	.datac(\my_regfile|data_readRegB[27]~465_combout ),
	.datad(\my_regfile|data_readRegB[27]~469_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~470 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~471 (
// Equation(s):
// \my_regfile|data_readRegB[27]~471_combout  = (\my_regfile|data_readRegB[27]~455_combout  & (\my_regfile|data_readRegB[27]~452_combout  & (\my_regfile|data_readRegB[27]~460_combout  & \my_regfile|data_readRegB[27]~470_combout )))

	.dataa(\my_regfile|data_readRegB[27]~455_combout ),
	.datab(\my_regfile|data_readRegB[27]~452_combout ),
	.datac(\my_regfile|data_readRegB[27]~460_combout ),
	.datad(\my_regfile|data_readRegB[27]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~471 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \my_processor|aluinput[27]~40 (
// Equation(s):
// \my_processor|aluinput[27]~40_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[27]~471_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[27]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[27]~40 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder12|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder12|sum~2_combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[27]~40_combout  $ (((\my_regfile|data_readRegA[27]~374_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[27]~374_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_processor|aluinput[27]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder12|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder12|sum~2 .lut_mask = 16'h9A65;
defparam \my_processor|my_alu|csa|adder1|adder12|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~0_combout  = \my_processor|my_alu|csa|adder1|adder12|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout )))))

	.dataa(\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder12|sum~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~0 .lut_mask = 16'h53AC;
defparam \my_processor|my_alu|mux4[27]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~712 (
// Equation(s):
// \my_regfile|data_readRegA[27]~712_combout  = (\my_regfile|data_readRegA[27]~374_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[27]~374_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~712 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[27]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[2].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[2].mux1|or1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~532_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[27]~712_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[28]~532_combout ),
	.datad(\my_regfile|data_readRegA[27]~712_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[2].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[2].mux1|or1~0 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|right|second_loop[2].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[2].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout  = (\my_processor|my_alu|right|second_loop[2].mux1|or1~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|right|second_loop[2].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[2].mux1|or1~1 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|right|second_loop[2].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout  = (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (((\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout )))) # 
// (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (((\my_regfile|data_readRegA[31]~462_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datac(\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ),
	.datad(\my_regfile|data_readRegA[31]~462_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4 .lut_mask = 16'hF3D1;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[14].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[15]~21_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[13]~43_combout ),
	.datad(\my_regfile|data_readRegA[15]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[14].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[14].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[13].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~88_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[14]~66_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[14]~66_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[12]~88_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[13].mux1|or1~0 .lut_mask = 16'hF3BB;
defparam \my_processor|my_alu|left|second_loop[13].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[13].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[13].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[13].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[18].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~664_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[19]~642_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[19]~642_combout ),
	.datac(\my_regfile|data_readRegA[17]~664_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[18].mux1|or1~0 .lut_mask = 16'hE4FF;
defparam \my_processor|my_alu|left|second_loop[18].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[17].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~708_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[18]~686_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[16]~708_combout ),
	.datad(\my_regfile|data_readRegA[18]~686_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[17].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[17].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[17].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[17].mux1|or1~1 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|left|second_loop[17].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[15].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[15].mux2|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|third_loop[15].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[25].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[25].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[24]~440_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[25]~396_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[24]~440_combout ),
	.datad(\my_regfile|data_readRegA[25]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[25].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[25].mux1|or1~0 .lut_mask = 16'hF7D5;
defparam \my_processor|my_alu|left|second_loop[25].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneive_lcell_comb \my_processor|my_alu|left|first_loop[26].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~418_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|data_readRegA[27]~374_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~374_combout ),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|first_loop[26].mux0|or1~0 .lut_mask = 16'hFD75;
defparam \my_processor|my_alu|left|first_loop[26].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[25].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|left|second_loop[25].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|left|second_loop[25].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[25].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|second_loop[25].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[7]|or1~3_combout ) # ((\my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (!\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datac(\my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~1 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[27]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[6].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[5]~330_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[7]~286_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[7]~286_combout ),
	.datad(\my_regfile|data_readRegA[5]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[5].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[5].mux1|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|second_loop[5].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[10].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~132_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[11]~110_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[9]~132_combout ),
	.datac(\my_regfile|data_readRegA[11]~110_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[10].mux1|or1~0 .lut_mask = 16'hD8FF;
defparam \my_processor|my_alu|left|second_loop[10].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[9].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[9].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[9].mux1|or1~1 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|left|second_loop[9].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[7].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[7].mux2|or1~0 .lut_mask = 16'hB8B8;
defparam \my_processor|my_alu|left|third_loop[7].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[1].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[1]~220_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[3]~242_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(\my_regfile|data_readRegA[3]~242_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~1 .lut_mask = 16'hCCF0;
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[1].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[0]~198_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~709_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[2]~709_combout ),
	.datad(\my_regfile|data_readRegA[0]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~0 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[1].mux1|or1~2 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout  = (\my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~2 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|left|second_loop[1].mux1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[3].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[3].mux3|or1~0 .lut_mask = 16'h4E44;
defparam \my_processor|my_alu|left|fourth_loop[3].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[27]|or1~1_combout  & ((\my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ))) # 
// (!\my_processor|my_alu|mux4[27]|or1~1_combout  & (\my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (((\my_processor|my_alu|mux4[27]|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[27]|or1~1_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~2 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|mux4[27]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \my_processor|my_alu|mux1[27]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[27]|or1~0_combout  = (\my_processor|aluinput[27]~40_combout  & ((\my_regfile|data_readRegA[27]~712_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_processor|aluinput[27]~40_combout  & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_regfile|data_readRegA[27]~712_combout )))

	.dataa(\my_processor|alu_opcode~10_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|aluinput[27]~40_combout ),
	.datad(\my_regfile|data_readRegA[27]~712_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[27]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[27]|or1~0 .lut_mask = 16'hF220;
defparam \my_processor|my_alu|mux1[27]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~3_combout  = (\my_processor|my_alu|mux4[2]|or1~4_combout  & (\my_processor|my_alu|mux4[2]|or1~0_combout )) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux4[2]|or1~0_combout  & 
// (\my_processor|my_alu|mux4[27]|or1~2_combout )) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux1[27]|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[27]|or1~2_combout ),
	.datad(\my_processor|my_alu|mux1[27]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~3 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[27]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~4_combout  = (\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux4[27]|or1~3_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[27]|or1~3_combout  & 
// ((\my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout ))))) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & (((\my_processor|my_alu|mux4[27]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[27]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~4 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|mux4[27]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[27]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[27]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[27]|or1~0_combout )) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[27]|or1~4_combout )))

	.dataa(\my_processor|my_alu|mux4[27]|or1~0_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[27]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[27]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[27]|or1~5 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|mux4[27]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~767 (
// Equation(s):
// \my_regfile|data_readRegB[27]~767_combout  = (\my_regfile|data_readRegB[27]~471_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[27]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~767_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~767 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[27]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[27]~767_combout ,\my_regfile|data_readRegB[26]~493_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \my_processor|data_writeReg[27]~35 (
// Equation(s):
// \my_processor|data_writeReg[27]~35_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[27]|or1~5_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [27]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[27]|or1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~35 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N9
dffeas \my_regfile|register[3].df|dffe_array[27].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~353 (
// Equation(s):
// \my_regfile|data_readRegA[27]~353_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[27].df|q~q  & ((\my_regfile|register[1].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~353 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[27]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~354 (
// Equation(s):
// \my_regfile|data_readRegA[27]~354_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~354 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegA[27]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~355 (
// Equation(s):
// \my_regfile|data_readRegA[27]~355_combout  = (\my_regfile|data_readRegA[27]~353_combout  & (\my_regfile|data_readRegA[27]~354_combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|data_readRegA[27]~353_combout ),
	.datad(\my_regfile|data_readRegA[27]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~355 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[27]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~361 (
// Equation(s):
// \my_regfile|data_readRegA[27]~361_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[27].df|q~q  & ((\my_regfile|register[13].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~361 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~360 (
// Equation(s):
// \my_regfile|data_readRegA[27]~360_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[27].df|q~q  & ((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~360 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~359 (
// Equation(s):
// \my_regfile|data_readRegA[27]~359_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[27].df|q~q  & ((\my_regfile|register[9].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~359 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~362 (
// Equation(s):
// \my_regfile|data_readRegA[27]~362_combout  = (\my_regfile|register[16].df|dffe_array[27].df|q~q  & (((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~362 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[27]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~363 (
// Equation(s):
// \my_regfile|data_readRegA[27]~363_combout  = (\my_regfile|data_readRegA[27]~361_combout  & (\my_regfile|data_readRegA[27]~360_combout  & (\my_regfile|data_readRegA[27]~359_combout  & \my_regfile|data_readRegA[27]~362_combout )))

	.dataa(\my_regfile|data_readRegA[27]~361_combout ),
	.datab(\my_regfile|data_readRegA[27]~360_combout ),
	.datac(\my_regfile|data_readRegA[27]~359_combout ),
	.datad(\my_regfile|data_readRegA[27]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~363 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~356 (
// Equation(s):
// \my_regfile|data_readRegA[27]~356_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[27].df|q~q  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~356 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[27]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~357 (
// Equation(s):
// \my_regfile|data_readRegA[27]~357_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[27].df|q~q  & ((\my_regfile|register[7].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~357 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~358 (
// Equation(s):
// \my_regfile|data_readRegA[27]~358_combout  = (\my_regfile|data_readRegA[27]~356_combout  & \my_regfile|data_readRegA[27]~357_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~356_combout ),
	.datad(\my_regfile|data_readRegA[27]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~358 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[27]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~370 (
// Equation(s):
// \my_regfile|data_readRegA[27]~370_combout  = (\my_regfile|register[28].df|dffe_array[27].df|q~q  & (((\my_regfile|register[27].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~370 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[27]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~371 (
// Equation(s):
// \my_regfile|data_readRegA[27]~371_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~371 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[27]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~372 (
// Equation(s):
// \my_regfile|data_readRegA[27]~372_combout  = (\my_regfile|data_readRegA[27]~371_combout  & ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegA[27]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~372 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegA[27]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~369 (
// Equation(s):
// \my_regfile|data_readRegA[27]~369_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[27].df|q~q  & ((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~369 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~365 (
// Equation(s):
// \my_regfile|data_readRegA[27]~365_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[27].df|q~q  & ((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~365 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~366 (
// Equation(s):
// \my_regfile|data_readRegA[27]~366_combout  = (\my_regfile|register[22].df|dffe_array[27].df|q~q  & (((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~366 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[27]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~364 (
// Equation(s):
// \my_regfile|data_readRegA[27]~364_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[27].df|q~q  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~364 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~367 (
// Equation(s):
// \my_regfile|data_readRegA[27]~367_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[27].df|q~q  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~367 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~368 (
// Equation(s):
// \my_regfile|data_readRegA[27]~368_combout  = (\my_regfile|data_readRegA[27]~365_combout  & (\my_regfile|data_readRegA[27]~366_combout  & (\my_regfile|data_readRegA[27]~364_combout  & \my_regfile|data_readRegA[27]~367_combout )))

	.dataa(\my_regfile|data_readRegA[27]~365_combout ),
	.datab(\my_regfile|data_readRegA[27]~366_combout ),
	.datac(\my_regfile|data_readRegA[27]~364_combout ),
	.datad(\my_regfile|data_readRegA[27]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~368 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~373 (
// Equation(s):
// \my_regfile|data_readRegA[27]~373_combout  = (\my_regfile|data_readRegA[27]~370_combout  & (\my_regfile|data_readRegA[27]~372_combout  & (\my_regfile|data_readRegA[27]~369_combout  & \my_regfile|data_readRegA[27]~368_combout )))

	.dataa(\my_regfile|data_readRegA[27]~370_combout ),
	.datab(\my_regfile|data_readRegA[27]~372_combout ),
	.datac(\my_regfile|data_readRegA[27]~369_combout ),
	.datad(\my_regfile|data_readRegA[27]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~373 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~374 (
// Equation(s):
// \my_regfile|data_readRegA[27]~374_combout  = (\my_regfile|data_readRegA[27]~355_combout  & (\my_regfile|data_readRegA[27]~363_combout  & (\my_regfile|data_readRegA[27]~358_combout  & \my_regfile|data_readRegA[27]~373_combout )))

	.dataa(\my_regfile|data_readRegA[27]~355_combout ),
	.datab(\my_regfile|data_readRegA[27]~363_combout ),
	.datac(\my_regfile|data_readRegA[27]~358_combout ),
	.datad(\my_regfile|data_readRegA[27]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~374 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[4].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[27]~374_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[25]~396_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[27]~374_combout ),
	.datad(\my_regfile|data_readRegA[25]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[4].mux1|or1~0 .lut_mask = 16'hF7D5;
defparam \my_processor|my_alu|right|second_loop[4].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[5].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[5].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|right|second_loop[5].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[7].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[7].mux2|or1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|right|third_loop[7].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[12].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~642_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[17]~664_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[17]~664_combout ),
	.datab(\my_regfile|data_readRegA[19]~642_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[12].mux1|or1~0 .lut_mask = 16'hCFAF;
defparam \my_processor|my_alu|right|second_loop[12].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[13].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[13].mux1|or1~1 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|right|second_loop[13].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[16].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[13]~43_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[15]~21_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[16].mux1|or1~0 .lut_mask = 16'hDF8F;
defparam \my_processor|my_alu|right|second_loop[16].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[17].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[12]~88_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[14]~66_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[12]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[17].mux1|or1~0 .lut_mask = 16'hBFB3;
defparam \my_processor|my_alu|right|second_loop[17].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[17].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[17].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|second_loop[17].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[15].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[15].mux2|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|third_loop[15].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[10].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[10].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[10].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|second_loop[10].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[6].mux1|or1~2 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[6].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[6].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~2 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|second_loop[6].mux1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[8].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[8].mux2|or1~0 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|third_loop[8].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[1].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~0 .lut_mask = 16'h0303;
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[2].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ))

	.dataa(\my_processor|my_alu|left|second_loop[2].mux1|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[2].mux1|or1~1 .lut_mask = 16'hE2E2;
defparam \my_processor|my_alu|left|second_loop[2].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout  & (\my_regfile|data_readRegA[0]~198_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout ),
	.datac(\my_regfile|data_readRegA[0]~198_combout ),
	.datad(\my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0 .lut_mask = 16'hD580;
defparam \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ))) 
// # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2 .lut_mask = 16'h5404;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[12]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[12]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|mux4[1]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[1]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2~combout ))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (\my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[12].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[12]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[12]|or1~0 .lut_mask = 16'hF4A4;
defparam \my_processor|my_alu|mux4[12]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[12]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[12]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[12]|or1~0_combout  & (\my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout )) # 
// (!\my_processor|my_alu|mux4[12]|or1~0_combout  & ((\my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|mux4[12]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout ),
	.datac(\my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[12]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[12]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[12]|or1~1 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|mux4[12]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[12]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[12]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[12]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[12]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[12]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[12]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[12]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[12]|or1~2 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|mux4[12]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[12]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[12]|or1~3_combout  = (\my_processor|my_alu|mux4[12]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder13|sum~combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder13|sum~combout ),
	.datad(\my_processor|my_alu|mux4[12]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[12]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[12]|or1~3 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|mux4[12]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~771 (
// Equation(s):
// \my_regfile|data_readRegB[13]~771_combout  = (\my_regfile|data_readRegB[13]~340_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[13]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~771_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~771 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[13]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[13]~771_combout ,\my_regfile|data_readRegB[12]~362_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \my_processor|data_writeReg[12]~20 (
// Equation(s):
// \my_processor|data_writeReg[12]~20_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[12]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [12]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[12]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~20 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \my_regfile|register[4].df|dffe_array[12].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~68 (
// Equation(s):
// \my_regfile|data_readRegA[12]~68_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~68 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegA[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~67 (
// Equation(s):
// \my_regfile|data_readRegA[12]~67_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[12].df|q~q  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~67 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~69 (
// Equation(s):
// \my_regfile|data_readRegA[12]~69_combout  = (\my_regfile|data_readRegA[12]~68_combout  & (\my_regfile|data_readRegA[12]~67_combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[12]~68_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[12]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~69 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~71 (
// Equation(s):
// \my_regfile|data_readRegA[12]~71_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[12].df|q~q  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~71 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~70 (
// Equation(s):
// \my_regfile|data_readRegA[12]~70_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[12].df|q~q  & ((\my_regfile|register[6].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~70 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~72 (
// Equation(s):
// \my_regfile|data_readRegA[12]~72_combout  = (\my_regfile|data_readRegA[12]~71_combout  & \my_regfile|data_readRegA[12]~70_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~71_combout ),
	.datad(\my_regfile|data_readRegA[12]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~72 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~76 (
// Equation(s):
// \my_regfile|data_readRegA[12]~76_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[12].df|q~q  & ((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~76 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~74 (
// Equation(s):
// \my_regfile|data_readRegA[12]~74_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[12].df|q~q  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~74 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~75 (
// Equation(s):
// \my_regfile|data_readRegA[12]~75_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[12].df|q~q  & ((\my_regfile|register[13].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~75 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~73 (
// Equation(s):
// \my_regfile|data_readRegA[12]~73_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[12].df|q~q  & ((\my_regfile|register[9].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~73 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~77 (
// Equation(s):
// \my_regfile|data_readRegA[12]~77_combout  = (\my_regfile|data_readRegA[12]~76_combout  & (\my_regfile|data_readRegA[12]~74_combout  & (\my_regfile|data_readRegA[12]~75_combout  & \my_regfile|data_readRegA[12]~73_combout )))

	.dataa(\my_regfile|data_readRegA[12]~76_combout ),
	.datab(\my_regfile|data_readRegA[12]~74_combout ),
	.datac(\my_regfile|data_readRegA[12]~75_combout ),
	.datad(\my_regfile|data_readRegA[12]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~85 (
// Equation(s):
// \my_regfile|data_readRegA[12]~85_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[12].df|q~q  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~85 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~86 (
// Equation(s):
// \my_regfile|data_readRegA[12]~86_combout  = (\my_regfile|data_readRegA[12]~85_combout  & ((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[12]~85_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~86 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~84 (
// Equation(s):
// \my_regfile|data_readRegA[12]~84_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[12].df|q~q  & ((\my_regfile|register[28].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~84 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~83 (
// Equation(s):
// \my_regfile|data_readRegA[12]~83_combout  = (\my_regfile|register[26].df|dffe_array[12].df|q~q  & (((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~83 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~78 (
// Equation(s):
// \my_regfile|data_readRegA[12]~78_combout  = (\my_regfile|register[17].df|dffe_array[12].df|q~q  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~78 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~80 (
// Equation(s):
// \my_regfile|data_readRegA[12]~80_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[12].df|q~q  & ((\my_regfile|register[22].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~80 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~79 (
// Equation(s):
// \my_regfile|data_readRegA[12]~79_combout  = (\my_regfile|register[20].df|dffe_array[12].df|q~q  & (((\my_regfile|register[19].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~79 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~81 (
// Equation(s):
// \my_regfile|data_readRegA[12]~81_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[12].df|q~q  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~81 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~82 (
// Equation(s):
// \my_regfile|data_readRegA[12]~82_combout  = (\my_regfile|data_readRegA[12]~78_combout  & (\my_regfile|data_readRegA[12]~80_combout  & (\my_regfile|data_readRegA[12]~79_combout  & \my_regfile|data_readRegA[12]~81_combout )))

	.dataa(\my_regfile|data_readRegA[12]~78_combout ),
	.datab(\my_regfile|data_readRegA[12]~80_combout ),
	.datac(\my_regfile|data_readRegA[12]~79_combout ),
	.datad(\my_regfile|data_readRegA[12]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~82 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~87 (
// Equation(s):
// \my_regfile|data_readRegA[12]~87_combout  = (\my_regfile|data_readRegA[12]~86_combout  & (\my_regfile|data_readRegA[12]~84_combout  & (\my_regfile|data_readRegA[12]~83_combout  & \my_regfile|data_readRegA[12]~82_combout )))

	.dataa(\my_regfile|data_readRegA[12]~86_combout ),
	.datab(\my_regfile|data_readRegA[12]~84_combout ),
	.datac(\my_regfile|data_readRegA[12]~83_combout ),
	.datad(\my_regfile|data_readRegA[12]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~88 (
// Equation(s):
// \my_regfile|data_readRegA[12]~88_combout  = (\my_regfile|data_readRegA[12]~69_combout  & (\my_regfile|data_readRegA[12]~72_combout  & (\my_regfile|data_readRegA[12]~77_combout  & \my_regfile|data_readRegA[12]~87_combout )))

	.dataa(\my_regfile|data_readRegA[12]~69_combout ),
	.datab(\my_regfile|data_readRegA[12]~72_combout ),
	.datac(\my_regfile|data_readRegA[12]~77_combout ),
	.datad(\my_regfile|data_readRegA[12]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[11].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~154_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[12]~88_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[12]~88_combout ),
	.datad(\my_regfile|data_readRegA[10]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[11].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[11].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[11].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[11].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[11].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[11].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[13].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[13].mux2|or1~0 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|third_loop[13].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[7]|or1~3_combout ) # ((\my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (\my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datac(\my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout ),
	.datad(\my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~1 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[25]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[25]|or1~1_combout  & ((\my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout ))) # 
// (!\my_processor|my_alu|mux4[25]|or1~1_combout  & (\my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (((\my_processor|my_alu|mux4[25]|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[25]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~2 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[25]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~3_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & (((\my_processor|my_alu|mux4[2]|or1~4_combout ) # (\my_processor|my_alu|mux4[25]|or1~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & 
// (\my_processor|my_alu|mux1[25]|or1~0_combout  & (!\my_processor|my_alu|mux4[2]|or1~4_combout )))

	.dataa(\my_processor|my_alu|mux1[25]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[25]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~3 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|mux4[25]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~4_combout  = (\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux4[25]|or1~3_combout  & ((\my_regfile|data_readRegA[31]~463_combout ))) # (!\my_processor|my_alu|mux4[25]|or1~3_combout  & 
// (\my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & (((\my_processor|my_alu|mux4[25]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[25]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~4 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|mux4[25]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder10|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder10|sum~2_combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[25]~41_combout  $ (((\my_regfile|data_readRegA[25]~396_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[25]~396_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|aluinput[25]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder10|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder10|sum~2 .lut_mask = 16'hD22D;
defparam \my_processor|my_alu|csa|adder1|adder10|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~0_combout  = \my_processor|my_alu|csa|adder1|adder10|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ))))

	.dataa(\my_processor|my_alu|csa|adder2|adder9|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder10|sum~2_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder9|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~0 .lut_mask = 16'h36C6;
defparam \my_processor|my_alu|mux4[25]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[25]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[25]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[25]|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[25]|or1~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[25]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[25]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[25]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[25]|or1~5 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|mux4[25]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~775 (
// Equation(s):
// \my_regfile|data_readRegB[24]~775_combout  = (\my_regfile|data_readRegB[24]~537_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[24]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~775_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~775 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[24]~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~768 (
// Equation(s):
// \my_regfile|data_readRegB[25]~768_combout  = (\my_regfile|data_readRegB[25]~515_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[25]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~768 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[25]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[25]~768_combout ,\my_regfile|data_readRegB[24]~775_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \my_processor|data_writeReg[25]~33 (
// Equation(s):
// \my_processor|data_writeReg[25]~33_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[25]|or1~5_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [25]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[25]|or1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~33 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \my_regfile|register[8].df|dffe_array[25].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~379 (
// Equation(s):
// \my_regfile|data_readRegA[25]~379_combout  = (\my_regfile|register[8].df|dffe_array[25].df|q~q  & (((\my_regfile|register[7].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d1|and7~combout ))) # (!\my_regfile|register[8].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~379 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~378 (
// Equation(s):
// \my_regfile|data_readRegA[25]~378_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[25].df|q~q  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~378 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~380 (
// Equation(s):
// \my_regfile|data_readRegA[25]~380_combout  = (\my_regfile|data_readRegA[25]~379_combout  & \my_regfile|data_readRegA[25]~378_combout )

	.dataa(\my_regfile|data_readRegA[25]~379_combout ),
	.datab(\my_regfile|data_readRegA[25]~378_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~380 .lut_mask = 16'h8888;
defparam \my_regfile|data_readRegA[25]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~384 (
// Equation(s):
// \my_regfile|data_readRegA[25]~384_combout  = (\my_regfile|register[16].df|dffe_array[25].df|q~q  & (((\my_regfile|register[15].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~384 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~383 (
// Equation(s):
// \my_regfile|data_readRegA[25]~383_combout  = (\my_regfile|register[14].df|dffe_array[25].df|q~q  & (((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~383 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[25]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~382 (
// Equation(s):
// \my_regfile|data_readRegA[25]~382_combout  = (\my_regfile|register[11].df|dffe_array[25].df|q~q  & (((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~382 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[25]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~381 (
// Equation(s):
// \my_regfile|data_readRegA[25]~381_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[25].df|q~q  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~381 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~385 (
// Equation(s):
// \my_regfile|data_readRegA[25]~385_combout  = (\my_regfile|data_readRegA[25]~384_combout  & (\my_regfile|data_readRegA[25]~383_combout  & (\my_regfile|data_readRegA[25]~382_combout  & \my_regfile|data_readRegA[25]~381_combout )))

	.dataa(\my_regfile|data_readRegA[25]~384_combout ),
	.datab(\my_regfile|data_readRegA[25]~383_combout ),
	.datac(\my_regfile|data_readRegA[25]~382_combout ),
	.datad(\my_regfile|data_readRegA[25]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~385 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~392 (
// Equation(s):
// \my_regfile|data_readRegA[25]~392_combout  = (\my_regfile|register[28].df|dffe_array[25].df|q~q  & (((\my_regfile|register[27].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~392 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~393 (
// Equation(s):
// \my_regfile|data_readRegA[25]~393_combout  = (\my_regfile|register[31].df|dffe_array[25].df|q~q  & (((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~393 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[25]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~394 (
// Equation(s):
// \my_regfile|data_readRegA[25]~394_combout  = (\my_regfile|data_readRegA[25]~393_combout  & ((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[25]~393_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~394 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[25]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~391 (
// Equation(s):
// \my_regfile|data_readRegA[25]~391_combout  = (\my_regfile|register[25].df|dffe_array[25].df|q~q  & (((\my_regfile|register[26].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~391 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~389 (
// Equation(s):
// \my_regfile|data_readRegA[25]~389_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[25].df|q~q  & ((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~389 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~388 (
// Equation(s):
// \my_regfile|data_readRegA[25]~388_combout  = (\my_regfile|register[21].df|dffe_array[25].df|q~q  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~388 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[25]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~387 (
// Equation(s):
// \my_regfile|data_readRegA[25]~387_combout  = (\my_regfile|register[20].df|dffe_array[25].df|q~q  & (((\my_regfile|register[19].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~387 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~386 (
// Equation(s):
// \my_regfile|data_readRegA[25]~386_combout  = (\my_regfile|register[17].df|dffe_array[25].df|q~q  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~386 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[25]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~390 (
// Equation(s):
// \my_regfile|data_readRegA[25]~390_combout  = (\my_regfile|data_readRegA[25]~389_combout  & (\my_regfile|data_readRegA[25]~388_combout  & (\my_regfile|data_readRegA[25]~387_combout  & \my_regfile|data_readRegA[25]~386_combout )))

	.dataa(\my_regfile|data_readRegA[25]~389_combout ),
	.datab(\my_regfile|data_readRegA[25]~388_combout ),
	.datac(\my_regfile|data_readRegA[25]~387_combout ),
	.datad(\my_regfile|data_readRegA[25]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~390 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~395 (
// Equation(s):
// \my_regfile|data_readRegA[25]~395_combout  = (\my_regfile|data_readRegA[25]~392_combout  & (\my_regfile|data_readRegA[25]~394_combout  & (\my_regfile|data_readRegA[25]~391_combout  & \my_regfile|data_readRegA[25]~390_combout )))

	.dataa(\my_regfile|data_readRegA[25]~392_combout ),
	.datab(\my_regfile|data_readRegA[25]~394_combout ),
	.datac(\my_regfile|data_readRegA[25]~391_combout ),
	.datad(\my_regfile|data_readRegA[25]~390_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~395 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~376 (
// Equation(s):
// \my_regfile|data_readRegA[25]~376_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~376 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegA[25]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~375 (
// Equation(s):
// \my_regfile|data_readRegA[25]~375_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[25].df|q~q  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~375 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~377 (
// Equation(s):
// \my_regfile|data_readRegA[25]~377_combout  = (\my_regfile|data_readRegA[25]~376_combout  & (\my_regfile|data_readRegA[25]~375_combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[25]~376_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|data_readRegA[25]~375_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~377 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[25]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~396 (
// Equation(s):
// \my_regfile|data_readRegA[25]~396_combout  = (\my_regfile|data_readRegA[25]~380_combout  & (\my_regfile|data_readRegA[25]~385_combout  & (\my_regfile|data_readRegA[25]~395_combout  & \my_regfile|data_readRegA[25]~377_combout )))

	.dataa(\my_regfile|data_readRegA[25]~380_combout ),
	.datab(\my_regfile|data_readRegA[25]~385_combout ),
	.datac(\my_regfile|data_readRegA[25]~395_combout ),
	.datad(\my_regfile|data_readRegA[25]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~396 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|left|first_loop[25].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~396_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[26]~418_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[25]~396_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[26]~418_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|first_loop[25].mux0|or1~0 .lut_mask = 16'hBBF3;
defparam \my_processor|my_alu|left|first_loop[25].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[24].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[23]~729_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[24]~730_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[24]~730_combout ),
	.datad(\my_regfile|data_readRegA[23]~729_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[24].mux1|or1~0 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|left|second_loop[24].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[24].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[24].mux1|or1~1_combout  = (\my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[24].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[24].mux1|or1~1 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|left|second_loop[24].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[7]|or1~2_combout ) # ((\my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (!\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|left|second_loop[24].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[24].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~1 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[26]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~2_combout  = (\my_processor|my_alu|mux4[26]|or1~1_combout  & ((\my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout ) # ((!\my_processor|my_alu|mux4[7]|or1~2_combout )))) # 
// (!\my_processor|my_alu|mux4[26]|or1~1_combout  & (((\my_processor|my_alu|mux4[7]|or1~2_combout  & \my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[26]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datad(\my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~2 .lut_mask = 16'hBC8C;
defparam \my_processor|my_alu|mux4[26]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \my_processor|my_alu|mux1[26]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[26]|or1~0_combout  = (\my_processor|aluinput[26]~59_combout  & ((\my_regfile|data_readRegA[26]~732_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[26]~59_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_regfile|data_readRegA[26]~732_combout  & \my_processor|alu_opcode~10_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|aluinput[26]~59_combout ),
	.datac(\my_regfile|data_readRegA[26]~732_combout ),
	.datad(\my_processor|alu_opcode~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[26]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[26]|or1~0 .lut_mask = 16'hD4C0;
defparam \my_processor|my_alu|mux1[26]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[1].mux2|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[1].mux2|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout  & (\my_regfile|data_readRegA[30]~509_combout )) # 
// (!\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout  & ((\my_regfile|data_readRegA[31]~463_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|right|third_loop[1].mux2|or1~0_combout ),
	.datac(\my_regfile|data_readRegA[30]~509_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[1].mux2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~1 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[3].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[3].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[29]~486_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[27]~712_combout )))))

	.dataa(\my_regfile|data_readRegA[29]~486_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[27]~712_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[3].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~1 .lut_mask = 16'h8C80;
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[3].mux1|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout  = (\my_processor|my_alu|right|second_loop[3].mux1|or1~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[3].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~2 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[1].mux2|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout  = (\my_processor|my_alu|right|third_loop[1].mux2|or1~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|third_loop[1].mux2|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~2 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|right|third_loop[1].mux2|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~462_combout )) # (!\my_regfile|data_readRegA[0]~44_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout ),
	.datad(\my_regfile|data_readRegA[31]~462_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2 .lut_mask = 16'hFC74;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~3_combout  = (\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux4[2]|or1~0_combout ) # ((\my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout )))) # 
// (!\my_processor|my_alu|mux4[2]|or1~4_combout  & (!\my_processor|my_alu|mux4[2]|or1~0_combout  & (\my_processor|my_alu|mux1[26]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[26]|or1~0_combout ),
	.datad(\my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~3 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[26]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~4_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux4[26]|or1~3_combout  & ((\my_regfile|data_readRegA[31]~463_combout ))) # (!\my_processor|my_alu|mux4[26]|or1~3_combout  & 
// (\my_processor|my_alu|mux4[26]|or1~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & (((\my_processor|my_alu|mux4[26]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[26]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[26]|or1~3_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~4 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|mux4[26]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder11|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder11|sum~2_combout  = \my_processor|aluinput[26]~59_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (((\my_regfile|data_readRegA[26]~418_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~418_combout ),
	.datab(\my_processor|aluinput[26]~59_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder11|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder11|sum~2 .lut_mask = 16'h96C3;
defparam \my_processor|my_alu|csa|adder1|adder11|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~0_combout  = \my_processor|my_alu|csa|adder1|adder11|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ))))

	.dataa(\my_processor|my_alu|csa|adder2|adder10|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder10|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder11|sum~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~0 .lut_mask = 16'h35CA;
defparam \my_processor|my_alu|mux4[26]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[26]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[26]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[26]|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[26]|or1~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[26]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[26]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[26]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[26]|or1~5 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|mux4[26]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \my_processor|data_writeReg[26]~34 (
// Equation(s):
// \my_processor|data_writeReg[26]~34_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[26]|or1~5_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [26]))))

	.dataa(\my_processor|my_alu|mux4[26]|or1~5_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~34 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|register[3].df|dffe_array[26].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~34_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~397 (
// Equation(s):
// \my_regfile|data_readRegA[26]~397_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[26].df|q~q  & ((\my_regfile|register[1].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~397 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~398 (
// Equation(s):
// \my_regfile|data_readRegA[26]~398_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~398 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegA[26]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~399 (
// Equation(s):
// \my_regfile|data_readRegA[26]~399_combout  = (\my_regfile|data_readRegA[26]~397_combout  & (\my_regfile|data_readRegA[26]~398_combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|data_readRegA[26]~397_combout ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[26]~398_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~399 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[26]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~400 (
// Equation(s):
// \my_regfile|data_readRegA[26]~400_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[26].df|q~q  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~400 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[26]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~401 (
// Equation(s):
// \my_regfile|data_readRegA[26]~401_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[26].df|q~q  & ((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~401 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~402 (
// Equation(s):
// \my_regfile|data_readRegA[26]~402_combout  = (\my_regfile|data_readRegA[26]~400_combout  & \my_regfile|data_readRegA[26]~401_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~400_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[26]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~402 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[26]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~404 (
// Equation(s):
// \my_regfile|data_readRegA[26]~404_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[26].df|q~q  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~404 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~403 (
// Equation(s):
// \my_regfile|data_readRegA[26]~403_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[26].df|q~q  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~403 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~405 (
// Equation(s):
// \my_regfile|data_readRegA[26]~405_combout  = (\my_regfile|register[14].df|dffe_array[26].df|q~q  & (((\my_regfile|register[13].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~405 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~406 (
// Equation(s):
// \my_regfile|data_readRegA[26]~406_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[26].df|q~q  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~406 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~407 (
// Equation(s):
// \my_regfile|data_readRegA[26]~407_combout  = (\my_regfile|data_readRegA[26]~404_combout  & (\my_regfile|data_readRegA[26]~403_combout  & (\my_regfile|data_readRegA[26]~405_combout  & \my_regfile|data_readRegA[26]~406_combout )))

	.dataa(\my_regfile|data_readRegA[26]~404_combout ),
	.datab(\my_regfile|data_readRegA[26]~403_combout ),
	.datac(\my_regfile|data_readRegA[26]~405_combout ),
	.datad(\my_regfile|data_readRegA[26]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~414 (
// Equation(s):
// \my_regfile|data_readRegA[26]~414_combout  = (\my_regfile|register[28].df|dffe_array[26].df|q~q  & (((\my_regfile|register[27].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~414 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~413 (
// Equation(s):
// \my_regfile|data_readRegA[26]~413_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[26].df|q~q  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~413 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~410 (
// Equation(s):
// \my_regfile|data_readRegA[26]~410_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[26].df|q~q  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~410 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[26]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~411 (
// Equation(s):
// \my_regfile|data_readRegA[26]~411_combout  = (\my_regfile|register[24].df|dffe_array[26].df|q~q  & (((\my_regfile|register[23].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~411 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~408 (
// Equation(s):
// \my_regfile|data_readRegA[26]~408_combout  = (\my_regfile|register[18].df|dffe_array[26].df|q~q  & (((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~408 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[26]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~409 (
// Equation(s):
// \my_regfile|data_readRegA[26]~409_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[26].df|q~q  & ((\my_regfile|register[20].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~409 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~412 (
// Equation(s):
// \my_regfile|data_readRegA[26]~412_combout  = (\my_regfile|data_readRegA[26]~410_combout  & (\my_regfile|data_readRegA[26]~411_combout  & (\my_regfile|data_readRegA[26]~408_combout  & \my_regfile|data_readRegA[26]~409_combout )))

	.dataa(\my_regfile|data_readRegA[26]~410_combout ),
	.datab(\my_regfile|data_readRegA[26]~411_combout ),
	.datac(\my_regfile|data_readRegA[26]~408_combout ),
	.datad(\my_regfile|data_readRegA[26]~409_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~412 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~415 (
// Equation(s):
// \my_regfile|data_readRegA[26]~415_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[26].df|q~q  & ((\my_regfile|register[31].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~415 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~416 (
// Equation(s):
// \my_regfile|data_readRegA[26]~416_combout  = (\my_regfile|data_readRegA[26]~415_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[26]~415_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~416 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[26]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~417 (
// Equation(s):
// \my_regfile|data_readRegA[26]~417_combout  = (\my_regfile|data_readRegA[26]~414_combout  & (\my_regfile|data_readRegA[26]~413_combout  & (\my_regfile|data_readRegA[26]~412_combout  & \my_regfile|data_readRegA[26]~416_combout )))

	.dataa(\my_regfile|data_readRegA[26]~414_combout ),
	.datab(\my_regfile|data_readRegA[26]~413_combout ),
	.datac(\my_regfile|data_readRegA[26]~412_combout ),
	.datad(\my_regfile|data_readRegA[26]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~418 (
// Equation(s):
// \my_regfile|data_readRegA[26]~418_combout  = (\my_regfile|data_readRegA[26]~399_combout  & (\my_regfile|data_readRegA[26]~402_combout  & (\my_regfile|data_readRegA[26]~407_combout  & \my_regfile|data_readRegA[26]~417_combout )))

	.dataa(\my_regfile|data_readRegA[26]~399_combout ),
	.datab(\my_regfile|data_readRegA[26]~402_combout ),
	.datac(\my_regfile|data_readRegA[26]~407_combout ),
	.datad(\my_regfile|data_readRegA[26]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~418 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[3].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[28]~531_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[26]~418_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[28]~531_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~0 .lut_mask = 16'hDFD5;
defparam \my_processor|my_alu|right|second_loop[3].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[4].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[3].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[4].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[4].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[4].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[2].mux2|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout  = (\my_processor|my_alu|right|third_loop[2].mux2|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|third_loop[2].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[2].mux2|or1~1 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|right|third_loop[2].mux2|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[11].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~620_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[18]~686_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[20]~620_combout ),
	.datad(\my_regfile|data_readRegA[18]~686_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[11].mux1|or1~0 .lut_mask = 16'hF7D5;
defparam \my_processor|my_alu|right|second_loop[11].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[12].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|second_loop[12].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[12].mux1|or1~1 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|right|second_loop[12].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[10].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[10].mux2|or1~0 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|right|third_loop[10].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[6].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|third_loop[2].mux2|or1~1_combout ),
	.datad(\my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[6].mux3|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|fourth_loop[6].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[17]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[17]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[19]|or1~2_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~2_combout  & 
// (\my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout )) # (!\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout )))))

	.dataa(\my_processor|my_alu|left|third_loop[5].mux2|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datad(\my_processor|my_alu|left|third_loop[13].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[17]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[17]|or1~0 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|mux4[17]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[17]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[17]|or1~1_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[17]|or1~0_combout  & ((\my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ))) # 
// (!\my_processor|my_alu|mux4[17]|or1~0_combout  & (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[17]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~3_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[17]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[17]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[17]|or1~1 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|mux4[17]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[17]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[17]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~0_combout ) # ((\my_processor|my_alu|mux4[17]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (\my_processor|my_alu|mux1[17]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[17]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[17]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[17]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[17]|or1~2 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[17]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder2|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder2|sum~combout  = \my_processor|my_alu|csa|mux1[17]|or1~0_combout  $ (\my_regfile|data_readRegA[17]~723_combout  $ (((\my_regfile|data_readRegA[16]~722_combout  & \my_processor|my_alu|csa|mux1[16]|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.datac(\my_processor|my_alu|csa|mux1[17]|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[17]~723_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder2|sum .lut_mask = 16'h8778;
defparam \my_processor|my_alu|csa|adder2|adder2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[17]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[17]|or1~3_combout  = (\my_processor|my_alu|mux4[17]|or1~2_combout  & (((\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[19]|or1~0_combout ))) # (!\my_processor|my_alu|mux4[17]|or1~2_combout  & 
// (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|csa|adder2|adder2|sum~combout ))))

	.dataa(\my_processor|my_alu|mux4[17]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_regfile|data_readRegA[31]~463_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder2|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[17]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[17]|or1~3 .lut_mask = 16'hE6A2;
defparam \my_processor|my_alu|mux4[17]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[17]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[17]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder2|sum~combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|mux4[17]|or1~3_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (((\my_processor|my_alu|mux4[17]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder2|sum~combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datad(\my_processor|my_alu|mux4[17]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[17]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[17]|or1~4 .lut_mask = 16'hDF80;
defparam \my_processor|my_alu|mux4[17]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[17]~711_combout ,\my_regfile|data_readRegB[16]~734_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~25 (
// Equation(s):
// \my_processor|data_writeReg[17]~25_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[17]|or1~4_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\my_processor|my_alu|mux4[17]|or1~4_combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|cmp3|ad4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~25 .lut_mask = 16'h2F20;
defparam \my_processor|data_writeReg[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N3
dffeas \my_regfile|register[13].df|dffe_array[17].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~651 (
// Equation(s):
// \my_regfile|data_readRegA[17]~651_combout  = (\my_regfile|register[13].df|dffe_array[17].df|q~q  & (((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~651 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~650 (
// Equation(s):
// \my_regfile|data_readRegA[17]~650_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[17].df|q~q  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~650 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~649 (
// Equation(s):
// \my_regfile|data_readRegA[17]~649_combout  = (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~649 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[17]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~652 (
// Equation(s):
// \my_regfile|data_readRegA[17]~652_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~652 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~653 (
// Equation(s):
// \my_regfile|data_readRegA[17]~653_combout  = (\my_regfile|data_readRegA[17]~651_combout  & (\my_regfile|data_readRegA[17]~650_combout  & (\my_regfile|data_readRegA[17]~649_combout  & \my_regfile|data_readRegA[17]~652_combout )))

	.dataa(\my_regfile|data_readRegA[17]~651_combout ),
	.datab(\my_regfile|data_readRegA[17]~650_combout ),
	.datac(\my_regfile|data_readRegA[17]~649_combout ),
	.datad(\my_regfile|data_readRegA[17]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~644 (
// Equation(s):
// \my_regfile|data_readRegA[17]~644_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~644 .lut_mask = 16'h0A0F;
defparam \my_regfile|data_readRegA[17]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~643 (
// Equation(s):
// \my_regfile|data_readRegA[17]~643_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[17].df|q~q  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~643 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~645 (
// Equation(s):
// \my_regfile|data_readRegA[17]~645_combout  = (\my_regfile|data_readRegA[17]~644_combout  & (\my_regfile|data_readRegA[17]~643_combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[17]~644_combout ),
	.datad(\my_regfile|data_readRegA[17]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~645 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[17]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~647 (
// Equation(s):
// \my_regfile|data_readRegA[17]~647_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[17].df|q~q  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~647 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~646 (
// Equation(s):
// \my_regfile|data_readRegA[17]~646_combout  = (\my_regfile|register[6].df|dffe_array[17].df|q~q  & (((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~646 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~648 (
// Equation(s):
// \my_regfile|data_readRegA[17]~648_combout  = (\my_regfile|data_readRegA[17]~647_combout  & \my_regfile|data_readRegA[17]~646_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[17]~647_combout ),
	.datad(\my_regfile|data_readRegA[17]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~648 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[17]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~659 (
// Equation(s):
// \my_regfile|data_readRegA[17]~659_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[17].df|q~q  & ((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~659 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~660 (
// Equation(s):
// \my_regfile|data_readRegA[17]~660_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[17].df|q~q  & ((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~660 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~655 (
// Equation(s):
// \my_regfile|data_readRegA[17]~655_combout  = (\my_regfile|register[20].df|dffe_array[17].df|q~q  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d3|and4~combout ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~655 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[17]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~654 (
// Equation(s):
// \my_regfile|data_readRegA[17]~654_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[17].df|q~q  & ((\my_regfile|register[17].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~654 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~657 (
// Equation(s):
// \my_regfile|data_readRegA[17]~657_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[17].df|q~q  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~657 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~656 (
// Equation(s):
// \my_regfile|data_readRegA[17]~656_combout  = (\my_regfile|register[21].df|dffe_array[17].df|q~q  & (((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~656 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~658 (
// Equation(s):
// \my_regfile|data_readRegA[17]~658_combout  = (\my_regfile|data_readRegA[17]~655_combout  & (\my_regfile|data_readRegA[17]~654_combout  & (\my_regfile|data_readRegA[17]~657_combout  & \my_regfile|data_readRegA[17]~656_combout )))

	.dataa(\my_regfile|data_readRegA[17]~655_combout ),
	.datab(\my_regfile|data_readRegA[17]~654_combout ),
	.datac(\my_regfile|data_readRegA[17]~657_combout ),
	.datad(\my_regfile|data_readRegA[17]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~658 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~661 (
// Equation(s):
// \my_regfile|data_readRegA[17]~661_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[17].df|q~q  & ((\my_regfile|register[30].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~661 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~662 (
// Equation(s):
// \my_regfile|data_readRegA[17]~662_combout  = (\my_regfile|data_readRegA[17]~661_combout  & ((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegA[17]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~662 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegA[17]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~663 (
// Equation(s):
// \my_regfile|data_readRegA[17]~663_combout  = (\my_regfile|data_readRegA[17]~659_combout  & (\my_regfile|data_readRegA[17]~660_combout  & (\my_regfile|data_readRegA[17]~658_combout  & \my_regfile|data_readRegA[17]~662_combout )))

	.dataa(\my_regfile|data_readRegA[17]~659_combout ),
	.datab(\my_regfile|data_readRegA[17]~660_combout ),
	.datac(\my_regfile|data_readRegA[17]~658_combout ),
	.datad(\my_regfile|data_readRegA[17]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~663 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~664 (
// Equation(s):
// \my_regfile|data_readRegA[17]~664_combout  = (\my_regfile|data_readRegA[17]~653_combout  & (\my_regfile|data_readRegA[17]~645_combout  & (\my_regfile|data_readRegA[17]~648_combout  & \my_regfile|data_readRegA[17]~663_combout )))

	.dataa(\my_regfile|data_readRegA[17]~653_combout ),
	.datab(\my_regfile|data_readRegA[17]~645_combout ),
	.datac(\my_regfile|data_readRegA[17]~648_combout ),
	.datad(\my_regfile|data_readRegA[17]~663_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~664 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[14].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~664_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[15]~21_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[17]~664_combout ),
	.datad(\my_regfile|data_readRegA[15]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[14].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|right|second_loop[14].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[14].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[13].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[14].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[14].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[18].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~43_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[11]~110_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[11]~110_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[18].mux1|or1~0 .lut_mask = 16'hFB3B;
defparam \my_processor|my_alu|right|second_loop[18].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[18].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout )))

	.dataa(\my_processor|my_alu|right|second_loop[17].mux1|or1~0_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[18].mux1|or1~1 .lut_mask = 16'hAAF0;
defparam \my_processor|my_alu|right|second_loop[18].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[16].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[16].mux2|or1~0 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|right|third_loop[16].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[6].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[25]~396_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[23]~554_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~554_combout ),
	.datad(\my_regfile|data_readRegA[25]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[6].mux1|or1~0 .lut_mask = 16'hFD75;
defparam \my_processor|my_alu|right|second_loop[6].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[6].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[5].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[6].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[6].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[10].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~576_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[19]~642_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[19]~642_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[21]~576_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[10].mux1|or1~0 .lut_mask = 16'hEF2F;
defparam \my_processor|my_alu|right|second_loop[10].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[10].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[9].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[10].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[10].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[8].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[8].mux2|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|third_loop[8].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & 
// (\my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~5 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|mux4[11]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~6_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[4].mux3_0|or1~4_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[3].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~6 .lut_mask = 16'hB1A0;
defparam \my_processor|my_alu|mux4[11]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~10 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~10_combout  = (\my_processor|alu_opcode[0]~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux4[11]|or1~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] 
// & (\my_processor|my_alu|mux4[11]|or1~5_combout )))) # (!\my_processor|alu_opcode[0]~4_combout  & (((\my_processor|my_alu|mux4[11]|or1~6_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|mux4[11]|or1~5_combout ),
	.datad(\my_processor|my_alu|mux4[11]|or1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~10 .lut_mask = 16'hFD20;
defparam \my_processor|my_alu|mux4[11]|or1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~7_combout  = (\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[11]|or1~10_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & (\my_processor|my_alu|mux4[11]|or1~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_opcode[2]~5_combout ),
	.datac(\my_processor|my_alu|mux4[11]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[11]|or1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~7 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|mux4[11]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[11]|or1~8 (
// Equation(s):
// \my_processor|my_alu|mux4[11]|or1~8_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[11]|or1~9_combout  $ (((!\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  
// & (((\my_processor|my_alu|mux4[11]|or1~7_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux4[11]|or1~9_combout ),
	.datac(\my_processor|my_alu|mux4[11]|or1~7_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder11|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[11]|or1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[11]|or1~8 .lut_mask = 16'hD872;
defparam \my_processor|my_alu|mux4[11]|or1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \my_processor|data_writeReg[10]~18 (
// Equation(s):
// \my_processor|data_writeReg[10]~18_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[10]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [10]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[10]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~18 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N3
dffeas \my_regfile|register[27].df|dffe_array[10].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~238 (
// Equation(s):
// \my_regfile|data_readRegB[10]~238_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[10].df|q~q  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~238 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~239 (
// Equation(s):
// \my_regfile|data_readRegB[10]~239_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[10].df|q~q  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~239 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~240 (
// Equation(s):
// \my_regfile|data_readRegB[10]~240_combout  = (\my_regfile|data_readRegB[10]~239_combout  & ((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[10]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~240 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegB[10]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~237 (
// Equation(s):
// \my_regfile|data_readRegB[10]~237_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[10].df|q~q  & ((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~237 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~232 (
// Equation(s):
// \my_regfile|data_readRegB[10]~232_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[10].df|q~q  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~232 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~234 (
// Equation(s):
// \my_regfile|data_readRegB[10]~234_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[10].df|q~q  & ((\my_regfile|register[21].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~234 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~233 (
// Equation(s):
// \my_regfile|data_readRegB[10]~233_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[10].df|q~q  & ((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~233 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~235 (
// Equation(s):
// \my_regfile|data_readRegB[10]~235_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[10].df|q~q  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~235 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~236 (
// Equation(s):
// \my_regfile|data_readRegB[10]~236_combout  = (\my_regfile|data_readRegB[10]~232_combout  & (\my_regfile|data_readRegB[10]~234_combout  & (\my_regfile|data_readRegB[10]~233_combout  & \my_regfile|data_readRegB[10]~235_combout )))

	.dataa(\my_regfile|data_readRegB[10]~232_combout ),
	.datab(\my_regfile|data_readRegB[10]~234_combout ),
	.datac(\my_regfile|data_readRegB[10]~233_combout ),
	.datad(\my_regfile|data_readRegB[10]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~236 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~241 (
// Equation(s):
// \my_regfile|data_readRegB[10]~241_combout  = (\my_regfile|data_readRegB[10]~238_combout  & (\my_regfile|data_readRegB[10]~240_combout  & (\my_regfile|data_readRegB[10]~237_combout  & \my_regfile|data_readRegB[10]~236_combout )))

	.dataa(\my_regfile|data_readRegB[10]~238_combout ),
	.datab(\my_regfile|data_readRegB[10]~240_combout ),
	.datac(\my_regfile|data_readRegB[10]~237_combout ),
	.datad(\my_regfile|data_readRegB[10]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~224 (
// Equation(s):
// \my_regfile|data_readRegB[10]~224_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[10].df|q~q  & ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~224 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~225 (
// Equation(s):
// \my_regfile|data_readRegB[10]~225_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[10].df|q~q  & ((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~225 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~222 (
// Equation(s):
// \my_regfile|data_readRegB[10]~222_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// ((\my_processor|ctrl_readRegB[1]~15_combout )))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~222 .lut_mask = 16'hDAFF;
defparam \my_regfile|data_readRegB[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~221 (
// Equation(s):
// \my_regfile|data_readRegB[10]~221_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[10].df|q~q  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~221 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~223 (
// Equation(s):
// \my_regfile|data_readRegB[10]~223_combout  = (\my_regfile|data_readRegB[10]~222_combout  & (\my_regfile|data_readRegB[10]~221_combout  & ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[10]~222_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegB[10]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~223 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~227 (
// Equation(s):
// \my_regfile|data_readRegB[10]~227_combout  = (\my_regfile|register[12].df|dffe_array[10].df|q~q  & (((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|d1|d2|and3~combout ),
	.datad(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~227 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~228 (
// Equation(s):
// \my_regfile|data_readRegB[10]~228_combout  = (\my_regfile|register[13].df|dffe_array[10].df|q~q  & (((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~228 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~229 (
// Equation(s):
// \my_regfile|data_readRegB[10]~229_combout  = (\my_regfile|register[15].df|dffe_array[10].df|q~q  & (((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~229 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~226 (
// Equation(s):
// \my_regfile|data_readRegB[10]~226_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[10].df|q~q  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~226 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~230 (
// Equation(s):
// \my_regfile|data_readRegB[10]~230_combout  = (\my_regfile|data_readRegB[10]~227_combout  & (\my_regfile|data_readRegB[10]~228_combout  & (\my_regfile|data_readRegB[10]~229_combout  & \my_regfile|data_readRegB[10]~226_combout )))

	.dataa(\my_regfile|data_readRegB[10]~227_combout ),
	.datab(\my_regfile|data_readRegB[10]~228_combout ),
	.datac(\my_regfile|data_readRegB[10]~229_combout ),
	.datad(\my_regfile|data_readRegB[10]~226_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~231 (
// Equation(s):
// \my_regfile|data_readRegB[10]~231_combout  = (\my_regfile|data_readRegB[10]~224_combout  & (\my_regfile|data_readRegB[10]~225_combout  & (\my_regfile|data_readRegB[10]~223_combout  & \my_regfile|data_readRegB[10]~230_combout )))

	.dataa(\my_regfile|data_readRegB[10]~224_combout ),
	.datab(\my_regfile|data_readRegB[10]~225_combout ),
	.datac(\my_regfile|data_readRegB[10]~223_combout ),
	.datad(\my_regfile|data_readRegB[10]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~231 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~242 (
// Equation(s):
// \my_regfile|data_readRegB[10]~242_combout  = ((\my_regfile|data_readRegB[10]~241_combout  & \my_regfile|data_readRegB[10]~231_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[10]~241_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[10]~231_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~242 .lut_mask = 16'hA0FF;
defparam \my_regfile|data_readRegB[10]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \my_processor|aluinput[10]~54 (
// Equation(s):
// \my_processor|aluinput[10]~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// ((\my_regfile|data_readRegB[10]~242_combout ))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|data_readRegB[10]~242_combout ),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[10]~54 .lut_mask = 16'hB8AA;
defparam \my_processor|aluinput[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \my_processor|my_alu|mux1[10]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[10]|or1~0_combout  = (\my_processor|aluinput[10]~54_combout  & ((\my_regfile|data_readRegA[10]~717_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_processor|aluinput[10]~54_combout  & (\my_regfile|data_readRegA[10]~717_combout  & (\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|aluinput[10]~54_combout ),
	.datab(\my_regfile|data_readRegA[10]~717_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[10]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[10]|or1~0 .lut_mask = 16'h88E8;
defparam \my_processor|my_alu|mux1[10]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[11].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout )))

	.dataa(\my_processor|my_alu|right|second_loop[10].mux1|or1~0_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[11].mux1|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[11].mux1|or1~1 .lut_mask = 16'hAAF0;
defparam \my_processor|my_alu|right|second_loop[11].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[7].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~440_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[22]~598_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[22]~598_combout ),
	.datad(\my_regfile|data_readRegA[24]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[7].mux1|or1~0 .lut_mask = 16'hFD75;
defparam \my_processor|my_alu|right|second_loop[7].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[7].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[6].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[7].mux1|or1~1 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|second_loop[7].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[9].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[9].mux2|or1~0 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|right|third_loop[9].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|my_alu|left|fourth_loop[2].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2 .lut_mask = 16'h3300;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[19].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~88_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[10]~154_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[12]~88_combout ),
	.datad(\my_regfile|data_readRegA[10]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[19].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|right|second_loop[19].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[19].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[18].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[19].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[19].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[17].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[17].mux2|or1~0 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|third_loop[17].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[10]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[10]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|mux4[1]|or1~1_combout )) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[1]|or1~1_combout  & 
// (\my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2~combout )) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fifth_loop[10].mux4_0|and2~combout ),
	.datad(\my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[10]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[10]|or1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[10]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[10]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[10]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[10]|or1~0_combout  & ((\my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout ))) # 
// (!\my_processor|my_alu|mux4[10]|or1~0_combout  & (\my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|mux4[10]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[5].mux3_0|or1~2_combout ),
	.datad(\my_processor|my_alu|mux4[10]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[10]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[10]|or1~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[10]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[10]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[10]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[10]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[10]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux1[10]|or1~0_combout ),
	.datac(\my_processor|alu_opcode[2]~5_combout ),
	.datad(\my_processor|my_alu|mux4[10]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[10]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[10]|or1~2 .lut_mask = 16'h5404;
defparam \my_processor|my_alu|mux4[10]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder11|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder11|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[10]~54_combout  $ (\my_regfile|data_readRegA[10]~717_combout  $ (\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[10]~54_combout ),
	.datac(\my_regfile|data_readRegA[10]~717_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder10|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder11|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder11|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder11|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[10]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[10]|or1~3_combout  = (\my_processor|my_alu|mux4[10]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder11|sum~combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[10]|or1~2_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder11|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[10]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[10]|or1~3 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|mux4[10]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[9]~220_combout ,\my_regfile|data_readRegB[8]~198_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \my_processor|data_writeReg[9]~17 (
// Equation(s):
// \my_processor|data_writeReg[9]~17_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[9]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [9]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[9]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~17 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \my_regfile|register[29].df|dffe_array[9].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~217 (
// Equation(s):
// \my_regfile|data_readRegB[9]~217_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[9].df|q~q  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~217 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~218 (
// Equation(s):
// \my_regfile|data_readRegB[9]~218_combout  = (\my_regfile|data_readRegB[9]~217_combout  & ((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegB[9]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~218 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[9]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~216 (
// Equation(s):
// \my_regfile|data_readRegB[9]~216_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[9].df|q~q  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~216 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~211 (
// Equation(s):
// \my_regfile|data_readRegB[9]~211_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~211 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~213 (
// Equation(s):
// \my_regfile|data_readRegB[9]~213_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[9].df|q~q  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~213 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~210 (
// Equation(s):
// \my_regfile|data_readRegB[9]~210_combout  = (\my_regfile|register[18].df|dffe_array[9].df|q~q  & (((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~210 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~212 (
// Equation(s):
// \my_regfile|data_readRegB[9]~212_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[9].df|q~q  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~212 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~214 (
// Equation(s):
// \my_regfile|data_readRegB[9]~214_combout  = (\my_regfile|data_readRegB[9]~211_combout  & (\my_regfile|data_readRegB[9]~213_combout  & (\my_regfile|data_readRegB[9]~210_combout  & \my_regfile|data_readRegB[9]~212_combout )))

	.dataa(\my_regfile|data_readRegB[9]~211_combout ),
	.datab(\my_regfile|data_readRegB[9]~213_combout ),
	.datac(\my_regfile|data_readRegB[9]~210_combout ),
	.datad(\my_regfile|data_readRegB[9]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~214 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~215 (
// Equation(s):
// \my_regfile|data_readRegB[9]~215_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[9].df|q~q  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~215 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~219 (
// Equation(s):
// \my_regfile|data_readRegB[9]~219_combout  = (\my_regfile|data_readRegB[9]~218_combout  & (\my_regfile|data_readRegB[9]~216_combout  & (\my_regfile|data_readRegB[9]~214_combout  & \my_regfile|data_readRegB[9]~215_combout )))

	.dataa(\my_regfile|data_readRegB[9]~218_combout ),
	.datab(\my_regfile|data_readRegB[9]~216_combout ),
	.datac(\my_regfile|data_readRegB[9]~214_combout ),
	.datad(\my_regfile|data_readRegB[9]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~219 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~202 (
// Equation(s):
// \my_regfile|data_readRegB[9]~202_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[9].df|q~q  & ((\my_regfile|register[6].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~202 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~204 (
// Equation(s):
// \my_regfile|data_readRegB[9]~204_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[9].df|q~q  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~204 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~205 (
// Equation(s):
// \my_regfile|data_readRegB[9]~205_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[9].df|q~q  & ((\my_regfile|register[11].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~205 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~206 (
// Equation(s):
// \my_regfile|data_readRegB[9]~206_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[9].df|q~q  & ((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~206 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~207 (
// Equation(s):
// \my_regfile|data_readRegB[9]~207_combout  = (\my_regfile|register[15].df|dffe_array[9].df|q~q  & (((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~207 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~208 (
// Equation(s):
// \my_regfile|data_readRegB[9]~208_combout  = (\my_regfile|data_readRegB[9]~204_combout  & (\my_regfile|data_readRegB[9]~205_combout  & (\my_regfile|data_readRegB[9]~206_combout  & \my_regfile|data_readRegB[9]~207_combout )))

	.dataa(\my_regfile|data_readRegB[9]~204_combout ),
	.datab(\my_regfile|data_readRegB[9]~205_combout ),
	.datac(\my_regfile|data_readRegB[9]~206_combout ),
	.datad(\my_regfile|data_readRegB[9]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~208 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~203 (
// Equation(s):
// \my_regfile|data_readRegB[9]~203_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[9].df|q~q  & ((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~203 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~199 (
// Equation(s):
// \my_regfile|data_readRegB[9]~199_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[9].df|q~q  & ((\my_regfile|register[1].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~199 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~200 (
// Equation(s):
// \my_regfile|data_readRegB[9]~200_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~200 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~201 (
// Equation(s):
// \my_regfile|data_readRegB[9]~201_combout  = (\my_regfile|data_readRegB[9]~199_combout  & (\my_regfile|data_readRegB[9]~200_combout  & ((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|data_readRegB[9]~199_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[9]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~201 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~209 (
// Equation(s):
// \my_regfile|data_readRegB[9]~209_combout  = (\my_regfile|data_readRegB[9]~202_combout  & (\my_regfile|data_readRegB[9]~208_combout  & (\my_regfile|data_readRegB[9]~203_combout  & \my_regfile|data_readRegB[9]~201_combout )))

	.dataa(\my_regfile|data_readRegB[9]~202_combout ),
	.datab(\my_regfile|data_readRegB[9]~208_combout ),
	.datac(\my_regfile|data_readRegB[9]~203_combout ),
	.datad(\my_regfile|data_readRegB[9]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~220 (
// Equation(s):
// \my_regfile|data_readRegB[9]~220_combout  = ((\my_regfile|data_readRegB[9]~219_combout  & \my_regfile|data_readRegB[9]~209_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[9]~219_combout ),
	.datad(\my_regfile|data_readRegB[9]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~220 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegB[9]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \my_processor|aluinput[9]~53 (
// Equation(s):
// \my_processor|aluinput[9]~53_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|data_readRegB[9]~220_combout ))))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_regfile|data_readRegB[9]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[9]~53 .lut_mask = 16'hF2D0;
defparam \my_processor|aluinput[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \my_processor|my_alu|mux1[9]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[9]|or1~0_combout  = (\my_processor|aluinput[9]~53_combout  & ((\my_regfile|data_readRegA[9]~716_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # (!\my_processor|aluinput[9]~53_combout  
// & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_regfile|data_readRegA[9]~716_combout )))

	.dataa(\my_processor|alu_opcode~10_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|aluinput[9]~53_combout ),
	.datad(\my_regfile|data_readRegA[9]~716_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[9]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[9]|or1~0 .lut_mask = 16'hF220;
defparam \my_processor|my_alu|mux1[9]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|my_alu|left|fourth_loop[1].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2 .lut_mask = 16'h3300;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[20].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~110_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[9]~132_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[11]~110_combout ),
	.datad(\my_regfile|data_readRegA[9]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[20].mux1|or1~0 .lut_mask = 16'hF7D5;
defparam \my_processor|my_alu|right|second_loop[20].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[20].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[19].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[20].mux1|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|second_loop[20].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[16].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[16].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[16].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[16].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[18].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[18].mux2|or1~0 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|right|third_loop[18].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[9]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[9]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[1]|or1~1_combout ) # ((\my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (!\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|right|third_loop[10].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[9]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[9]|or1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[9]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[9]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[9]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[9]|or1~0_combout  & (\my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout )) # 
// (!\my_processor|my_alu|mux4[9]|or1~0_combout  & ((\my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2~combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (((\my_processor|my_alu|mux4[9]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datab(\my_processor|my_alu|right|zero_for_fourth_loop[6].mux3_0|or1~2_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fifth_loop[9].mux4_0|and2~combout ),
	.datad(\my_processor|my_alu|mux4[9]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[9]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[9]|or1~1 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|mux4[9]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[9]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[9]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[9]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[9]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[9]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[9]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[9]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[9]|or1~2 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|mux4[9]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder10|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder10|sum~combout  = \my_regfile|data_readRegA[9]~716_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[9]~53_combout  $ (\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[9]~716_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[9]~53_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder9|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder10|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder10|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder10|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[9]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[9]|or1~3_combout  = (\my_processor|my_alu|mux4[9]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder10|sum~combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[9]|or1~2_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder10|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[9]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[9]|or1~3 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|mux4[9]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_processor|data_writeReg[8]~16 (
// Equation(s):
// \my_processor|data_writeReg[8]~16_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[8]|or1~3_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [8]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[8]|or1~3_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~16 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \my_regfile|register[5].df|dffe_array[8].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~158 (
// Equation(s):
// \my_regfile|data_readRegA[8]~158_combout  = (\my_regfile|register[5].df|dffe_array[8].df|q~q  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~158 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[8]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~159 (
// Equation(s):
// \my_regfile|data_readRegA[8]~159_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[8].df|q~q  & ((\my_regfile|register[7].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~159 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~160 (
// Equation(s):
// \my_regfile|data_readRegA[8]~160_combout  = (\my_regfile|data_readRegA[8]~158_combout  & \my_regfile|data_readRegA[8]~159_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[8]~158_combout ),
	.datad(\my_regfile|data_readRegA[8]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~160 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~156 (
// Equation(s):
// \my_regfile|data_readRegA[8]~156_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~156 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegA[8]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~155 (
// Equation(s):
// \my_regfile|data_readRegA[8]~155_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[8].df|q~q  & ((\my_regfile|register[1].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~155 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~157 (
// Equation(s):
// \my_regfile|data_readRegA[8]~157_combout  = (\my_regfile|data_readRegA[8]~156_combout  & (\my_regfile|data_readRegA[8]~155_combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[8]~156_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[8]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~157 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[8]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~172 (
// Equation(s):
// \my_regfile|data_readRegA[8]~172_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[8].df|q~q  & ((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~172 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~171 (
// Equation(s):
// \my_regfile|data_readRegA[8]~171_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[8].df|q~q  & ((\my_regfile|register[25].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~171 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~168 (
// Equation(s):
// \my_regfile|data_readRegA[8]~168_combout  = (\my_regfile|register[22].df|dffe_array[8].df|q~q  & (((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~168 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~169 (
// Equation(s):
// \my_regfile|data_readRegA[8]~169_combout  = (\my_regfile|register[24].df|dffe_array[8].df|q~q  & (((\my_regfile|register[23].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~169 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~167 (
// Equation(s):
// \my_regfile|data_readRegA[8]~167_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~167 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~166 (
// Equation(s):
// \my_regfile|data_readRegA[8]~166_combout  = (\my_regfile|register[18].df|dffe_array[8].df|q~q  & (((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~166 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[8]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~170 (
// Equation(s):
// \my_regfile|data_readRegA[8]~170_combout  = (\my_regfile|data_readRegA[8]~168_combout  & (\my_regfile|data_readRegA[8]~169_combout  & (\my_regfile|data_readRegA[8]~167_combout  & \my_regfile|data_readRegA[8]~166_combout )))

	.dataa(\my_regfile|data_readRegA[8]~168_combout ),
	.datab(\my_regfile|data_readRegA[8]~169_combout ),
	.datac(\my_regfile|data_readRegA[8]~167_combout ),
	.datad(\my_regfile|data_readRegA[8]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~173 (
// Equation(s):
// \my_regfile|data_readRegA[8]~173_combout  = (\my_regfile|register[31].df|dffe_array[8].df|q~q  & (((\my_regfile|register[30].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~173 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~174 (
// Equation(s):
// \my_regfile|data_readRegA[8]~174_combout  = (\my_regfile|data_readRegA[8]~173_combout  & ((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[8]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~174 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegA[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~175 (
// Equation(s):
// \my_regfile|data_readRegA[8]~175_combout  = (\my_regfile|data_readRegA[8]~172_combout  & (\my_regfile|data_readRegA[8]~171_combout  & (\my_regfile|data_readRegA[8]~170_combout  & \my_regfile|data_readRegA[8]~174_combout )))

	.dataa(\my_regfile|data_readRegA[8]~172_combout ),
	.datab(\my_regfile|data_readRegA[8]~171_combout ),
	.datac(\my_regfile|data_readRegA[8]~170_combout ),
	.datad(\my_regfile|data_readRegA[8]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~164 (
// Equation(s):
// \my_regfile|data_readRegA[8]~164_combout  = (\my_regfile|register[15].df|dffe_array[8].df|q~q  & (((\my_regfile|register[16].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~164 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~163 (
// Equation(s):
// \my_regfile|data_readRegA[8]~163_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[8].df|q~q  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~163 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~162 (
// Equation(s):
// \my_regfile|data_readRegA[8]~162_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[8].df|q~q  & ((\my_regfile|register[11].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~162 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~161 (
// Equation(s):
// \my_regfile|data_readRegA[8]~161_combout  = (\my_regfile|register[9].df|dffe_array[8].df|q~q  & (((\my_regfile|register[10].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~161 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~165 (
// Equation(s):
// \my_regfile|data_readRegA[8]~165_combout  = (\my_regfile|data_readRegA[8]~164_combout  & (\my_regfile|data_readRegA[8]~163_combout  & (\my_regfile|data_readRegA[8]~162_combout  & \my_regfile|data_readRegA[8]~161_combout )))

	.dataa(\my_regfile|data_readRegA[8]~164_combout ),
	.datab(\my_regfile|data_readRegA[8]~163_combout ),
	.datac(\my_regfile|data_readRegA[8]~162_combout ),
	.datad(\my_regfile|data_readRegA[8]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~176 (
// Equation(s):
// \my_regfile|data_readRegA[8]~176_combout  = (\my_regfile|data_readRegA[8]~160_combout  & (\my_regfile|data_readRegA[8]~157_combout  & (\my_regfile|data_readRegA[8]~175_combout  & \my_regfile|data_readRegA[8]~165_combout )))

	.dataa(\my_regfile|data_readRegA[8]~160_combout ),
	.datab(\my_regfile|data_readRegA[8]~157_combout ),
	.datac(\my_regfile|data_readRegA[8]~175_combout ),
	.datad(\my_regfile|data_readRegA[8]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~176 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~710 (
// Equation(s):
// \my_regfile|data_readRegA[8]~710_combout  = (\my_regfile|data_readRegA[8]~176_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[8]~176_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~710 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[8]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder9|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder9|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[8]~710_combout  $ (\my_processor|aluinput[8]~52_combout  $ (\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[8]~710_combout ),
	.datac(\my_processor|aluinput[8]~52_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder8|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder9|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder9|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder9|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_processor|my_alu|mux1[8]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[8]|or1~0_combout  = (\my_regfile|data_readRegA[8]~710_combout  & ((\my_processor|aluinput[8]~52_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[8]~710_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[8]~52_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[8]~710_combout ),
	.datad(\my_processor|aluinput[8]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[8]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[8]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[8]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[11].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[9].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[13].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[11].mux2|or1~0 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|third_loop[11].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ) # 
// (\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ))

	.dataa(\my_processor|my_alu|right|second_loop[5].mux1|or1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2 .lut_mask = 16'hEEE2;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~462_combout )) # (!\my_regfile|data_readRegA[0]~44_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~462_combout ),
	.datad(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3 .lut_mask = 16'hF7C4;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[22].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~154_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[8]~176_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[8]~176_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[10]~154_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~0 .lut_mask = 16'hF3BB;
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[21].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[20].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[21].mux1|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|second_loop[21].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[19].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[17].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[19].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|third_loop[19].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1 .lut_mask = 16'h0011;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[8].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[2].mux1|or1~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|left|second_loop[6].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[8].mux3|or1~0 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|left|fourth_loop[8].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout  & (\my_regfile|data_readRegA[0]~198_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout ))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[0]~198_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0 .lut_mask = 16'hB380;
defparam \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2 .lut_mask = 16'h5500;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[8]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[8]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|mux4[1]|or1~1_combout )) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[1]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2~combout ))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (\my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[8].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[8]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[8]|or1~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[8]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[8]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[8]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[8]|or1~0_combout  & ((\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout ))) # 
// (!\my_processor|my_alu|mux4[8]|or1~0_combout  & (\my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|mux4[8]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout ),
	.datad(\my_processor|my_alu|mux4[8]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[8]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[8]|or1~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[8]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[8]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[8]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[8]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[8]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux1[8]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[8]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[8]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[8]|or1~2 .lut_mask = 16'h0E04;
defparam \my_processor|my_alu|mux4[8]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[8]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[8]|or1~3_combout  = (\my_processor|my_alu|mux4[8]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder9|sum~combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|csa|adder3|adder9|sum~combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|mux4[8]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[8]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[8]|or1~3 .lut_mask = 16'hFF88;
defparam \my_processor|my_alu|mux4[8]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[7]~176_combout ,\my_regfile|data_readRegB[6]~778_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[7]~15 (
// Equation(s):
// \my_processor|data_writeReg[7]~15_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[7]|or1~7_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [7]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~7_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~15 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|register[3].df|dffe_array[7].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~265 (
// Equation(s):
// \my_regfile|data_readRegA[7]~265_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[7].df|q~q  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~265 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~266 (
// Equation(s):
// \my_regfile|data_readRegA[7]~266_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~266 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegA[7]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~267 (
// Equation(s):
// \my_regfile|data_readRegA[7]~267_combout  = (\my_regfile|data_readRegA[7]~265_combout  & (\my_regfile|data_readRegA[7]~266_combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[7]~265_combout ),
	.datad(\my_regfile|data_readRegA[7]~266_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~267 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[7]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~268 (
// Equation(s):
// \my_regfile|data_readRegA[7]~268_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[7].df|q~q  & ((\my_regfile|register[5].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~268 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~269 (
// Equation(s):
// \my_regfile|data_readRegA[7]~269_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[7].df|q~q  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~269 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~270 (
// Equation(s):
// \my_regfile|data_readRegA[7]~270_combout  = (\my_regfile|data_readRegA[7]~268_combout  & \my_regfile|data_readRegA[7]~269_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[7]~268_combout ),
	.datad(\my_regfile|data_readRegA[7]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~270 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[7]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~274 (
// Equation(s):
// \my_regfile|data_readRegA[7]~274_combout  = (\my_regfile|register[16].df|dffe_array[7].df|q~q  & (((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~274 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~271 (
// Equation(s):
// \my_regfile|data_readRegA[7]~271_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[7].df|q~q  & ((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~271 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~272 (
// Equation(s):
// \my_regfile|data_readRegA[7]~272_combout  = (\my_regfile|register[12].df|dffe_array[7].df|q~q  & (((\my_regfile|register[11].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~272 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~273 (
// Equation(s):
// \my_regfile|data_readRegA[7]~273_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[7].df|q~q  & ((\my_regfile|register[13].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~273 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~275 (
// Equation(s):
// \my_regfile|data_readRegA[7]~275_combout  = (\my_regfile|data_readRegA[7]~274_combout  & (\my_regfile|data_readRegA[7]~271_combout  & (\my_regfile|data_readRegA[7]~272_combout  & \my_regfile|data_readRegA[7]~273_combout )))

	.dataa(\my_regfile|data_readRegA[7]~274_combout ),
	.datab(\my_regfile|data_readRegA[7]~271_combout ),
	.datac(\my_regfile|data_readRegA[7]~272_combout ),
	.datad(\my_regfile|data_readRegA[7]~273_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~281 (
// Equation(s):
// \my_regfile|data_readRegA[7]~281_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[7].df|q~q  & ((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~281 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~282 (
// Equation(s):
// \my_regfile|data_readRegA[7]~282_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[7].df|q~q  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~282 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~283 (
// Equation(s):
// \my_regfile|data_readRegA[7]~283_combout  = (\my_regfile|register[30].df|dffe_array[7].df|q~q  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~283 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[7]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~284 (
// Equation(s):
// \my_regfile|data_readRegA[7]~284_combout  = (\my_regfile|data_readRegA[7]~283_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[7]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~284 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegA[7]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~279 (
// Equation(s):
// \my_regfile|data_readRegA[7]~279_combout  = (\my_regfile|register[24].df|dffe_array[7].df|q~q  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~279 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~276 (
// Equation(s):
// \my_regfile|data_readRegA[7]~276_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[7].df|q~q  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~276 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~277 (
// Equation(s):
// \my_regfile|data_readRegA[7]~277_combout  = (\my_regfile|register[20].df|dffe_array[7].df|q~q  & (((\my_regfile|register[19].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~277 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~278 (
// Equation(s):
// \my_regfile|data_readRegA[7]~278_combout  = (\my_regfile|register[22].df|dffe_array[7].df|q~q  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~278 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[7]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~280 (
// Equation(s):
// \my_regfile|data_readRegA[7]~280_combout  = (\my_regfile|data_readRegA[7]~279_combout  & (\my_regfile|data_readRegA[7]~276_combout  & (\my_regfile|data_readRegA[7]~277_combout  & \my_regfile|data_readRegA[7]~278_combout )))

	.dataa(\my_regfile|data_readRegA[7]~279_combout ),
	.datab(\my_regfile|data_readRegA[7]~276_combout ),
	.datac(\my_regfile|data_readRegA[7]~277_combout ),
	.datad(\my_regfile|data_readRegA[7]~278_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~280 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~285 (
// Equation(s):
// \my_regfile|data_readRegA[7]~285_combout  = (\my_regfile|data_readRegA[7]~281_combout  & (\my_regfile|data_readRegA[7]~282_combout  & (\my_regfile|data_readRegA[7]~284_combout  & \my_regfile|data_readRegA[7]~280_combout )))

	.dataa(\my_regfile|data_readRegA[7]~281_combout ),
	.datab(\my_regfile|data_readRegA[7]~282_combout ),
	.datac(\my_regfile|data_readRegA[7]~284_combout ),
	.datad(\my_regfile|data_readRegA[7]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~285 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~286 (
// Equation(s):
// \my_regfile|data_readRegA[7]~286_combout  = (\my_regfile|data_readRegA[7]~267_combout  & (\my_regfile|data_readRegA[7]~270_combout  & (\my_regfile|data_readRegA[7]~275_combout  & \my_regfile|data_readRegA[7]~285_combout )))

	.dataa(\my_regfile|data_readRegA[7]~267_combout ),
	.datab(\my_regfile|data_readRegA[7]~270_combout ),
	.datac(\my_regfile|data_readRegA[7]~275_combout ),
	.datad(\my_regfile|data_readRegA[7]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~286 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~711 (
// Equation(s):
// \my_regfile|data_readRegA[7]~711_combout  = (\my_regfile|data_readRegA[7]~286_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[7]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~711 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[7]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|mux1[7]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[7]|or1~0_combout  = (\my_regfile|data_readRegA[7]~711_combout  & ((\my_processor|aluinput[7]~51_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[7]~711_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[7]~51_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[7]~711_combout ),
	.datad(\my_processor|aluinput[7]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[7]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[7]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[7]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout )))))

	.dataa(\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0 .lut_mask = 16'h00B8;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~4_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & (((\my_processor|my_alu|mux4[7]|or1~0_combout ) # (\my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2~combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[7]|or1~0_combout  & (!\my_processor|my_alu|mux4[7]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux1[7]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[7].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~4 .lut_mask = 16'hAEA4;
defparam \my_processor|my_alu|mux4[7]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[4].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|second_loop[6].mux1|or1~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[4].mux2|or1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|right|third_loop[4].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[0].mux3|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~462_combout )) # (!\my_regfile|data_readRegA[0]~44_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[31]~462_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[0].mux3|or1~2 .lut_mask = 16'hDFD0;
defparam \my_processor|my_alu|right|fourth_loop[0].mux3|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[22].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~132_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[7]~286_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[7]~286_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[9]~132_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~1 .lut_mask = 16'hF3BB;
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[22].mux1|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|second_loop[22].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~2 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|right|second_loop[22].mux1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[12].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout ))

	.dataa(\my_processor|my_alu|right|second_loop[14].mux1|or1~1_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|right|second_loop[10].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[12].mux2|or1~0 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|right|third_loop[12].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~5_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & (\my_processor|my_alu|mux4[7]|or1~2_combout )) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[7]|or1~2_combout  & 
// ((\my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (\my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout ),
	.datad(\my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~5 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[7]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~6_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[7]|or1~5_combout  & ((\my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~5_combout  
// & (\my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (((\my_processor|my_alu|mux4[7]|or1~5_combout ))))

	.dataa(\my_processor|my_alu|right|second_loop[18].mux1|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ),
	.datad(\my_processor|my_alu|mux4[7]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~6 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|mux4[7]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder8|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder8|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[7]~711_combout  $ (\my_processor|aluinput[7]~51_combout  $ (\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[7]~711_combout ),
	.datac(\my_processor|aluinput[7]~51_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder8|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder8|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder8|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[7]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[7]|or1~7_combout  = (\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~4_combout  & (\my_processor|my_alu|mux4[7]|or1~6_combout )) # (!\my_processor|my_alu|mux4[7]|or1~4_combout  & 
// ((\my_processor|my_alu|csa|adder3|adder8|sum~combout ))))) # (!\my_processor|my_alu|mux4[7]|or1~0_combout  & (\my_processor|my_alu|mux4[7]|or1~4_combout ))

	.dataa(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[7]|or1~6_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder8|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[7]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[7]|or1~7 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|mux4[7]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \my_processor|data_writeReg[6]~14 (
// Equation(s):
// \my_processor|data_writeReg[6]~14_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[6]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [6]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[6]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~14 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \my_regfile|register[9].df|dffe_array[6].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~293 (
// Equation(s):
// \my_regfile|data_readRegA[6]~293_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[6].df|q~q  & ((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~293 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~295 (
// Equation(s):
// \my_regfile|data_readRegA[6]~295_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[6].df|q~q  & ((\my_regfile|register[13].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~295 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[6]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~296 (
// Equation(s):
// \my_regfile|data_readRegA[6]~296_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[6].df|q~q  & ((\my_regfile|register[15].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~296 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~294 (
// Equation(s):
// \my_regfile|data_readRegA[6]~294_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~294 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~297 (
// Equation(s):
// \my_regfile|data_readRegA[6]~297_combout  = (\my_regfile|data_readRegA[6]~293_combout  & (\my_regfile|data_readRegA[6]~295_combout  & (\my_regfile|data_readRegA[6]~296_combout  & \my_regfile|data_readRegA[6]~294_combout )))

	.dataa(\my_regfile|data_readRegA[6]~293_combout ),
	.datab(\my_regfile|data_readRegA[6]~295_combout ),
	.datac(\my_regfile|data_readRegA[6]~296_combout ),
	.datad(\my_regfile|data_readRegA[6]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~297 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~291 (
// Equation(s):
// \my_regfile|data_readRegA[6]~291_combout  = (\my_regfile|register[8].df|dffe_array[6].df|q~q  & (((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~291 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[6]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~290 (
// Equation(s):
// \my_regfile|data_readRegA[6]~290_combout  = (\my_regfile|register[6].df|dffe_array[6].df|q~q  & (((\my_regfile|register[5].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~290 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~292 (
// Equation(s):
// \my_regfile|data_readRegA[6]~292_combout  = (\my_regfile|data_readRegA[6]~291_combout  & \my_regfile|data_readRegA[6]~290_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[6]~291_combout ),
	.datad(\my_regfile|data_readRegA[6]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~292 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[6]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~288 (
// Equation(s):
// \my_regfile|data_readRegA[6]~288_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~288 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegA[6]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~287 (
// Equation(s):
// \my_regfile|data_readRegA[6]~287_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[6].df|q~q  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~287 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~289 (
// Equation(s):
// \my_regfile|data_readRegA[6]~289_combout  = (\my_regfile|data_readRegA[6]~288_combout  & (\my_regfile|data_readRegA[6]~287_combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[6]~288_combout ),
	.datad(\my_regfile|data_readRegA[6]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~289 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[6]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~303 (
// Equation(s):
// \my_regfile|data_readRegA[6]~303_combout  = (\my_regfile|register[26].df|dffe_array[6].df|q~q  & (((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~303 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~305 (
// Equation(s):
// \my_regfile|data_readRegA[6]~305_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[6].df|q~q  & ((\my_regfile|register[30].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~305 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[6]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~306 (
// Equation(s):
// \my_regfile|data_readRegA[6]~306_combout  = (\my_regfile|data_readRegA[6]~305_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[6]~305_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~306 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[6]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~304 (
// Equation(s):
// \my_regfile|data_readRegA[6]~304_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[6].df|q~q  & ((\my_regfile|register[27].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~304 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~301 (
// Equation(s):
// \my_regfile|data_readRegA[6]~301_combout  = (\my_regfile|register[24].df|dffe_array[6].df|q~q  & (((\my_regfile|register[23].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~301 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~300 (
// Equation(s):
// \my_regfile|data_readRegA[6]~300_combout  = (\my_regfile|register[22].df|dffe_array[6].df|q~q  & (((\my_regfile|register[21].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~300 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~298 (
// Equation(s):
// \my_regfile|data_readRegA[6]~298_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[6].df|q~q  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~298 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~299 (
// Equation(s):
// \my_regfile|data_readRegA[6]~299_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[6].df|q~q  & ((\my_regfile|register[19].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~299 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~302 (
// Equation(s):
// \my_regfile|data_readRegA[6]~302_combout  = (\my_regfile|data_readRegA[6]~301_combout  & (\my_regfile|data_readRegA[6]~300_combout  & (\my_regfile|data_readRegA[6]~298_combout  & \my_regfile|data_readRegA[6]~299_combout )))

	.dataa(\my_regfile|data_readRegA[6]~301_combout ),
	.datab(\my_regfile|data_readRegA[6]~300_combout ),
	.datac(\my_regfile|data_readRegA[6]~298_combout ),
	.datad(\my_regfile|data_readRegA[6]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~302 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~307 (
// Equation(s):
// \my_regfile|data_readRegA[6]~307_combout  = (\my_regfile|data_readRegA[6]~303_combout  & (\my_regfile|data_readRegA[6]~306_combout  & (\my_regfile|data_readRegA[6]~304_combout  & \my_regfile|data_readRegA[6]~302_combout )))

	.dataa(\my_regfile|data_readRegA[6]~303_combout ),
	.datab(\my_regfile|data_readRegA[6]~306_combout ),
	.datac(\my_regfile|data_readRegA[6]~304_combout ),
	.datad(\my_regfile|data_readRegA[6]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~307 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~308 (
// Equation(s):
// \my_regfile|data_readRegA[6]~308_combout  = (\my_regfile|data_readRegA[6]~297_combout  & (\my_regfile|data_readRegA[6]~292_combout  & (\my_regfile|data_readRegA[6]~289_combout  & \my_regfile|data_readRegA[6]~307_combout )))

	.dataa(\my_regfile|data_readRegA[6]~297_combout ),
	.datab(\my_regfile|data_readRegA[6]~292_combout ),
	.datac(\my_regfile|data_readRegA[6]~289_combout ),
	.datad(\my_regfile|data_readRegA[6]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~308 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[4].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[4]~352_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[6]~308_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[4]~352_combout ),
	.datad(\my_regfile|data_readRegA[6]~308_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[4].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[4].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[4].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[3].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[4].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[4].mux1|or1~1 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|left|second_loop[4].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ))) 
// # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[16].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[16].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[17].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[16].mux1|or1~1 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|left|second_loop[16].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[18].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[20].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[18].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|third_loop[18].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[22]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[22]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~2_combout ) # ((\my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout )))) # 
// (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (!\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[22]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[22]|or1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[22]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[10].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[8].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[10].mux2|or1~0 .lut_mask = 16'hCCF0;
defparam \my_processor|my_alu|left|third_loop[10].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[1].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[1].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout  & (\my_regfile|data_readRegA[30]~509_combout )) # 
// (!\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout  & ((\my_regfile|data_readRegA[31]~463_combout )))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~1_combout ),
	.datab(\my_regfile|data_readRegA[30]~509_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[1].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[1].mux3|or1~0 .lut_mask = 16'hD080;
defparam \my_processor|my_alu|right|fourth_loop[1].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[5].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[7].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[3].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[5].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|third_loop[5].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[1].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout  = (\my_processor|my_alu|right|fourth_loop[1].mux3|or1~0_combout ) # ((\my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\my_processor|my_alu|right|fourth_loop[1].mux3|or1~0_combout ),
	.datac(\my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[1].mux3|or1~1 .lut_mask = 16'hCCFC;
defparam \my_processor|my_alu|right|fourth_loop[1].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[22]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[22]|or1~1_combout  = (\my_processor|my_alu|mux4[22]|or1~0_combout  & (((\my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ) # (!\my_processor|my_alu|mux4[19]|or1~2_combout )))) # 
// (!\my_processor|my_alu|mux4[22]|or1~0_combout  & (\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout  & (\my_processor|my_alu|mux4[19]|or1~2_combout )))

	.dataa(\my_processor|my_alu|mux4[22]|or1~0_combout ),
	.datab(\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[22]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[22]|or1~1 .lut_mask = 16'hEA4A;
defparam \my_processor|my_alu|mux4[22]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[22]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[22]|or1~2_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[7]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// ((\my_processor|my_alu|mux4[22]|or1~1_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[22]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux1[22]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[22]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[22]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[22]|or1~2 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|mux4[22]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[22]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[22]|or1~3_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[22]|or1~2_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[22]|or1~2_combout  & 
// ((\my_processor|my_alu|csa|adder2|adder7|sum~combout ))))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[22]|or1~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder7|sum~combout ),
	.datad(\my_processor|my_alu|mux4[22]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[22]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[22]|or1~3 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|mux4[22]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[22]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[22]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder7|sum~combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|mux4[22]|or1~3_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (((\my_processor|my_alu|mux4[22]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder7|sum~combout ),
	.datac(\my_processor|my_alu|mux4[22]|or1~3_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[22]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[22]|or1~4 .lut_mask = 16'hD8F0;
defparam \my_processor|my_alu|mux4[22]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~774 (
// Equation(s):
// \my_regfile|data_readRegB[22]~774_combout  = (\my_regfile|data_readRegB[22]~581_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[22]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~774_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~774 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[22]~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~797 (
// Equation(s):
// \my_regfile|data_readRegB[23]~797_combout  = (\my_regfile|data_readRegB[23]~559_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[23]~559_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~797_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~797 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[23]~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[23]~797_combout ,\my_regfile|data_readRegB[22]~774_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \my_processor|data_writeReg[22]~30 (
// Equation(s):
// \my_processor|data_writeReg[22]~30_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[22]|or1~4_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[22]|or1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~30 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \my_regfile|register[4].df|dffe_array[22].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~578 (
// Equation(s):
// \my_regfile|data_readRegA[22]~578_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|d0|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~578 .lut_mask = 16'h5505;
defparam \my_regfile|data_readRegA[22]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~577 (
// Equation(s):
// \my_regfile|data_readRegA[22]~577_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[22].df|q~q  & ((\my_regfile|register[1].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~577 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~579 (
// Equation(s):
// \my_regfile|data_readRegA[22]~579_combout  = (\my_regfile|data_readRegA[22]~578_combout  & (\my_regfile|data_readRegA[22]~577_combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[22]~578_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[22]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~579 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[22]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~584 (
// Equation(s):
// \my_regfile|data_readRegA[22]~584_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[22].df|q~q  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~584 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~585 (
// Equation(s):
// \my_regfile|data_readRegA[22]~585_combout  = (\my_regfile|register[14].df|dffe_array[22].df|q~q  & (((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~585 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~583 (
// Equation(s):
// \my_regfile|data_readRegA[22]~583_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[22].df|q~q  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~583 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~586 (
// Equation(s):
// \my_regfile|data_readRegA[22]~586_combout  = (\my_regfile|register[16].df|dffe_array[22].df|q~q  & (((\my_regfile|register[15].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~586 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[22]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~587 (
// Equation(s):
// \my_regfile|data_readRegA[22]~587_combout  = (\my_regfile|data_readRegA[22]~584_combout  & (\my_regfile|data_readRegA[22]~585_combout  & (\my_regfile|data_readRegA[22]~583_combout  & \my_regfile|data_readRegA[22]~586_combout )))

	.dataa(\my_regfile|data_readRegA[22]~584_combout ),
	.datab(\my_regfile|data_readRegA[22]~585_combout ),
	.datac(\my_regfile|data_readRegA[22]~583_combout ),
	.datad(\my_regfile|data_readRegA[22]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~587 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~580 (
// Equation(s):
// \my_regfile|data_readRegA[22]~580_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[22].df|q~q  & ((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~580 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~581 (
// Equation(s):
// \my_regfile|data_readRegA[22]~581_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[22].df|q~q  & ((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~581 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~582 (
// Equation(s):
// \my_regfile|data_readRegA[22]~582_combout  = (\my_regfile|data_readRegA[22]~580_combout  & \my_regfile|data_readRegA[22]~581_combout )

	.dataa(\my_regfile|data_readRegA[22]~580_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[22]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~582 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegA[22]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~593 (
// Equation(s):
// \my_regfile|data_readRegA[22]~593_combout  = (\my_regfile|register[26].df|dffe_array[22].df|q~q  & (((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~593 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~591 (
// Equation(s):
// \my_regfile|data_readRegA[22]~591_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[22].df|q~q  & ((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~591 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~588 (
// Equation(s):
// \my_regfile|data_readRegA[22]~588_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[22].df|q~q  & ((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~588 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~589 (
// Equation(s):
// \my_regfile|data_readRegA[22]~589_combout  = (\my_regfile|register[20].df|dffe_array[22].df|q~q  & (((\my_regfile|register[19].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~589 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~590 (
// Equation(s):
// \my_regfile|data_readRegA[22]~590_combout  = (\my_regfile|register[21].df|dffe_array[22].df|q~q  & (((\my_regfile|register[22].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~590 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~592 (
// Equation(s):
// \my_regfile|data_readRegA[22]~592_combout  = (\my_regfile|data_readRegA[22]~591_combout  & (\my_regfile|data_readRegA[22]~588_combout  & (\my_regfile|data_readRegA[22]~589_combout  & \my_regfile|data_readRegA[22]~590_combout )))

	.dataa(\my_regfile|data_readRegA[22]~591_combout ),
	.datab(\my_regfile|data_readRegA[22]~588_combout ),
	.datac(\my_regfile|data_readRegA[22]~589_combout ),
	.datad(\my_regfile|data_readRegA[22]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~592 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~595 (
// Equation(s):
// \my_regfile|data_readRegA[22]~595_combout  = (\my_regfile|register[31].df|dffe_array[22].df|q~q  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~595 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~596 (
// Equation(s):
// \my_regfile|data_readRegA[22]~596_combout  = (\my_regfile|data_readRegA[22]~595_combout  & ((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~595_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~596 .lut_mask = 16'hF050;
defparam \my_regfile|data_readRegA[22]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~594 (
// Equation(s):
// \my_regfile|data_readRegA[22]~594_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[22].df|q~q  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~594 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~597 (
// Equation(s):
// \my_regfile|data_readRegA[22]~597_combout  = (\my_regfile|data_readRegA[22]~593_combout  & (\my_regfile|data_readRegA[22]~592_combout  & (\my_regfile|data_readRegA[22]~596_combout  & \my_regfile|data_readRegA[22]~594_combout )))

	.dataa(\my_regfile|data_readRegA[22]~593_combout ),
	.datab(\my_regfile|data_readRegA[22]~592_combout ),
	.datac(\my_regfile|data_readRegA[22]~596_combout ),
	.datad(\my_regfile|data_readRegA[22]~594_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~597 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~598 (
// Equation(s):
// \my_regfile|data_readRegA[22]~598_combout  = (\my_regfile|data_readRegA[22]~579_combout  & (\my_regfile|data_readRegA[22]~587_combout  & (\my_regfile|data_readRegA[22]~582_combout  & \my_regfile|data_readRegA[22]~597_combout )))

	.dataa(\my_regfile|data_readRegA[22]~579_combout ),
	.datab(\my_regfile|data_readRegA[22]~587_combout ),
	.datac(\my_regfile|data_readRegA[22]~582_combout ),
	.datad(\my_regfile|data_readRegA[22]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~728 (
// Equation(s):
// \my_regfile|data_readRegA[22]~728_combout  = (\my_regfile|data_readRegA[22]~598_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[22]~598_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~728 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[22]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder7|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder7|C_out~0_combout  = (\my_regfile|data_readRegA[22]~728_combout  & ((\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout ) # (\my_processor|aluinput[22]~44_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[22]~728_combout  & (\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout  & (\my_processor|aluinput[22]~44_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~728_combout ),
	.datab(\my_processor|aluinput[22]~44_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder6|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder7|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder1|adder7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder8|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder8|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[23]~729_combout  $ (\my_processor|aluinput[23]~43_combout  $ (\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[23]~729_combout ),
	.datac(\my_processor|aluinput[23]~43_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder7|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder8|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder8|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder8|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|mux1[23]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[23]|or1~0_combout  = (\my_processor|aluinput[23]~43_combout  & ((\my_regfile|data_readRegA[23]~729_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[23]~43_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[23]~729_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|aluinput[23]~43_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_regfile|data_readRegA[23]~729_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[23]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[23]|or1~0 .lut_mask = 16'hDC40;
defparam \my_processor|my_alu|mux1[23]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[11].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[13].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[9].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[11].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|third_loop[11].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[23]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[23]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[19]|or1~2_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~2_combout  & 
// (\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout )) # (!\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout )))))

	.dataa(\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datad(\my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[23]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[23]|or1~0 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|mux4[23]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[23]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[23]|or1~1_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[23]|or1~0_combout  & ((\my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ))) # 
// (!\my_processor|my_alu|mux4[23]|or1~0_combout  & (\my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[23]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|left|zero_for_fourth_loop[7].mux3_0|and2~0_combout ),
	.datab(\my_processor|my_alu|right|fourth_loop[0].mux3|or1~2_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[23]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[23]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[23]|or1~1 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|mux4[23]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[23]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[23]|or1~2_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[7]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// ((\my_processor|my_alu|mux4[23]|or1~1_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[23]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux1[23]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[23]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[23]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[23]|or1~2 .lut_mask = 16'hF4A4;
defparam \my_processor|my_alu|mux4[23]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder8|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder8|sum~combout  = \my_processor|my_alu|csa|adder2|adder7|C_out~0_combout  $ (\my_regfile|data_readRegA[23]~729_combout  $ (\my_processor|aluinput[23]~43_combout  $ (\my_processor|alu_opcode[0]~4_combout )))

	.dataa(\my_processor|my_alu|csa|adder2|adder7|C_out~0_combout ),
	.datab(\my_regfile|data_readRegA[23]~729_combout ),
	.datac(\my_processor|aluinput[23]~43_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder8|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder8|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder8|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[23]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[23]|or1~3_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[23]|or1~2_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[23]|or1~2_combout  & 
// ((\my_processor|my_alu|csa|adder2|adder8|sum~combout ))))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[23]|or1~2_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|my_alu|mux4[23]|or1~2_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder8|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[23]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[23]|or1~3 .lut_mask = 16'hDAD0;
defparam \my_processor|my_alu|mux4[23]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[23]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[23]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder8|sum~combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|mux4[23]|or1~3_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (((\my_processor|my_alu|mux4[23]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|csa|adder1|adder8|sum~combout ),
	.datab(\my_processor|my_alu|mux4[23]|or1~3_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[23]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[23]|or1~4 .lut_mask = 16'hACCC;
defparam \my_processor|my_alu|mux4[23]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \my_processor|data_writeReg[23]~31 (
// Equation(s):
// \my_processor|data_writeReg[23]~31_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[23]|or1~4_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [23]))))

	.dataa(\my_processor|my_alu|mux4[23]|or1~4_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~31 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \my_regfile|register[29].df|dffe_array[23].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[23]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~551 (
// Equation(s):
// \my_regfile|data_readRegA[23]~551_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[23].df|q~q  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~551 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~552 (
// Equation(s):
// \my_regfile|data_readRegA[23]~552_combout  = (\my_regfile|data_readRegA[23]~551_combout  & ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[23]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~552 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegA[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~549 (
// Equation(s):
// \my_regfile|data_readRegA[23]~549_combout  = (\my_regfile|register[26].df|dffe_array[23].df|q~q  & (((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~549 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~547 (
// Equation(s):
// \my_regfile|data_readRegA[23]~547_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[23].df|q~q  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~547 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~544 (
// Equation(s):
// \my_regfile|data_readRegA[23]~544_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[23].df|q~q  & ((\my_regfile|register[17].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~544 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~545 (
// Equation(s):
// \my_regfile|data_readRegA[23]~545_combout  = (\my_regfile|register[19].df|dffe_array[23].df|q~q  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~545 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~546 (
// Equation(s):
// \my_regfile|data_readRegA[23]~546_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[23].df|q~q  & ((\my_regfile|register[21].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~546 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~548 (
// Equation(s):
// \my_regfile|data_readRegA[23]~548_combout  = (\my_regfile|data_readRegA[23]~547_combout  & (\my_regfile|data_readRegA[23]~544_combout  & (\my_regfile|data_readRegA[23]~545_combout  & \my_regfile|data_readRegA[23]~546_combout )))

	.dataa(\my_regfile|data_readRegA[23]~547_combout ),
	.datab(\my_regfile|data_readRegA[23]~544_combout ),
	.datac(\my_regfile|data_readRegA[23]~545_combout ),
	.datad(\my_regfile|data_readRegA[23]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~548 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~550 (
// Equation(s):
// \my_regfile|data_readRegA[23]~550_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[23].df|q~q  & ((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~550 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~553 (
// Equation(s):
// \my_regfile|data_readRegA[23]~553_combout  = (\my_regfile|data_readRegA[23]~552_combout  & (\my_regfile|data_readRegA[23]~549_combout  & (\my_regfile|data_readRegA[23]~548_combout  & \my_regfile|data_readRegA[23]~550_combout )))

	.dataa(\my_regfile|data_readRegA[23]~552_combout ),
	.datab(\my_regfile|data_readRegA[23]~549_combout ),
	.datac(\my_regfile|data_readRegA[23]~548_combout ),
	.datad(\my_regfile|data_readRegA[23]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~553 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~533 (
// Equation(s):
// \my_regfile|data_readRegA[23]~533_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[23].df|q~q  & ((\my_regfile|register[1].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~533 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~534 (
// Equation(s):
// \my_regfile|data_readRegA[23]~534_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~534 .lut_mask = 16'h0F03;
defparam \my_regfile|data_readRegA[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~535 (
// Equation(s):
// \my_regfile|data_readRegA[23]~535_combout  = (\my_regfile|data_readRegA[23]~533_combout  & (\my_regfile|data_readRegA[23]~534_combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[23]~533_combout ),
	.datab(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[23]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~535 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~537 (
// Equation(s):
// \my_regfile|data_readRegA[23]~537_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[23].df|q~q  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~537 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~536 (
// Equation(s):
// \my_regfile|data_readRegA[23]~536_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[23].df|q~q  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~536 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~538 (
// Equation(s):
// \my_regfile|data_readRegA[23]~538_combout  = (\my_regfile|data_readRegA[23]~537_combout  & \my_regfile|data_readRegA[23]~536_combout )

	.dataa(\my_regfile|data_readRegA[23]~537_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~536_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~538 .lut_mask = 16'hA0A0;
defparam \my_regfile|data_readRegA[23]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~542 (
// Equation(s):
// \my_regfile|data_readRegA[23]~542_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[23].df|q~q  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~542 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~539 (
// Equation(s):
// \my_regfile|data_readRegA[23]~539_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[23].df|q~q  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~539 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~540 (
// Equation(s):
// \my_regfile|data_readRegA[23]~540_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[23].df|q~q  & ((\my_regfile|register[11].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~540 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~541 (
// Equation(s):
// \my_regfile|data_readRegA[23]~541_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[23].df|q~q  & ((\my_regfile|register[14].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~541 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~543 (
// Equation(s):
// \my_regfile|data_readRegA[23]~543_combout  = (\my_regfile|data_readRegA[23]~542_combout  & (\my_regfile|data_readRegA[23]~539_combout  & (\my_regfile|data_readRegA[23]~540_combout  & \my_regfile|data_readRegA[23]~541_combout )))

	.dataa(\my_regfile|data_readRegA[23]~542_combout ),
	.datab(\my_regfile|data_readRegA[23]~539_combout ),
	.datac(\my_regfile|data_readRegA[23]~540_combout ),
	.datad(\my_regfile|data_readRegA[23]~541_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~543 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~554 (
// Equation(s):
// \my_regfile|data_readRegA[23]~554_combout  = (\my_regfile|data_readRegA[23]~553_combout  & (\my_regfile|data_readRegA[23]~535_combout  & (\my_regfile|data_readRegA[23]~538_combout  & \my_regfile|data_readRegA[23]~543_combout )))

	.dataa(\my_regfile|data_readRegA[23]~553_combout ),
	.datab(\my_regfile|data_readRegA[23]~535_combout ),
	.datac(\my_regfile|data_readRegA[23]~538_combout ),
	.datad(\my_regfile|data_readRegA[23]~543_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~554 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[8].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~554_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[21]~576_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[23]~554_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[21]~576_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[8].mux1|or1~0 .lut_mask = 16'hDF8F;
defparam \my_processor|my_alu|right|second_loop[8].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[8].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[8].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[7].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[8].mux1|or1~1 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|second_loop[8].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[6].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[8].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[4].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[6].mux2|or1~0 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|right|third_loop[6].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[14].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[12].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[16].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[14].mux2|or1~0 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|third_loop[14].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[13]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[13]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ) # ((\my_processor|my_alu|mux4[1]|or1~1_combout )))) # 
// (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (((!\my_processor|my_alu|mux4[1]|or1~1_combout  & \my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datad(\my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[13]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[13]|or1~0 .lut_mask = 16'hADA8;
defparam \my_processor|my_alu|mux4[13]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[9].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|left|second_loop[7].mux1|or1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|left|second_loop[11].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[9].mux2|or1~0 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|left|third_loop[9].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[5].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|mux1_1|and2~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[5].mux3|or1~0 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|left|fourth_loop[5].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ))) 
// # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[13]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[13]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[13]|or1~0_combout  & (\my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout )) # 
// (!\my_processor|my_alu|mux4[13]|or1~0_combout  & ((\my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2~combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (((\my_processor|my_alu|mux4[13]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[13]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[13].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[13]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[13]|or1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux4[13]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[13]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[13]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[13]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[13]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux1[13]|or1~0_combout ),
	.datac(\my_processor|alu_opcode[2]~5_combout ),
	.datad(\my_processor|my_alu|mux4[13]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[13]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[13]|or1~2 .lut_mask = 16'h5404;
defparam \my_processor|my_alu|mux4[13]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder13|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder13|C_out~0_combout  = (\my_regfile|data_readRegA[12]~719_combout  & ((\my_processor|my_alu|csa|adder3|adder12|C_out~0_combout ) # (\my_processor|aluinput[12]~56_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[12]~719_combout  & (\my_processor|my_alu|csa|adder3|adder12|C_out~0_combout  & (\my_processor|aluinput[12]~56_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[12]~56_combout ),
	.datab(\my_regfile|data_readRegA[12]~719_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder12|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder13|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder3|adder13|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder14|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder14|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[13]~720_combout  $ (\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout  $ (\my_processor|aluinput[13]~37_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[13]~720_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout ),
	.datad(\my_processor|aluinput[13]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder14|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder14|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder14|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[13]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[13]|or1~3_combout  = (\my_processor|my_alu|mux4[13]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder14|sum~combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[13]|or1~2_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder14|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[13]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[13]|or1~3 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|mux4[13]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \my_processor|data_writeReg[13]~21 (
// Equation(s):
// \my_processor|data_writeReg[13]~21_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[13]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [13]))))

	.dataa(\my_processor|my_alu|mux4[13]|or1~3_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~21 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \my_regfile|register[6].df|dffe_array[13].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~25 (
// Equation(s):
// \my_regfile|data_readRegA[13]~25_combout  = (\my_regfile|register[6].df|dffe_array[13].df|q~q  & (((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~25 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~26 (
// Equation(s):
// \my_regfile|data_readRegA[13]~26_combout  = (\my_regfile|register[8].df|dffe_array[13].df|q~q  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~26 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~27 (
// Equation(s):
// \my_regfile|data_readRegA[13]~27_combout  = (\my_regfile|data_readRegA[13]~25_combout  & \my_regfile|data_readRegA[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~25_combout ),
	.datad(\my_regfile|data_readRegA[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~27 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~29 (
// Equation(s):
// \my_regfile|data_readRegA[13]~29_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[13].df|q~q  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~29 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~28 (
// Equation(s):
// \my_regfile|data_readRegA[13]~28_combout  = (\my_regfile|register[9].df|dffe_array[13].df|q~q  & (((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~28 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~30 (
// Equation(s):
// \my_regfile|data_readRegA[13]~30_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[13].df|q~q  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~30 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~31 (
// Equation(s):
// \my_regfile|data_readRegA[13]~31_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[13].df|q~q  & ((\my_regfile|register[15].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~31 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~32 (
// Equation(s):
// \my_regfile|data_readRegA[13]~32_combout  = (\my_regfile|data_readRegA[13]~29_combout  & (\my_regfile|data_readRegA[13]~28_combout  & (\my_regfile|data_readRegA[13]~30_combout  & \my_regfile|data_readRegA[13]~31_combout )))

	.dataa(\my_regfile|data_readRegA[13]~29_combout ),
	.datab(\my_regfile|data_readRegA[13]~28_combout ),
	.datac(\my_regfile|data_readRegA[13]~30_combout ),
	.datad(\my_regfile|data_readRegA[13]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~32 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~22 (
// Equation(s):
// \my_regfile|data_readRegA[13]~22_combout  = (\my_regfile|register[1].df|dffe_array[13].df|q~q  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~22 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~23 (
// Equation(s):
// \my_regfile|data_readRegA[13]~23_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~23 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegA[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~24 (
// Equation(s):
// \my_regfile|data_readRegA[13]~24_combout  = (\my_regfile|data_readRegA[13]~22_combout  & (\my_regfile|data_readRegA[13]~23_combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[13]~22_combout ),
	.datad(\my_regfile|data_readRegA[13]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~24 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~38 (
// Equation(s):
// \my_regfile|data_readRegA[13]~38_combout  = (\my_regfile|register[26].df|dffe_array[13].df|q~q  & (((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~38 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~39 (
// Equation(s):
// \my_regfile|data_readRegA[13]~39_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[13].df|q~q  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~39 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~40 (
// Equation(s):
// \my_regfile|data_readRegA[13]~40_combout  = (\my_regfile|register[31].df|dffe_array[13].df|q~q  & (((\my_regfile|register[30].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~40 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~41 (
// Equation(s):
// \my_regfile|data_readRegA[13]~41_combout  = (\my_regfile|data_readRegA[13]~40_combout  & ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[13]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~41 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegA[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~36 (
// Equation(s):
// \my_regfile|data_readRegA[13]~36_combout  = (\my_regfile|register[23].df|dffe_array[13].df|q~q  & (((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~36 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~33 (
// Equation(s):
// \my_regfile|data_readRegA[13]~33_combout  = (\my_regfile|register[17].df|dffe_array[13].df|q~q  & (((\my_regfile|register[18].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~33 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~35 (
// Equation(s):
// \my_regfile|data_readRegA[13]~35_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[13].df|q~q  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~35 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~34 (
// Equation(s):
// \my_regfile|data_readRegA[13]~34_combout  = (\my_regfile|register[20].df|dffe_array[13].df|q~q  & (((\my_regfile|register[19].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~34 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~37 (
// Equation(s):
// \my_regfile|data_readRegA[13]~37_combout  = (\my_regfile|data_readRegA[13]~36_combout  & (\my_regfile|data_readRegA[13]~33_combout  & (\my_regfile|data_readRegA[13]~35_combout  & \my_regfile|data_readRegA[13]~34_combout )))

	.dataa(\my_regfile|data_readRegA[13]~36_combout ),
	.datab(\my_regfile|data_readRegA[13]~33_combout ),
	.datac(\my_regfile|data_readRegA[13]~35_combout ),
	.datad(\my_regfile|data_readRegA[13]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~37 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~42 (
// Equation(s):
// \my_regfile|data_readRegA[13]~42_combout  = (\my_regfile|data_readRegA[13]~38_combout  & (\my_regfile|data_readRegA[13]~39_combout  & (\my_regfile|data_readRegA[13]~41_combout  & \my_regfile|data_readRegA[13]~37_combout )))

	.dataa(\my_regfile|data_readRegA[13]~38_combout ),
	.datab(\my_regfile|data_readRegA[13]~39_combout ),
	.datac(\my_regfile|data_readRegA[13]~41_combout ),
	.datad(\my_regfile|data_readRegA[13]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~42 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~43 (
// Equation(s):
// \my_regfile|data_readRegA[13]~43_combout  = (\my_regfile|data_readRegA[13]~27_combout  & (\my_regfile|data_readRegA[13]~32_combout  & (\my_regfile|data_readRegA[13]~24_combout  & \my_regfile|data_readRegA[13]~42_combout )))

	.dataa(\my_regfile|data_readRegA[13]~27_combout ),
	.datab(\my_regfile|data_readRegA[13]~32_combout ),
	.datac(\my_regfile|data_readRegA[13]~24_combout ),
	.datad(\my_regfile|data_readRegA[13]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~43 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[12].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~110_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|data_readRegA[13]~43_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[13]~43_combout ),
	.datad(\my_regfile|data_readRegA[11]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[12].mux1|or1~0 .lut_mask = 16'hFB73;
defparam \my_processor|my_alu|left|second_loop[12].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[12].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[12].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[13].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[12].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|left|second_loop[12].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[14].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[12].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[16].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[14].mux2|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|third_loop[14].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[18]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[18]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~2_combout ) # ((\my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0_combout )))) # 
// (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (!\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[2].mux3_0|and2~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[14].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[18]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[18]|or1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[18]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[5].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|third_loop[1].mux2|or1~2_combout ),
	.datad(\my_processor|my_alu|right|third_loop[9].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[5].mux3|or1~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|fourth_loop[5].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[18]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[18]|or1~1_combout  = (\my_processor|my_alu|mux4[18]|or1~0_combout  & (((\my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout )) # (!\my_processor|my_alu|mux4[19]|or1~2_combout ))) # 
// (!\my_processor|my_alu|mux4[18]|or1~0_combout  & (\my_processor|my_alu|mux4[19]|or1~2_combout  & (\my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[18]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|third_loop[6].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[18]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[18]|or1~1 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|mux4[18]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[18]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[18]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~0_combout ) # ((\my_processor|my_alu|mux4[18]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (\my_processor|my_alu|mux1[18]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[18]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[18]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[18]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[18]|or1~2 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[18]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder1|w4 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder1|w4~combout  = (\my_processor|my_alu|csa|mux1[16]|or1~1_combout  & ((\my_regfile|data_readRegA[16]~708_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[16]~708_combout ),
	.datac(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder1|w4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder1|w4 .lut_mask = 16'hC0F0;
defparam \my_processor|my_alu|csa|adder2|adder1|w4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder2|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder2|C_out~0_combout  = (\my_regfile|data_readRegA[17]~723_combout  & ((\my_processor|my_alu|csa|adder2|adder1|w4~combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[17]~62_combout )))) # 
// (!\my_regfile|data_readRegA[17]~723_combout  & (\my_processor|my_alu|csa|adder2|adder1|w4~combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[17]~62_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[17]~723_combout ),
	.datac(\my_processor|aluinput[17]~62_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder1|w4~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder2|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder3|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder3|sum~combout  = \my_processor|aluinput[18]~47_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout  $ (\my_regfile|data_readRegA[18]~724_combout )))

	.dataa(\my_processor|aluinput[18]~47_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout ),
	.datad(\my_regfile|data_readRegA[18]~724_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder3|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[18]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[18]|or1~3_combout  = (\my_processor|my_alu|mux4[18]|or1~2_combout  & (((\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[19]|or1~0_combout ))) # (!\my_processor|my_alu|mux4[18]|or1~2_combout  & 
// (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|csa|adder2|adder3|sum~combout ))))

	.dataa(\my_processor|my_alu|mux4[18]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_regfile|data_readRegA[31]~463_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder3|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[18]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[18]|or1~3 .lut_mask = 16'hE6A2;
defparam \my_processor|my_alu|mux4[18]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder2|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder2|C_out~0_combout  = (\my_regfile|data_readRegA[17]~723_combout  & ((\my_regfile|data_readRegA[16]~722_combout ) # ((\my_processor|my_alu|csa|mux1[16]|or1~1_combout ) # (\my_processor|my_alu|csa|mux1[17]|or1~0_combout 
// )))) # (!\my_regfile|data_readRegA[17]~723_combout  & (\my_processor|my_alu|csa|mux1[17]|or1~0_combout  & ((\my_regfile|data_readRegA[16]~722_combout ) # (\my_processor|my_alu|csa|mux1[16]|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_regfile|data_readRegA[17]~723_combout ),
	.datac(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.datad(\my_processor|my_alu|csa|mux1[17]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder2|C_out~0 .lut_mask = 16'hFEC8;
defparam \my_processor|my_alu|csa|adder1|adder2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder3|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder3|sum~combout  = \my_regfile|data_readRegA[18]~724_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[18]~47_combout  $ (\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[18]~724_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[18]~47_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder3|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[18]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[18]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder3|sum~combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|mux4[18]|or1~3_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[18]|or1~3_combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux4[18]|or1~3_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder3|sum~combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[18]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[18]|or1~4 .lut_mask = 16'hE4CC;
defparam \my_processor|my_alu|mux4[18]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~772 (
// Equation(s):
// \my_regfile|data_readRegB[18]~772_combout  = (\my_regfile|data_readRegB[18]~668_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[18]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~772_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~772 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[18]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[19]~646_combout ,\my_regfile|data_readRegB[18]~772_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \my_processor|data_writeReg[18]~26 (
// Equation(s):
// \my_processor|data_writeReg[18]~26_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[18]|or1~4_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [18]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[18]|or1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~26 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \my_regfile|register[29].df|dffe_array[18].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[18]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~666 (
// Equation(s):
// \my_regfile|data_readRegB[18]~666_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[18].df|q~q  & ((\my_regfile|register[30].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~666 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~667 (
// Equation(s):
// \my_regfile|data_readRegB[18]~667_combout  = (\my_regfile|data_readRegB[18]~666_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[18]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~667 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegB[18]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~658 (
// Equation(s):
// \my_regfile|data_readRegB[18]~658_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[18].df|q~q  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d1|d3|and1~combout ),
	.datad(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~658 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[18]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~661 (
// Equation(s):
// \my_regfile|data_readRegB[18]~661_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[18].df|q~q  & ((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~661 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~659 (
// Equation(s):
// \my_regfile|data_readRegB[18]~659_combout  = (\my_regfile|register[20].df|dffe_array[18].df|q~q  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|d1|d3|and3~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~659 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[18]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~660 (
// Equation(s):
// \my_regfile|data_readRegB[18]~660_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[18].df|q~q  & ((\my_regfile|register[21].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~660 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[18]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~662 (
// Equation(s):
// \my_regfile|data_readRegB[18]~662_combout  = (\my_regfile|data_readRegB[18]~658_combout  & (\my_regfile|data_readRegB[18]~661_combout  & (\my_regfile|data_readRegB[18]~659_combout  & \my_regfile|data_readRegB[18]~660_combout )))

	.dataa(\my_regfile|data_readRegB[18]~658_combout ),
	.datab(\my_regfile|data_readRegB[18]~661_combout ),
	.datac(\my_regfile|data_readRegB[18]~659_combout ),
	.datad(\my_regfile|data_readRegB[18]~660_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~662 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~664 (
// Equation(s):
// \my_regfile|data_readRegB[18]~664_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[18].df|q~q  & ((\my_regfile|register[28].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~664 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~663 (
// Equation(s):
// \my_regfile|data_readRegB[18]~663_combout  = (\my_processor|ctrl_readRegB[2]~16_combout ) # (((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and1~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_regfile|d1|d0|and1~5_combout ),
	.datac(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~663 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[18]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~665 (
// Equation(s):
// \my_regfile|data_readRegB[18]~665_combout  = (\my_regfile|data_readRegB[18]~664_combout  & (\my_regfile|data_readRegB[18]~663_combout  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|data_readRegB[18]~664_combout ),
	.datac(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegB[18]~663_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~665 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[18]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~651 (
// Equation(s):
// \my_regfile|data_readRegB[18]~651_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[18].df|q~q  & ((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~651 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~650 (
// Equation(s):
// \my_regfile|data_readRegB[18]~650_combout  = (\my_regfile|register[5].df|dffe_array[18].df|q~q  & (((\my_regfile|register[6].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~650 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~653 (
// Equation(s):
// \my_regfile|data_readRegB[18]~653_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[18].df|q~q  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~653 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~655 (
// Equation(s):
// \my_regfile|data_readRegB[18]~655_combout  = (\my_regfile|register[16].df|dffe_array[18].df|q~q  & (((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~655 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~654 (
// Equation(s):
// \my_regfile|data_readRegB[18]~654_combout  = (\my_regfile|register[14].df|dffe_array[18].df|q~q  & (((\my_regfile|register[13].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~654 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~652 (
// Equation(s):
// \my_regfile|data_readRegB[18]~652_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[18].df|q~q  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~652 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~656 (
// Equation(s):
// \my_regfile|data_readRegB[18]~656_combout  = (\my_regfile|data_readRegB[18]~653_combout  & (\my_regfile|data_readRegB[18]~655_combout  & (\my_regfile|data_readRegB[18]~654_combout  & \my_regfile|data_readRegB[18]~652_combout )))

	.dataa(\my_regfile|data_readRegB[18]~653_combout ),
	.datab(\my_regfile|data_readRegB[18]~655_combout ),
	.datac(\my_regfile|data_readRegB[18]~654_combout ),
	.datad(\my_regfile|data_readRegB[18]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~656 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~647 (
// Equation(s):
// \my_regfile|data_readRegB[18]~647_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[18].df|q~q  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~647 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~648 (
// Equation(s):
// \my_regfile|data_readRegB[18]~648_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~648 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[18]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~649 (
// Equation(s):
// \my_regfile|data_readRegB[18]~649_combout  = (\my_regfile|data_readRegB[18]~647_combout  & (\my_regfile|data_readRegB[18]~648_combout  & ((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[18]~647_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegB[18]~648_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~649 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[18]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~657 (
// Equation(s):
// \my_regfile|data_readRegB[18]~657_combout  = (\my_regfile|data_readRegB[18]~651_combout  & (\my_regfile|data_readRegB[18]~650_combout  & (\my_regfile|data_readRegB[18]~656_combout  & \my_regfile|data_readRegB[18]~649_combout )))

	.dataa(\my_regfile|data_readRegB[18]~651_combout ),
	.datab(\my_regfile|data_readRegB[18]~650_combout ),
	.datac(\my_regfile|data_readRegB[18]~656_combout ),
	.datad(\my_regfile|data_readRegB[18]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~657 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~668 (
// Equation(s):
// \my_regfile|data_readRegB[18]~668_combout  = (\my_regfile|data_readRegB[18]~667_combout  & (\my_regfile|data_readRegB[18]~662_combout  & (\my_regfile|data_readRegB[18]~665_combout  & \my_regfile|data_readRegB[18]~657_combout )))

	.dataa(\my_regfile|data_readRegB[18]~667_combout ),
	.datab(\my_regfile|data_readRegB[18]~662_combout ),
	.datac(\my_regfile|data_readRegB[18]~665_combout ),
	.datad(\my_regfile|data_readRegB[18]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~668 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \my_processor|aluinput[18]~47 (
// Equation(s):
// \my_processor|aluinput[18]~47_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[18]~668_combout ) # 
// (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[18]~668_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[18]~47 .lut_mask = 16'hAFA3;
defparam \my_processor|aluinput[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder3|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder3|C_out~0_combout  = (\my_regfile|data_readRegA[18]~724_combout  & ((\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[18]~47_combout )))) # 
// (!\my_regfile|data_readRegA[18]~724_combout  & (\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[18]~47_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[18]~47_combout ),
	.datac(\my_regfile|data_readRegA[18]~724_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder3|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder4|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder4|sum~combout  = \my_processor|my_alu|csa|adder2|adder3|C_out~0_combout  $ (\my_regfile|data_readRegA[19]~725_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[19]~60_combout )))

	.dataa(\my_processor|my_alu|csa|adder2|adder3|C_out~0_combout ),
	.datab(\my_regfile|data_readRegA[19]~725_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|aluinput[19]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder4|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \my_processor|my_alu|mux1[19]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[19]|or1~0_combout  = (\my_processor|aluinput[19]~60_combout  & ((\my_regfile|data_readRegA[19]~725_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[19]~60_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_regfile|data_readRegA[19]~725_combout  & \my_processor|alu_opcode~10_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|aluinput[19]~60_combout ),
	.datac(\my_regfile|data_readRegA[19]~725_combout ),
	.datad(\my_processor|alu_opcode~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[19]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[19]|or1~0 .lut_mask = 16'hD4C0;
defparam \my_processor|my_alu|mux1[19]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout  = (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & ((\my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ) # 
// ((\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_processor|my_alu|left|second_loop[1].mux1|or1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datad(\my_processor|my_alu|left|second_loop[1].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0 .lut_mask = 16'hF020;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[4].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[4].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~463_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~463_combout ),
	.datad(\my_processor|my_alu|right|second_loop[2].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[4].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[4].mux3|or1~0 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|right|fourth_loop[4].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[4].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout  = (\my_processor|my_alu|right|fourth_loop[4].mux3|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|fourth_loop[4].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[8].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[4].mux3|or1~1 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|right|fourth_loop[4].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~3_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & (\my_processor|my_alu|mux4[19]|or1~2_combout )) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~2_combout  & 
// (\my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout )) # (!\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|third_loop[7].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[15].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~3 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[19]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~4_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~3_combout  & ((\my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout ))) # 
// (!\my_processor|my_alu|mux4[19]|or1~3_combout  & (\my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[19]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[19]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~4 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[19]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~5_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & (\my_processor|my_alu|mux4[7]|or1~1_combout )) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// ((\my_processor|my_alu|mux4[19]|or1~4_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[19]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux1[19]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[19]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~5 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[19]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~6_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[19]|or1~5_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[19]|or1~5_combout  & 
// ((\my_processor|my_alu|csa|adder2|adder4|sum~combout ))))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[19]|or1~5_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder4|sum~combout ),
	.datad(\my_processor|my_alu|mux4[19]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~6 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|mux4[19]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder3|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder3|C_out~0_combout  = (\my_regfile|data_readRegA[18]~724_combout  & ((\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[18]~47_combout )))) # 
// (!\my_regfile|data_readRegA[18]~724_combout  & (\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[18]~47_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[18]~724_combout ),
	.datac(\my_processor|aluinput[18]~47_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder3|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder4|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder4|sum~combout  = \my_processor|my_alu|csa|adder1|adder3|C_out~0_combout  $ (\my_regfile|data_readRegA[19]~725_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[19]~60_combout )))

	.dataa(\my_processor|my_alu|csa|adder1|adder3|C_out~0_combout ),
	.datab(\my_regfile|data_readRegA[19]~725_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|aluinput[19]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder4|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[19]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[19]|or1~7_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder4|sum~combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|mux4[19]|or1~6_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[19]|or1~6_combout ))

	.dataa(\my_processor|my_alu|mux4[19]|or1~6_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder4|sum~combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[19]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[19]|or1~7 .lut_mask = 16'hE2AA;
defparam \my_processor|my_alu|mux4[19]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_processor|data_writeReg[19]~27 (
// Equation(s):
// \my_processor|data_writeReg[19]~27_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[19]|or1~7_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [19]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~7_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~27 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \my_regfile|register[3].df|dffe_array[19].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~621 (
// Equation(s):
// \my_regfile|data_readRegA[19]~621_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[19].df|q~q  & ((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~621 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~622 (
// Equation(s):
// \my_regfile|data_readRegA[19]~622_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~622 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegA[19]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~623 (
// Equation(s):
// \my_regfile|data_readRegA[19]~623_combout  = (\my_regfile|data_readRegA[19]~621_combout  & (\my_regfile|data_readRegA[19]~622_combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|data_readRegA[19]~621_combout ),
	.datad(\my_regfile|data_readRegA[19]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~623 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[19]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~624 (
// Equation(s):
// \my_regfile|data_readRegA[19]~624_combout  = (\my_regfile|register[6].df|dffe_array[19].df|q~q  & (((\my_regfile|register[5].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~624 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~625 (
// Equation(s):
// \my_regfile|data_readRegA[19]~625_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[19].df|q~q  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~625 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~626 (
// Equation(s):
// \my_regfile|data_readRegA[19]~626_combout  = (\my_regfile|data_readRegA[19]~624_combout  & \my_regfile|data_readRegA[19]~625_combout )

	.dataa(\my_regfile|data_readRegA[19]~624_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[19]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~626 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegA[19]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~627 (
// Equation(s):
// \my_regfile|data_readRegA[19]~627_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~627 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~628 (
// Equation(s):
// \my_regfile|data_readRegA[19]~628_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[19].df|q~q  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~628 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~629 (
// Equation(s):
// \my_regfile|data_readRegA[19]~629_combout  = (\my_regfile|register[14].df|dffe_array[19].df|q~q  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d2|and6~combout ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~629 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[19]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~630 (
// Equation(s):
// \my_regfile|data_readRegA[19]~630_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~630 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~631 (
// Equation(s):
// \my_regfile|data_readRegA[19]~631_combout  = (\my_regfile|data_readRegA[19]~627_combout  & (\my_regfile|data_readRegA[19]~628_combout  & (\my_regfile|data_readRegA[19]~629_combout  & \my_regfile|data_readRegA[19]~630_combout )))

	.dataa(\my_regfile|data_readRegA[19]~627_combout ),
	.datab(\my_regfile|data_readRegA[19]~628_combout ),
	.datac(\my_regfile|data_readRegA[19]~629_combout ),
	.datad(\my_regfile|data_readRegA[19]~630_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~631 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~638 (
// Equation(s):
// \my_regfile|data_readRegA[19]~638_combout  = (\my_regfile|register[28].df|dffe_array[19].df|q~q  & (((\my_regfile|register[27].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~638 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~637 (
// Equation(s):
// \my_regfile|data_readRegA[19]~637_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[19].df|q~q  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~637 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~639 (
// Equation(s):
// \my_regfile|data_readRegA[19]~639_combout  = (\my_regfile|register[31].df|dffe_array[19].df|q~q  & (((\my_regfile|register[30].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~639 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~640 (
// Equation(s):
// \my_regfile|data_readRegA[19]~640_combout  = (\my_regfile|data_readRegA[19]~639_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~639_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~640 .lut_mask = 16'hF050;
defparam \my_regfile|data_readRegA[19]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~633 (
// Equation(s):
// \my_regfile|data_readRegA[19]~633_combout  = (\my_regfile|register[20].df|dffe_array[19].df|q~q  & (((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~633 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[19]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~632 (
// Equation(s):
// \my_regfile|data_readRegA[19]~632_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[19].df|q~q  & ((\my_regfile|register[17].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~632 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~634 (
// Equation(s):
// \my_regfile|data_readRegA[19]~634_combout  = (\my_regfile|register[22].df|dffe_array[19].df|q~q  & (((\my_regfile|register[21].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~634 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~635 (
// Equation(s):
// \my_regfile|data_readRegA[19]~635_combout  = (\my_regfile|register[24].df|dffe_array[19].df|q~q  & (((\my_regfile|register[23].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~635 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~636 (
// Equation(s):
// \my_regfile|data_readRegA[19]~636_combout  = (\my_regfile|data_readRegA[19]~633_combout  & (\my_regfile|data_readRegA[19]~632_combout  & (\my_regfile|data_readRegA[19]~634_combout  & \my_regfile|data_readRegA[19]~635_combout )))

	.dataa(\my_regfile|data_readRegA[19]~633_combout ),
	.datab(\my_regfile|data_readRegA[19]~632_combout ),
	.datac(\my_regfile|data_readRegA[19]~634_combout ),
	.datad(\my_regfile|data_readRegA[19]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~636 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~641 (
// Equation(s):
// \my_regfile|data_readRegA[19]~641_combout  = (\my_regfile|data_readRegA[19]~638_combout  & (\my_regfile|data_readRegA[19]~637_combout  & (\my_regfile|data_readRegA[19]~640_combout  & \my_regfile|data_readRegA[19]~636_combout )))

	.dataa(\my_regfile|data_readRegA[19]~638_combout ),
	.datab(\my_regfile|data_readRegA[19]~637_combout ),
	.datac(\my_regfile|data_readRegA[19]~640_combout ),
	.datad(\my_regfile|data_readRegA[19]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~641 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~642 (
// Equation(s):
// \my_regfile|data_readRegA[19]~642_combout  = (\my_regfile|data_readRegA[19]~623_combout  & (\my_regfile|data_readRegA[19]~626_combout  & (\my_regfile|data_readRegA[19]~631_combout  & \my_regfile|data_readRegA[19]~641_combout )))

	.dataa(\my_regfile|data_readRegA[19]~623_combout ),
	.datab(\my_regfile|data_readRegA[19]~626_combout ),
	.datac(\my_regfile|data_readRegA[19]~631_combout ),
	.datad(\my_regfile|data_readRegA[19]~641_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~642 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~725 (
// Equation(s):
// \my_regfile|data_readRegA[19]~725_combout  = (\my_regfile|data_readRegA[19]~642_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[19]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~725 .lut_mask = 16'hFF33;
defparam \my_regfile|data_readRegA[19]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder4|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder4|C_out~0_combout  = (\my_regfile|data_readRegA[19]~725_combout  & ((\my_processor|my_alu|csa|adder1|adder3|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[19]~60_combout )))) # 
// (!\my_regfile|data_readRegA[19]~725_combout  & (\my_processor|my_alu|csa|adder1|adder3|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[19]~60_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[19]~725_combout ),
	.datac(\my_processor|aluinput[19]~60_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder3|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder4|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder1|adder4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder5|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder5|sum~combout  = \my_regfile|data_readRegA[20]~726_combout  $ (\my_processor|aluinput[20]~46_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[20]~726_combout ),
	.datab(\my_processor|aluinput[20]~46_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder5|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder5|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder5|sum~combout  = \my_regfile|data_readRegA[20]~726_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[20]~46_combout  $ (\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[20]~726_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[20]~46_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder5|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \my_processor|my_alu|mux1[20]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[20]|or1~0_combout  = (\my_processor|aluinput[20]~46_combout  & ((\my_regfile|data_readRegA[20]~726_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[20]~46_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[20]~726_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[20]~46_combout ),
	.datad(\my_regfile|data_readRegA[20]~726_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[20]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[20]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[20]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[3].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[3].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|data_readRegA[31]~463_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ) # ((\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|right|second_loop[1].mux1|or1~0_combout ),
	.datab(\my_processor|my_alu|right|second_loop[1].mux1|or1~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[3].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[3].mux3|or1~0 .lut_mask = 16'hFE0E;
defparam \my_processor|my_alu|right|fourth_loop[3].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[3].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|right|fourth_loop[3].mux3|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|fourth_loop[3].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[7].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[3].mux3|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|right|fourth_loop[3].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[18].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[18].mux1|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|left|second_loop[19].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[18].mux1|or1~1 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|left|second_loop[18].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[14].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[15].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[14].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[14].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[14].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[16].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[16].mux2|or1~0 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|left|third_loop[16].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[20]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[20]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[19]|or1~2_combout ) # (\my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0_combout )))) # 
// (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (\my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout  & (!\my_processor|my_alu|mux4[19]|or1~2_combout )))

	.dataa(\my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fourth_loop[4].mux3_0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[20]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[20]|or1~0 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|mux4[20]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[20]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[20]|or1~1_combout  = (\my_processor|my_alu|mux4[19]|or1~2_combout  & ((\my_processor|my_alu|mux4[20]|or1~0_combout  & ((\my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout ))) # 
// (!\my_processor|my_alu|mux4[20]|or1~0_combout  & (\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~2_combout  & (((\my_processor|my_alu|mux4[20]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datab(\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[20]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[20]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[20]|or1~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[20]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[20]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[20]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & ((\my_processor|my_alu|mux4[19]|or1~0_combout ) # ((\my_processor|my_alu|mux4[20]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (\my_processor|my_alu|mux1[20]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[20]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[20]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[20]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[20]|or1~2 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[20]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[20]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[20]|or1~3_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[20]|or1~2_combout  & ((\my_regfile|data_readRegA[31]~463_combout ))) # (!\my_processor|my_alu|mux4[20]|or1~2_combout  & 
// (\my_processor|my_alu|csa|adder2|adder5|sum~combout )))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[20]|or1~2_combout ))))

	.dataa(\my_processor|my_alu|csa|adder2|adder5|sum~combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[20]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[20]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[20]|or1~3 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|mux4[20]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[20]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[20]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder5|sum~combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|mux4[20]|or1~3_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (((\my_processor|my_alu|mux4[20]|or1~3_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder5|sum~combout ),
	.datad(\my_processor|my_alu|mux4[20]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[20]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[20]|or1~4 .lut_mask = 16'hF780;
defparam \my_processor|my_alu|mux4[20]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~773 (
// Equation(s):
// \my_regfile|data_readRegB[21]~773_combout  = (\my_regfile|data_readRegB[21]~602_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[21]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~773_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~773 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegB[21]~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[21]~773_combout ,\my_regfile|data_readRegB[20]~796_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[20]~28 (
// Equation(s):
// \my_processor|data_writeReg[20]~28_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[20]|or1~4_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [20]))))

	.dataa(\my_processor|my_alu|mux4[20]|or1~4_combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|cmp3|ad4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~28 .lut_mask = 16'h2F20;
defparam \my_processor|data_writeReg[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N29
dffeas \my_regfile|register[10].df|dffe_array[20].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~609 (
// Equation(s):
// \my_regfile|data_readRegB[20]~609_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[20].df|q~q  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~609 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~610 (
// Equation(s):
// \my_regfile|data_readRegB[20]~610_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[20].df|q~q  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~610 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~611 (
// Equation(s):
// \my_regfile|data_readRegB[20]~611_combout  = (\my_regfile|register[13].df|dffe_array[20].df|q~q  & (((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~611 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[20]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~612 (
// Equation(s):
// \my_regfile|data_readRegB[20]~612_combout  = (\my_regfile|register[15].df|dffe_array[20].df|q~q  & ((\my_regfile|register[16].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~612 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[20]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~613 (
// Equation(s):
// \my_regfile|data_readRegB[20]~613_combout  = (\my_regfile|data_readRegB[20]~609_combout  & (\my_regfile|data_readRegB[20]~610_combout  & (\my_regfile|data_readRegB[20]~611_combout  & \my_regfile|data_readRegB[20]~612_combout )))

	.dataa(\my_regfile|data_readRegB[20]~609_combout ),
	.datab(\my_regfile|data_readRegB[20]~610_combout ),
	.datac(\my_regfile|data_readRegB[20]~611_combout ),
	.datad(\my_regfile|data_readRegB[20]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~613 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~607 (
// Equation(s):
// \my_regfile|data_readRegB[20]~607_combout  = ((\my_regfile|register[7].df|dffe_array[20].df|q~q ) # ((!\my_processor|ctrl_readRegB[0]~17_combout ) # (!\my_regfile|d1|d1|and4~2_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~607 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[20]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~606 (
// Equation(s):
// \my_regfile|data_readRegB[20]~606_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[20].df|q~q  & ((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~606 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~608 (
// Equation(s):
// \my_regfile|data_readRegB[20]~608_combout  = (\my_regfile|data_readRegB[20]~607_combout  & (\my_regfile|data_readRegB[20]~606_combout  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[20]~607_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|data_readRegB[20]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~608 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[20]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~604 (
// Equation(s):
// \my_regfile|data_readRegB[20]~604_combout  = ((\my_processor|ctrl_readRegB[1]~15_combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_processor|ctrl_readRegB[1]~15_combout  & 
// (\my_processor|ctrl_readRegB[0]~17_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~604 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[20]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~603 (
// Equation(s):
// \my_regfile|data_readRegB[20]~603_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[20].df|q~q  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~603 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[20]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~605 (
// Equation(s):
// \my_regfile|data_readRegB[20]~605_combout  = (\my_regfile|data_readRegB[20]~604_combout  & (\my_regfile|data_readRegB[20]~603_combout  & ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[20]~604_combout ),
	.datad(\my_regfile|data_readRegB[20]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~605 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[20]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~619 (
// Equation(s):
// \my_regfile|data_readRegB[20]~619_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[20].df|q~q  & ((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~619 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~620 (
// Equation(s):
// \my_regfile|data_readRegB[20]~620_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[20].df|q~q  & ((\my_regfile|register[28].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~620 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~621 (
// Equation(s):
// \my_regfile|data_readRegB[20]~621_combout  = (\my_regfile|register[31].df|dffe_array[20].df|q~q  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~621 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[20]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~622 (
// Equation(s):
// \my_regfile|data_readRegB[20]~622_combout  = (\my_regfile|data_readRegB[20]~621_combout  & ((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|data_readRegB[20]~621_combout ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~622 .lut_mask = 16'h8C8C;
defparam \my_regfile|data_readRegB[20]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~615 (
// Equation(s):
// \my_regfile|data_readRegB[20]~615_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[20].df|q~q  & ((\my_regfile|register[20].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~615 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~617 (
// Equation(s):
// \my_regfile|data_readRegB[20]~617_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[20].df|q~q  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~617 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~616 (
// Equation(s):
// \my_regfile|data_readRegB[20]~616_combout  = (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d3|and6~combout ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~616 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[20]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~614 (
// Equation(s):
// \my_regfile|data_readRegB[20]~614_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[20].df|q~q  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~614 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~618 (
// Equation(s):
// \my_regfile|data_readRegB[20]~618_combout  = (\my_regfile|data_readRegB[20]~615_combout  & (\my_regfile|data_readRegB[20]~617_combout  & (\my_regfile|data_readRegB[20]~616_combout  & \my_regfile|data_readRegB[20]~614_combout )))

	.dataa(\my_regfile|data_readRegB[20]~615_combout ),
	.datab(\my_regfile|data_readRegB[20]~617_combout ),
	.datac(\my_regfile|data_readRegB[20]~616_combout ),
	.datad(\my_regfile|data_readRegB[20]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~618 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~623 (
// Equation(s):
// \my_regfile|data_readRegB[20]~623_combout  = (\my_regfile|data_readRegB[20]~619_combout  & (\my_regfile|data_readRegB[20]~620_combout  & (\my_regfile|data_readRegB[20]~622_combout  & \my_regfile|data_readRegB[20]~618_combout )))

	.dataa(\my_regfile|data_readRegB[20]~619_combout ),
	.datab(\my_regfile|data_readRegB[20]~620_combout ),
	.datac(\my_regfile|data_readRegB[20]~622_combout ),
	.datad(\my_regfile|data_readRegB[20]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~623 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~624 (
// Equation(s):
// \my_regfile|data_readRegB[20]~624_combout  = (\my_regfile|data_readRegB[20]~613_combout  & (\my_regfile|data_readRegB[20]~608_combout  & (\my_regfile|data_readRegB[20]~605_combout  & \my_regfile|data_readRegB[20]~623_combout )))

	.dataa(\my_regfile|data_readRegB[20]~613_combout ),
	.datab(\my_regfile|data_readRegB[20]~608_combout ),
	.datac(\my_regfile|data_readRegB[20]~605_combout ),
	.datad(\my_regfile|data_readRegB[20]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~624 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~796 (
// Equation(s):
// \my_regfile|data_readRegB[20]~796_combout  = (\my_regfile|data_readRegB[20]~624_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[20]~624_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~796_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~796 .lut_mask = 16'hCCFF;
defparam \my_regfile|data_readRegB[20]~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder6|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder6|sum~combout  = \my_regfile|data_readRegA[21]~727_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout  $ (\my_processor|aluinput[21]~45_combout )))

	.dataa(\my_regfile|data_readRegA[21]~727_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder5|C_out~0_combout ),
	.datad(\my_processor|aluinput[21]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder6|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|mux1[21]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[21]|or1~0_combout  = (\my_regfile|data_readRegA[21]~727_combout  & ((\my_processor|aluinput[21]~45_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[21]~727_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[21]~45_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[21]~727_combout ),
	.datad(\my_processor|aluinput[21]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[21]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[21]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[21]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[2].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[2].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|mux4[1]|or1~3_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # 
// (!\my_processor|my_alu|mux4[1]|or1~3_combout  & ((\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~3_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|right|first_loop[1].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[2].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[2].mux3|or1~0 .lut_mask = 16'hD080;
defparam \my_processor|my_alu|right|fourth_loop[2].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[2].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout  = (\my_processor|my_alu|right|fourth_loop[2].mux3|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|right|fourth_loop[2].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[6].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[2].mux3|or1~1 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|right|fourth_loop[2].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|mux1_1|and2~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[3].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[17].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|left|second_loop[15].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|second_loop[19].mux1|or1~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[17].mux2|or1~0 .lut_mask = 16'hCCF0;
defparam \my_processor|my_alu|left|third_loop[17].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[21]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[21]|or1~0_combout  = (\my_processor|my_alu|mux4[19]|or1~2_combout  & (((\my_processor|my_alu|mux4[19]|or1~1_combout ) # (\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[19]|or1~2_combout  & (\my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout  & (!\my_processor|my_alu|mux4[19]|or1~1_combout )))

	.dataa(\my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~2_combout ),
	.datac(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datad(\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[21]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[21]|or1~0 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|mux4[21]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[21]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[21]|or1~1_combout  = (\my_processor|my_alu|mux4[19]|or1~1_combout  & ((\my_processor|my_alu|mux4[21]|or1~0_combout  & (\my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout )) # 
// (!\my_processor|my_alu|mux4[21]|or1~0_combout  & ((\my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout ))))) # (!\my_processor|my_alu|mux4[19]|or1~1_combout  & (((\my_processor|my_alu|mux4[21]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~1_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout ),
	.datad(\my_processor|my_alu|mux4[21]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[21]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[21]|or1~1 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|mux4[21]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[21]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[21]|or1~2_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[7]|or1~1_combout )))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// ((\my_processor|my_alu|mux4[21]|or1~1_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[21]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux1[21]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[21]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[21]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[21]|or1~2 .lut_mask = 16'hF2C2;
defparam \my_processor|my_alu|mux4[21]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[21]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[21]|or1~3_combout  = (\my_processor|my_alu|mux4[19]|or1~0_combout  & ((\my_processor|my_alu|mux4[21]|or1~2_combout  & ((\my_regfile|data_readRegA[31]~463_combout ))) # (!\my_processor|my_alu|mux4[21]|or1~2_combout  & 
// (\my_processor|my_alu|csa|adder2|adder6|sum~combout )))) # (!\my_processor|my_alu|mux4[19]|or1~0_combout  & (((\my_processor|my_alu|mux4[21]|or1~2_combout ))))

	.dataa(\my_processor|my_alu|csa|adder2|adder6|sum~combout ),
	.datab(\my_processor|my_alu|mux4[19]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[21]|or1~2_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[21]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[21]|or1~3 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|mux4[21]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder6|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder6|sum~combout  = \my_regfile|data_readRegA[21]~727_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout  $ (\my_processor|aluinput[21]~45_combout )))

	.dataa(\my_regfile|data_readRegA[21]~727_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder5|C_out~0_combout ),
	.datad(\my_processor|aluinput[21]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder6|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[21]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[21]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder6|sum~combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|mux4[21]|or1~3_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[21]|or1~3_combout ))

	.dataa(\my_processor|my_alu|mux4[21]|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder6|sum~combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[21]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[21]|or1~4 .lut_mask = 16'hE2AA;
defparam \my_processor|my_alu|mux4[21]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \my_processor|data_writeReg[21]~29 (
// Equation(s):
// \my_processor|data_writeReg[21]~29_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & ((\my_processor|my_alu|mux4[21]|or1~4_combout )))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [21]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|my_alu|mux4[21]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~29 .lut_mask = 16'h7430;
defparam \my_processor|data_writeReg[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \my_regfile|register[6].df|dffe_array[21].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~558 (
// Equation(s):
// \my_regfile|data_readRegA[21]~558_combout  = (\my_regfile|register[6].df|dffe_array[21].df|q~q  & (((\my_regfile|register[5].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~558 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[21]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~559 (
// Equation(s):
// \my_regfile|data_readRegA[21]~559_combout  = (\my_regfile|register[7].df|dffe_array[21].df|q~q  & (((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~559 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~560 (
// Equation(s):
// \my_regfile|data_readRegA[21]~560_combout  = (\my_regfile|data_readRegA[21]~558_combout  & \my_regfile|data_readRegA[21]~559_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~558_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[21]~559_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~560 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[21]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~556 (
// Equation(s):
// \my_regfile|data_readRegA[21]~556_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~556 .lut_mask = 16'h0F03;
defparam \my_regfile|data_readRegA[21]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~555 (
// Equation(s):
// \my_regfile|data_readRegA[21]~555_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[21].df|q~q  & ((\my_regfile|register[2].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~555 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~557 (
// Equation(s):
// \my_regfile|data_readRegA[21]~557_combout  = (\my_regfile|data_readRegA[21]~556_combout  & (\my_regfile|data_readRegA[21]~555_combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[21]~556_combout ),
	.datad(\my_regfile|data_readRegA[21]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~557 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[21]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~563 (
// Equation(s):
// \my_regfile|data_readRegA[21]~563_combout  = (\my_regfile|register[13].df|dffe_array[21].df|q~q  & (((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~563 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~564 (
// Equation(s):
// \my_regfile|data_readRegA[21]~564_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[21].df|q~q  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~564 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~561 (
// Equation(s):
// \my_regfile|data_readRegA[21]~561_combout  = (\my_regfile|register[9].df|dffe_array[21].df|q~q  & (((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~561 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~562 (
// Equation(s):
// \my_regfile|data_readRegA[21]~562_combout  = (\my_regfile|register[11].df|dffe_array[21].df|q~q  & (((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~562 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~565 (
// Equation(s):
// \my_regfile|data_readRegA[21]~565_combout  = (\my_regfile|data_readRegA[21]~563_combout  & (\my_regfile|data_readRegA[21]~564_combout  & (\my_regfile|data_readRegA[21]~561_combout  & \my_regfile|data_readRegA[21]~562_combout )))

	.dataa(\my_regfile|data_readRegA[21]~563_combout ),
	.datab(\my_regfile|data_readRegA[21]~564_combout ),
	.datac(\my_regfile|data_readRegA[21]~561_combout ),
	.datad(\my_regfile|data_readRegA[21]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~565 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~572 (
// Equation(s):
// \my_regfile|data_readRegA[21]~572_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[21].df|q~q  & ((\my_regfile|register[27].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~572 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~571 (
// Equation(s):
// \my_regfile|data_readRegA[21]~571_combout  = (\my_regfile|register[25].df|dffe_array[21].df|q~q  & (((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~571 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~573 (
// Equation(s):
// \my_regfile|data_readRegA[21]~573_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[21].df|q~q  & ((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~573 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~574 (
// Equation(s):
// \my_regfile|data_readRegA[21]~574_combout  = (\my_regfile|data_readRegA[21]~573_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~573_combout ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~574 .lut_mask = 16'hCC0C;
defparam \my_regfile|data_readRegA[21]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~568 (
// Equation(s):
// \my_regfile|data_readRegA[21]~568_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[21].df|q~q  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~568 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[21]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~569 (
// Equation(s):
// \my_regfile|data_readRegA[21]~569_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[21].df|q~q  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~569 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~567 (
// Equation(s):
// \my_regfile|data_readRegA[21]~567_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[21].df|q~q  & ((\my_regfile|register[19].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~567 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~566 (
// Equation(s):
// \my_regfile|data_readRegA[21]~566_combout  = (\my_regfile|register[18].df|dffe_array[21].df|q~q  & ((\my_regfile|register[17].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d3|and2~combout ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~566 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[21]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~570 (
// Equation(s):
// \my_regfile|data_readRegA[21]~570_combout  = (\my_regfile|data_readRegA[21]~568_combout  & (\my_regfile|data_readRegA[21]~569_combout  & (\my_regfile|data_readRegA[21]~567_combout  & \my_regfile|data_readRegA[21]~566_combout )))

	.dataa(\my_regfile|data_readRegA[21]~568_combout ),
	.datab(\my_regfile|data_readRegA[21]~569_combout ),
	.datac(\my_regfile|data_readRegA[21]~567_combout ),
	.datad(\my_regfile|data_readRegA[21]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~570 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~575 (
// Equation(s):
// \my_regfile|data_readRegA[21]~575_combout  = (\my_regfile|data_readRegA[21]~572_combout  & (\my_regfile|data_readRegA[21]~571_combout  & (\my_regfile|data_readRegA[21]~574_combout  & \my_regfile|data_readRegA[21]~570_combout )))

	.dataa(\my_regfile|data_readRegA[21]~572_combout ),
	.datab(\my_regfile|data_readRegA[21]~571_combout ),
	.datac(\my_regfile|data_readRegA[21]~574_combout ),
	.datad(\my_regfile|data_readRegA[21]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~575 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~576 (
// Equation(s):
// \my_regfile|data_readRegA[21]~576_combout  = (\my_regfile|data_readRegA[21]~560_combout  & (\my_regfile|data_readRegA[21]~557_combout  & (\my_regfile|data_readRegA[21]~565_combout  & \my_regfile|data_readRegA[21]~575_combout )))

	.dataa(\my_regfile|data_readRegA[21]~560_combout ),
	.datab(\my_regfile|data_readRegA[21]~557_combout ),
	.datac(\my_regfile|data_readRegA[21]~565_combout ),
	.datad(\my_regfile|data_readRegA[21]~575_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~576 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[22].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[21]~576_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[23]~554_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[21]~576_combout ),
	.datad(\my_regfile|data_readRegA[23]~554_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[22].mux1|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|second_loop[22].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[21].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[21].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[21].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|second_loop[21].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[19].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|second_loop[21].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[17].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[19].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|third_loop[19].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
cycloneive_lcell_comb \my_processor|my_alu|left|first_loop[28].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~531_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[29]~485_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[28]~531_combout ),
	.datad(\my_regfile|data_readRegA[29]~485_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|first_loop[28].mux0|or1~0 .lut_mask = 16'hF7B3;
defparam \my_processor|my_alu|left|first_loop[28].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[30]~509_combout ))))

	.dataa(\my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[30]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~2 .lut_mask = 16'hACA0;
defparam \my_processor|my_alu|mux4[31]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|mux4[31]|or1~2_combout )))))

	.dataa(\my_processor|my_alu|left|second_loop[25].mux1|or1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|mux4[31]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~3 .lut_mask = 16'h0B08;
defparam \my_processor|my_alu|mux4[31]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux4[31]|or1~3_combout ) # ((\my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout  & 
// \my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|left|third_loop[19].mux2|or1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|mux4[31]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~4 .lut_mask = 16'h5540;
defparam \my_processor|my_alu|mux4[31]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[7].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[1].mux1|or1~2_combout ),
	.datad(\my_processor|my_alu|left|second_loop[5].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[7].mux3|or1~0 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|left|fourth_loop[7].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[7].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~5_combout  = (!\my_processor|alu_opcode[0]~4_combout  & ((\my_processor|my_alu|mux4[31]|or1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// \my_processor|my_alu|left|fourth_loop[7].mux3|or1~1_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|mux4[31]|or1~4_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[7].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~5 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|mux4[31]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~6_combout  = (\my_processor|alu_opcode[2]~5_combout  & (((\my_processor|my_alu|mux4[31]|or1~1_combout ) # (\my_processor|my_alu|mux4[31]|or1~5_combout )))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[31]|or1~0_combout ))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux1[31]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[31]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[31]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~6 .lut_mask = 16'hEEE4;
defparam \my_processor|my_alu|mux4[31]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[31]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[31]|or1~7_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[31]|or1~0_combout )) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[31]|or1~6_combout )))

	.dataa(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[31]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[31]|or1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[31]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[31]|or1~7 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|mux4[31]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~776 (
// Equation(s):
// \my_regfile|data_readRegB[30]~776_combout  = (\my_regfile|data_readRegB[30]~406_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[30]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~776_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~776 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[30]~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[31]~384_combout ,\my_regfile|data_readRegB[30]~776_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \my_processor|data_writeReg[31]~39 (
// Equation(s):
// \my_processor|data_writeReg[31]~39_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[31]|or1~7_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [31]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[31]|or1~7_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~39 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N3
dffeas \my_regfile|register[14].df|dffe_array[31].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~449 (
// Equation(s):
// \my_regfile|data_readRegA[31]~449_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~449 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~450 (
// Equation(s):
// \my_regfile|data_readRegA[31]~450_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[31].df|q~q  & ((\my_regfile|register[15].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~450 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~447 (
// Equation(s):
// \my_regfile|data_readRegA[31]~447_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[31].df|q~q  & ((\my_regfile|register[10].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~447 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~448 (
// Equation(s):
// \my_regfile|data_readRegA[31]~448_combout  = (\my_regfile|register[12].df|dffe_array[31].df|q~q  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~448 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[31]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~451 (
// Equation(s):
// \my_regfile|data_readRegA[31]~451_combout  = (\my_regfile|data_readRegA[31]~449_combout  & (\my_regfile|data_readRegA[31]~450_combout  & (\my_regfile|data_readRegA[31]~447_combout  & \my_regfile|data_readRegA[31]~448_combout )))

	.dataa(\my_regfile|data_readRegA[31]~449_combout ),
	.datab(\my_regfile|data_readRegA[31]~450_combout ),
	.datac(\my_regfile|data_readRegA[31]~447_combout ),
	.datad(\my_regfile|data_readRegA[31]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~451 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~444 (
// Equation(s):
// \my_regfile|data_readRegA[31]~444_combout  = (\my_regfile|register[6].df|dffe_array[31].df|q~q  & (((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~444 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~445 (
// Equation(s):
// \my_regfile|data_readRegA[31]~445_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[31].df|q~q  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~445 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~446 (
// Equation(s):
// \my_regfile|data_readRegA[31]~446_combout  = (\my_regfile|data_readRegA[31]~444_combout  & \my_regfile|data_readRegA[31]~445_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~444_combout ),
	.datad(\my_regfile|data_readRegA[31]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~446 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[31]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~441 (
// Equation(s):
// \my_regfile|data_readRegA[31]~441_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[31].df|q~q  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~441 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~442 (
// Equation(s):
// \my_regfile|data_readRegA[31]~442_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~442 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegA[31]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~443 (
// Equation(s):
// \my_regfile|data_readRegA[31]~443_combout  = (\my_regfile|data_readRegA[31]~441_combout  & (\my_regfile|data_readRegA[31]~442_combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[31]~441_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|data_readRegA[31]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~443 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[31]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~457 (
// Equation(s):
// \my_regfile|data_readRegA[31]~457_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~457 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~458 (
// Equation(s):
// \my_regfile|data_readRegA[31]~458_combout  = (\my_regfile|register[28].df|dffe_array[31].df|q~q  & (((\my_regfile|register[27].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~458 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[31]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~459 (
// Equation(s):
// \my_regfile|data_readRegA[31]~459_combout  = (\my_regfile|register[30].df|dffe_array[31].df|q~q  & (((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~459 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~460 (
// Equation(s):
// \my_regfile|data_readRegA[31]~460_combout  = (\my_regfile|data_readRegA[31]~459_combout  & ((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[31]~459_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~460 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[31]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~455 (
// Equation(s):
// \my_regfile|data_readRegA[31]~455_combout  = (\my_regfile|register[23].df|dffe_array[31].df|q~q  & (((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~455 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~454 (
// Equation(s):
// \my_regfile|data_readRegA[31]~454_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~454 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~452 (
// Equation(s):
// \my_regfile|data_readRegA[31]~452_combout  = (\my_regfile|register[17].df|dffe_array[31].df|q~q  & (((\my_regfile|register[18].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~452 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~453 (
// Equation(s):
// \my_regfile|data_readRegA[31]~453_combout  = (\my_regfile|register[19].df|dffe_array[31].df|q~q  & (((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~453 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~456 (
// Equation(s):
// \my_regfile|data_readRegA[31]~456_combout  = (\my_regfile|data_readRegA[31]~455_combout  & (\my_regfile|data_readRegA[31]~454_combout  & (\my_regfile|data_readRegA[31]~452_combout  & \my_regfile|data_readRegA[31]~453_combout )))

	.dataa(\my_regfile|data_readRegA[31]~455_combout ),
	.datab(\my_regfile|data_readRegA[31]~454_combout ),
	.datac(\my_regfile|data_readRegA[31]~452_combout ),
	.datad(\my_regfile|data_readRegA[31]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~456 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~461 (
// Equation(s):
// \my_regfile|data_readRegA[31]~461_combout  = (\my_regfile|data_readRegA[31]~457_combout  & (\my_regfile|data_readRegA[31]~458_combout  & (\my_regfile|data_readRegA[31]~460_combout  & \my_regfile|data_readRegA[31]~456_combout )))

	.dataa(\my_regfile|data_readRegA[31]~457_combout ),
	.datab(\my_regfile|data_readRegA[31]~458_combout ),
	.datac(\my_regfile|data_readRegA[31]~460_combout ),
	.datad(\my_regfile|data_readRegA[31]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~461 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~462 (
// Equation(s):
// \my_regfile|data_readRegA[31]~462_combout  = (\my_regfile|data_readRegA[31]~451_combout  & (\my_regfile|data_readRegA[31]~446_combout  & (\my_regfile|data_readRegA[31]~443_combout  & \my_regfile|data_readRegA[31]~461_combout )))

	.dataa(\my_regfile|data_readRegA[31]~451_combout ),
	.datab(\my_regfile|data_readRegA[31]~446_combout ),
	.datac(\my_regfile|data_readRegA[31]~443_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~462 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~463 (
// Equation(s):
// \my_regfile|data_readRegA[31]~463_combout  = (\my_regfile|data_readRegA[31]~462_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[31]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~463 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[31]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [0]),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \my_regfile|register[26].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [0]),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \my_regfile|register[25].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~182 (
// Equation(s):
// \my_regfile|data_readRegA[0]~182_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[0].df|q~q  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~182 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N27
dffeas \my_regfile|register[28].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N17
dffeas \my_regfile|register[27].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~183 (
// Equation(s):
// \my_regfile|data_readRegA[0]~183_combout  = (\my_regfile|register[28].df|dffe_array[0].df|q~q  & (((\my_regfile|register[27].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~183 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \my_regfile|register[29].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N11
dffeas \my_regfile|register[31].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N1
dffeas \my_regfile|register[30].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~187 (
// Equation(s):
// \my_regfile|data_readRegA[0]~187_combout  = (\my_regfile|register[31].df|dffe_array[0].df|q~q  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~187 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[0]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~188 (
// Equation(s):
// \my_regfile|data_readRegA[0]~188_combout  = (\my_regfile|data_readRegA[0]~187_combout  & ((\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[0]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~188 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[0]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~735 (
// Equation(s):
// \my_regfile|data_readRegA[0]~735_combout  = (\my_regfile|data_readRegA[0]~182_combout  & (\my_regfile|data_readRegA[0]~183_combout  & (\my_regfile|data_readRegA[0]~188_combout  & \my_regfile|data_readRegA[0]~181_combout )))

	.dataa(\my_regfile|data_readRegA[0]~182_combout ),
	.datab(\my_regfile|data_readRegA[0]~183_combout ),
	.datac(\my_regfile|data_readRegA[0]~188_combout ),
	.datad(\my_regfile|data_readRegA[0]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~735 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|register[7].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|register[8].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~185 (
// Equation(s):
// \my_regfile|data_readRegA[0]~185_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~185 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \my_regfile|register[6].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|register[5].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~184 (
// Equation(s):
// \my_regfile|data_readRegA[0]~184_combout  = (\my_regfile|register[6].df|dffe_array[0].df|q~q  & (((\my_regfile|register[5].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~184 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[0]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \my_regfile|register[4].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~190 (
// Equation(s):
// \my_regfile|data_readRegA[0]~190_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~190 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegA[0]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \my_regfile|register[2].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \my_regfile|register[1].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~189 (
// Equation(s):
// \my_regfile|data_readRegA[0]~189_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[0].df|q~q  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~189 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \my_regfile|register[3].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~191 (
// Equation(s):
// \my_regfile|data_readRegA[0]~191_combout  = (\my_regfile|data_readRegA[0]~190_combout  & (\my_regfile|data_readRegA[0]~189_combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[0]~190_combout ),
	.datac(\my_regfile|data_readRegA[0]~189_combout ),
	.datad(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~191 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[0]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \my_regfile|register[15].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \my_regfile|register[16].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [0]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~195 (
// Equation(s):
// \my_regfile|data_readRegA[0]~195_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[0].df|q~q  & ((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~195 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \my_regfile|register[13].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \my_regfile|register[14].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~194 (
// Equation(s):
// \my_regfile|data_readRegA[0]~194_combout  = (\my_regfile|register[13].df|dffe_array[0].df|q~q  & (((\my_regfile|register[14].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~194 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N3
dffeas \my_regfile|register[12].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \my_regfile|register[11].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~193 (
// Equation(s):
// \my_regfile|data_readRegA[0]~193_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[0].df|q~q  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~193 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \my_regfile|register[10].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \my_regfile|register[9].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~192 (
// Equation(s):
// \my_regfile|data_readRegA[0]~192_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[0].df|q~q  & ((\my_regfile|register[9].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~192 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~196 (
// Equation(s):
// \my_regfile|data_readRegA[0]~196_combout  = (\my_regfile|data_readRegA[0]~195_combout  & (\my_regfile|data_readRegA[0]~194_combout  & (\my_regfile|data_readRegA[0]~193_combout  & \my_regfile|data_readRegA[0]~192_combout )))

	.dataa(\my_regfile|data_readRegA[0]~195_combout ),
	.datab(\my_regfile|data_readRegA[0]~194_combout ),
	.datac(\my_regfile|data_readRegA[0]~193_combout ),
	.datad(\my_regfile|data_readRegA[0]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~196 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~734 (
// Equation(s):
// \my_regfile|data_readRegA[0]~734_combout  = (\my_regfile|data_readRegA[0]~185_combout  & (\my_regfile|data_readRegA[0]~184_combout  & (\my_regfile|data_readRegA[0]~191_combout  & \my_regfile|data_readRegA[0]~196_combout )))

	.dataa(\my_regfile|data_readRegA[0]~185_combout ),
	.datab(\my_regfile|data_readRegA[0]~184_combout ),
	.datac(\my_regfile|data_readRegA[0]~191_combout ),
	.datad(\my_regfile|data_readRegA[0]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~734 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0_combout  = (\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout  & (((\my_regfile|data_readRegA[0]~735_combout  & \my_regfile|data_readRegA[0]~734_combout )) # 
// (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[0]~735_combout ),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[0]~734_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0 .lut_mask = 16'hD050;
defparam \my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|right|fourth_loop[7].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] 
// & ((\my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout )))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~2_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|right|third_loop[11].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|fourth_loop[7].mux3|or1~0 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|right|fourth_loop[7].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \my_processor|my_alu|left|third_loop[12].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[10].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|left|second_loop[14].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|third_loop[12].mux2|or1~0 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|left|third_loop[12].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[8].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[8].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|fourth_loop[8].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[8].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[8].mux3|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|fourth_loop[8].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|mux0[16]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux0[16]|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|alu_opcode[0]~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~4_combout  & 
// (\my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout )) # (!\my_processor|alu_opcode[0]~4_combout  & ((\my_processor|my_alu|left|fourth_loop[8].mux3|or1~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[8].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux0[16]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux0[16]|or1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux0[16]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|mux0[16]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux0[16]|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux0[16]|or1~0_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux0[16]|or1~0_combout  & 
// ((\my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|mux0[16]|or1~0_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[0].mux3_0|and2~0_combout ),
	.datad(\my_processor|my_alu|mux0[16]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux0[16]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux0[16]|or1~1 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|mux0[16]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[16]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[16]|or1~1_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux0[16]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[16]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux1[16]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux0[16]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[16]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[16]|or1~1 .lut_mask = 16'h0E04;
defparam \my_processor|my_alu|mux4[16]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[16]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[16]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|csa|mux1[16]|or1~1_combout  $ (\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  $ (\my_regfile|data_readRegA[16]~722_combout ))))

	.dataa(\my_processor|my_alu|csa|mux1[16]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datad(\my_regfile|data_readRegA[16]~722_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[16]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[16]|or1~0 .lut_mask = 16'h8448;
defparam \my_processor|my_alu|mux4[16]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[16]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[16]|or1~2_combout  = (\my_processor|my_alu|mux4[16]|or1~1_combout ) # (\my_processor|my_alu|mux4[16]|or1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[16]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[16]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[16]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[16]|or1~2 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|mux4[16]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \my_processor|data_writeReg[16]~24 (
// Equation(s):
// \my_processor|data_writeReg[16]~24_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[16]|or1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [16]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[16]|or1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~24 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \my_regfile|register[25].df|dffe_array[16].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~703 (
// Equation(s):
// \my_regfile|data_readRegA[16]~703_combout  = (\my_regfile|register[25].df|dffe_array[16].df|q~q  & (((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~703 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~705 (
// Equation(s):
// \my_regfile|data_readRegA[16]~705_combout  = (\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~705 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[16]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~704 (
// Equation(s):
// \my_regfile|data_readRegA[16]~704_combout  = (\my_regfile|register[27].df|dffe_array[16].df|q~q  & (((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~704 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~706 (
// Equation(s):
// \my_regfile|data_readRegA[16]~706_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[16].df|q~q  & ((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~706 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[16]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~707 (
// Equation(s):
// \my_regfile|data_readRegA[16]~707_combout  = (\my_regfile|data_readRegA[16]~703_combout  & (\my_regfile|data_readRegA[16]~705_combout  & (\my_regfile|data_readRegA[16]~704_combout  & \my_regfile|data_readRegA[16]~706_combout )))

	.dataa(\my_regfile|data_readRegA[16]~703_combout ),
	.datab(\my_regfile|data_readRegA[16]~705_combout ),
	.datac(\my_regfile|data_readRegA[16]~704_combout ),
	.datad(\my_regfile|data_readRegA[16]~706_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~707 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~693 (
// Equation(s):
// \my_regfile|data_readRegA[16]~693_combout  = (\my_regfile|register[9].df|dffe_array[16].df|q~q  & (((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~693 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~695 (
// Equation(s):
// \my_regfile|data_readRegA[16]~695_combout  = (\my_regfile|register[13].df|dffe_array[16].df|q~q  & (((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~695 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~694 (
// Equation(s):
// \my_regfile|data_readRegA[16]~694_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[16].df|q~q  & ((\my_regfile|register[12].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~694 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~696 (
// Equation(s):
// \my_regfile|data_readRegA[16]~696_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[16].df|q~q  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~696 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~697 (
// Equation(s):
// \my_regfile|data_readRegA[16]~697_combout  = (\my_regfile|data_readRegA[16]~693_combout  & (\my_regfile|data_readRegA[16]~695_combout  & (\my_regfile|data_readRegA[16]~694_combout  & \my_regfile|data_readRegA[16]~696_combout )))

	.dataa(\my_regfile|data_readRegA[16]~693_combout ),
	.datab(\my_regfile|data_readRegA[16]~695_combout ),
	.datac(\my_regfile|data_readRegA[16]~694_combout ),
	.datad(\my_regfile|data_readRegA[16]~696_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~697 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~699 (
// Equation(s):
// \my_regfile|data_readRegA[16]~699_combout  = (\my_regfile|register[19].df|dffe_array[16].df|q~q  & (((\my_regfile|register[20].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~699 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~701 (
// Equation(s):
// \my_regfile|data_readRegA[16]~701_combout  = (\my_regfile|register[24].df|dffe_array[16].df|q~q  & (((\my_regfile|register[23].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~701 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~698 (
// Equation(s):
// \my_regfile|data_readRegA[16]~698_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[16].df|q~q  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~698 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~700 (
// Equation(s):
// \my_regfile|data_readRegA[16]~700_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[16].df|q~q  & ((\my_regfile|register[21].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~700 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~702 (
// Equation(s):
// \my_regfile|data_readRegA[16]~702_combout  = (\my_regfile|data_readRegA[16]~699_combout  & (\my_regfile|data_readRegA[16]~701_combout  & (\my_regfile|data_readRegA[16]~698_combout  & \my_regfile|data_readRegA[16]~700_combout )))

	.dataa(\my_regfile|data_readRegA[16]~699_combout ),
	.datab(\my_regfile|data_readRegA[16]~701_combout ),
	.datac(\my_regfile|data_readRegA[16]~698_combout ),
	.datad(\my_regfile|data_readRegA[16]~700_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~702 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~691 (
// Equation(s):
// \my_regfile|data_readRegA[16]~691_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[16].df|q~q  & ((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~691 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~690 (
// Equation(s):
// \my_regfile|data_readRegA[16]~690_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[16].df|q~q  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~690 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~687 (
// Equation(s):
// \my_regfile|data_readRegA[16]~687_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[16].df|q~q  & ((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~687 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[16]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~688 (
// Equation(s):
// \my_regfile|data_readRegA[16]~688_combout  = (\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~688 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[16]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~689 (
// Equation(s):
// \my_regfile|data_readRegA[16]~689_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[16]~688_combout  & ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and4~combout ))))

	.dataa(\my_regfile|d0|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|data_readRegA[16]~688_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~689 .lut_mask = 16'h0D00;
defparam \my_regfile|data_readRegA[16]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~692 (
// Equation(s):
// \my_regfile|data_readRegA[16]~692_combout  = (\my_regfile|data_readRegA[16]~691_combout  & (\my_regfile|data_readRegA[16]~690_combout  & (\my_regfile|data_readRegA[16]~687_combout  & \my_regfile|data_readRegA[16]~689_combout )))

	.dataa(\my_regfile|data_readRegA[16]~691_combout ),
	.datab(\my_regfile|data_readRegA[16]~690_combout ),
	.datac(\my_regfile|data_readRegA[16]~687_combout ),
	.datad(\my_regfile|data_readRegA[16]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~692 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~708 (
// Equation(s):
// \my_regfile|data_readRegA[16]~708_combout  = (\my_regfile|data_readRegA[16]~707_combout  & (\my_regfile|data_readRegA[16]~697_combout  & (\my_regfile|data_readRegA[16]~702_combout  & \my_regfile|data_readRegA[16]~692_combout )))

	.dataa(\my_regfile|data_readRegA[16]~707_combout ),
	.datab(\my_regfile|data_readRegA[16]~697_combout ),
	.datac(\my_regfile|data_readRegA[16]~702_combout ),
	.datad(\my_regfile|data_readRegA[16]~692_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~708 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[15].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~708_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[14]~66_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[16]~708_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[14]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[15].mux1|or1~0 .lut_mask = 16'hDF8F;
defparam \my_processor|my_alu|right|second_loop[15].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[15].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[15].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[14].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[15].mux1|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|right|second_loop[15].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_processor|my_alu|right|third_loop[13].mux2|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|right|second_loop[15].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[11].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|third_loop[13].mux2|or1~0 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|third_loop[13].mux2|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[23].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[23].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~176_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|data_readRegA[6]~308_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[8]~176_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[6]~308_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[23].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[23].mux1|or1~0 .lut_mask = 16'hBF8F;
defparam \my_processor|my_alu|right|second_loop[23].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[23].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|right|second_loop[23].mux1|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|right|second_loop[23].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[22].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[23].mux1|or1~1 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|right|second_loop[23].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[6]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[6]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[7]|or1~2_combout ) # ((\my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (\my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|second_loop[19].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[6]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[6]|or1~1 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[6]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[6]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[6]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[6]|or1~1_combout  & ((\my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ))) # (!\my_processor|my_alu|mux4[6]|or1~1_combout  
// & (\my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (((\my_processor|my_alu|mux4[6]|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datab(\my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[6]|or1~1_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[1].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[6]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[6]|or1~2 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|mux4[6]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|left|zero_for_fourth_loop[6].mux3_0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_processor|my_alu|mux1[6]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[6]|or1~0_combout  = (\my_processor|aluinput[6]~35_combout  & ((\my_regfile|data_readRegA[6]~715_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # (!\my_processor|aluinput[6]~35_combout  
// & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[6]~715_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[6]~35_combout ),
	.datad(\my_regfile|data_readRegA[6]~715_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[6]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[6]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[6]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[6]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[6]|or1~0_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & ((\my_processor|my_alu|mux4[7]|or1~0_combout ) # ((\my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2~combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (!\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux1[6]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fifth_loop[6].mux4_0|and2~combout ),
	.datad(\my_processor|my_alu|mux1[6]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[6]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[6]|or1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[6]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder7|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder7|sum~combout  = \my_regfile|data_readRegA[6]~715_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[6]~35_combout  $ (\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[6]~715_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[6]~35_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder6|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder7|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder7|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder7|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[6]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[6]|or1~3_combout  = (\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux4[6]|or1~0_combout  & (\my_processor|my_alu|mux4[6]|or1~2_combout )) # (!\my_processor|my_alu|mux4[6]|or1~0_combout  & 
// ((\my_processor|my_alu|csa|adder3|adder7|sum~combout ))))) # (!\my_processor|my_alu|mux4[7]|or1~0_combout  & (((\my_processor|my_alu|mux4[6]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[6]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[6]|or1~0_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder7|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[6]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[6]|or1~3 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux4[6]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[5]~132_combout ,\my_regfile|data_readRegB[4]~110_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \my_processor|data_writeReg[5]~13 (
// Equation(s):
// \my_processor|data_writeReg[5]~13_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[5]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [5]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[5]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~13 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \my_regfile|register[2].df|dffe_array[5].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~309 (
// Equation(s):
// \my_regfile|data_readRegA[5]~309_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[5].df|q~q  & ((\my_regfile|register[1].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~309 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~310 (
// Equation(s):
// \my_regfile|data_readRegA[5]~310_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~310 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegA[5]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~311 (
// Equation(s):
// \my_regfile|data_readRegA[5]~311_combout  = (\my_regfile|data_readRegA[5]~309_combout  & (\my_regfile|data_readRegA[5]~310_combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[5]~309_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegA[5]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~311 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[5]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~312 (
// Equation(s):
// \my_regfile|data_readRegA[5]~312_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~312 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~313 (
// Equation(s):
// \my_regfile|data_readRegA[5]~313_combout  = (\my_regfile|register[8].df|dffe_array[5].df|q~q  & (((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~313 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[5]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~314 (
// Equation(s):
// \my_regfile|data_readRegA[5]~314_combout  = (\my_regfile|data_readRegA[5]~312_combout  & \my_regfile|data_readRegA[5]~313_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[5]~312_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~314 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[5]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~316 (
// Equation(s):
// \my_regfile|data_readRegA[5]~316_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[5].df|q~q  & ((\my_regfile|register[11].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~316 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~318 (
// Equation(s):
// \my_regfile|data_readRegA[5]~318_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[5].df|q~q  & ((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~318 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~315 (
// Equation(s):
// \my_regfile|data_readRegA[5]~315_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[5].df|q~q  & ((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~315 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~317 (
// Equation(s):
// \my_regfile|data_readRegA[5]~317_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[5].df|q~q  & ((\my_regfile|register[13].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~317 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~319 (
// Equation(s):
// \my_regfile|data_readRegA[5]~319_combout  = (\my_regfile|data_readRegA[5]~316_combout  & (\my_regfile|data_readRegA[5]~318_combout  & (\my_regfile|data_readRegA[5]~315_combout  & \my_regfile|data_readRegA[5]~317_combout )))

	.dataa(\my_regfile|data_readRegA[5]~316_combout ),
	.datab(\my_regfile|data_readRegA[5]~318_combout ),
	.datac(\my_regfile|data_readRegA[5]~315_combout ),
	.datad(\my_regfile|data_readRegA[5]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~319 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~326 (
// Equation(s):
// \my_regfile|data_readRegA[5]~326_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[5].df|q~q  & ((\my_regfile|register[28].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~326 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~327 (
// Equation(s):
// \my_regfile|data_readRegA[5]~327_combout  = (\my_regfile|register[31].df|dffe_array[5].df|q~q  & ((\my_regfile|register[30].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~327 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[5]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~328 (
// Equation(s):
// \my_regfile|data_readRegA[5]~328_combout  = (\my_regfile|data_readRegA[5]~327_combout  & ((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegA[5]~327_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~328 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegA[5]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~325 (
// Equation(s):
// \my_regfile|data_readRegA[5]~325_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[5].df|q~q  & ((\my_regfile|register[25].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~325 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~320 (
// Equation(s):
// \my_regfile|data_readRegA[5]~320_combout  = (\my_regfile|register[17].df|dffe_array[5].df|q~q  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~320 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[5]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~323 (
// Equation(s):
// \my_regfile|data_readRegA[5]~323_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~323 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~321 (
// Equation(s):
// \my_regfile|data_readRegA[5]~321_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[5].df|q~q  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~321 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~322 (
// Equation(s):
// \my_regfile|data_readRegA[5]~322_combout  = (\my_regfile|register[22].df|dffe_array[5].df|q~q  & (((\my_regfile|register[21].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~322 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[5]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~324 (
// Equation(s):
// \my_regfile|data_readRegA[5]~324_combout  = (\my_regfile|data_readRegA[5]~320_combout  & (\my_regfile|data_readRegA[5]~323_combout  & (\my_regfile|data_readRegA[5]~321_combout  & \my_regfile|data_readRegA[5]~322_combout )))

	.dataa(\my_regfile|data_readRegA[5]~320_combout ),
	.datab(\my_regfile|data_readRegA[5]~323_combout ),
	.datac(\my_regfile|data_readRegA[5]~321_combout ),
	.datad(\my_regfile|data_readRegA[5]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~324 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~329 (
// Equation(s):
// \my_regfile|data_readRegA[5]~329_combout  = (\my_regfile|data_readRegA[5]~326_combout  & (\my_regfile|data_readRegA[5]~328_combout  & (\my_regfile|data_readRegA[5]~325_combout  & \my_regfile|data_readRegA[5]~324_combout )))

	.dataa(\my_regfile|data_readRegA[5]~326_combout ),
	.datab(\my_regfile|data_readRegA[5]~328_combout ),
	.datac(\my_regfile|data_readRegA[5]~325_combout ),
	.datad(\my_regfile|data_readRegA[5]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~329 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~330 (
// Equation(s):
// \my_regfile|data_readRegA[5]~330_combout  = (\my_regfile|data_readRegA[5]~311_combout  & (\my_regfile|data_readRegA[5]~314_combout  & (\my_regfile|data_readRegA[5]~319_combout  & \my_regfile|data_readRegA[5]~329_combout )))

	.dataa(\my_regfile|data_readRegA[5]~311_combout ),
	.datab(\my_regfile|data_readRegA[5]~314_combout ),
	.datac(\my_regfile|data_readRegA[5]~319_combout ),
	.datad(\my_regfile|data_readRegA[5]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~330 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~714 (
// Equation(s):
// \my_regfile|data_readRegA[5]~714_combout  = (\my_regfile|data_readRegA[5]~330_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[5]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~714 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[5]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder6|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder6|sum~combout  = \my_regfile|data_readRegA[5]~714_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout  $ (\my_processor|aluinput[5]~50_combout )))

	.dataa(\my_regfile|data_readRegA[5]~714_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder5|C_out~0_combout ),
	.datad(\my_processor|aluinput[5]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder6|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|right|first_loop[25].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[6]~308_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[5]~330_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~308_combout ),
	.datad(\my_regfile|data_readRegA[5]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|first_loop[25].mux0|or1~0 .lut_mask = 16'hF7D5;
defparam \my_processor|my_alu|right|first_loop[25].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[24].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[24].mux1|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[8]~710_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~711_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[7]~711_combout ),
	.datad(\my_regfile|data_readRegA[8]~710_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[24].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[24].mux1|or1~0 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|right|second_loop[24].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[24].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout  = (\my_processor|my_alu|right|second_loop[24].mux1|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[24].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[24].mux1|or1~1 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|right|second_loop[24].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[5]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[5]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[7]|or1~3_combout ) # ((\my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (\my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datac(\my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|right|third_loop[14].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[5]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[5]|or1~1 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[5]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[5]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[5]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[5]|or1~1_combout  & ((\my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout ))) # (!\my_processor|my_alu|mux4[5]|or1~1_combout  
// & (\my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (((\my_processor|my_alu|mux4[5]|or1~1_combout ))))

	.dataa(\my_processor|my_alu|right|second_loop[20].mux1|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[2].mux3|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[5]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[5]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[5]|or1~2 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|mux4[5]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \my_processor|my_alu|mux1[5]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[5]|or1~0_combout  = (\my_regfile|data_readRegA[5]~714_combout  & ((\my_processor|aluinput[5]~50_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_regfile|data_readRegA[5]~714_combout  & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_processor|aluinput[5]~50_combout )))

	.dataa(\my_regfile|data_readRegA[5]~714_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|aluinput[5]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[5]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[5]|or1~0 .lut_mask = 16'hAE08;
defparam \my_processor|my_alu|mux1[5]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|left|zero_for_fourth_loop[5].mux3_0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[5]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[5]|or1~0_combout  = (\my_processor|my_alu|mux4[7]|or1~1_combout  & ((\my_processor|my_alu|mux4[7]|or1~0_combout ) # ((\my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2~combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (!\my_processor|my_alu|mux4[7]|or1~0_combout  & (\my_processor|my_alu|mux1[5]|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[5]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[5].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[5]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[5]|or1~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[5]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[5]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[5]|or1~3_combout  = (\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux4[5]|or1~0_combout  & ((\my_processor|my_alu|mux4[5]|or1~2_combout ))) # (!\my_processor|my_alu|mux4[5]|or1~0_combout  & 
// (\my_processor|my_alu|csa|adder3|adder6|sum~combout )))) # (!\my_processor|my_alu|mux4[7]|or1~0_combout  & (((\my_processor|my_alu|mux4[5]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|csa|adder3|adder6|sum~combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[5]|or1~2_combout ),
	.datad(\my_processor|my_alu|mux4[5]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[5]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[5]|or1~3 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|mux4[5]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[4]~12 (
// Equation(s):
// \my_processor|data_writeReg[4]~12_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[4]|or1~3_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [4]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[4]|or1~3_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~12 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \my_regfile|register[25].df|dffe_array[4].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~105 (
// Equation(s):
// \my_regfile|data_readRegB[4]~105_combout  = (\my_regfile|register[25].df|dffe_array[4].df|q~q  & (((\my_regfile|register[26].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~105 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~106 (
// Equation(s):
// \my_regfile|data_readRegB[4]~106_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[4].df|q~q  & ((\my_regfile|register[28].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~106 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~101 (
// Equation(s):
// \my_regfile|data_readRegB[4]~101_combout  = (\my_regfile|register[19].df|dffe_array[4].df|q~q  & (((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~101 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~102 (
// Equation(s):
// \my_regfile|data_readRegB[4]~102_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[4].df|q~q  & ((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~102 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~103 (
// Equation(s):
// \my_regfile|data_readRegB[4]~103_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~103 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~100 (
// Equation(s):
// \my_regfile|data_readRegB[4]~100_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[4].df|q~q  & ((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~100 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~104 (
// Equation(s):
// \my_regfile|data_readRegB[4]~104_combout  = (\my_regfile|data_readRegB[4]~101_combout  & (\my_regfile|data_readRegB[4]~102_combout  & (\my_regfile|data_readRegB[4]~103_combout  & \my_regfile|data_readRegB[4]~100_combout )))

	.dataa(\my_regfile|data_readRegB[4]~101_combout ),
	.datab(\my_regfile|data_readRegB[4]~102_combout ),
	.datac(\my_regfile|data_readRegB[4]~103_combout ),
	.datad(\my_regfile|data_readRegB[4]~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~104 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~107 (
// Equation(s):
// \my_regfile|data_readRegB[4]~107_combout  = (\my_regfile|register[30].df|dffe_array[4].df|q~q  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~107 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~108 (
// Equation(s):
// \my_regfile|data_readRegB[4]~108_combout  = (\my_regfile|data_readRegB[4]~107_combout  & ((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[4]~107_combout ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~108 .lut_mask = 16'hA0F0;
defparam \my_regfile|data_readRegB[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~109 (
// Equation(s):
// \my_regfile|data_readRegB[4]~109_combout  = (\my_regfile|data_readRegB[4]~105_combout  & (\my_regfile|data_readRegB[4]~106_combout  & (\my_regfile|data_readRegB[4]~104_combout  & \my_regfile|data_readRegB[4]~108_combout )))

	.dataa(\my_regfile|data_readRegB[4]~105_combout ),
	.datab(\my_regfile|data_readRegB[4]~106_combout ),
	.datac(\my_regfile|data_readRegB[4]~104_combout ),
	.datad(\my_regfile|data_readRegB[4]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~89 (
// Equation(s):
// \my_regfile|data_readRegB[4]~89_combout  = (\my_regfile|register[1].df|dffe_array[4].df|q~q  & (((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~89 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~90 (
// Equation(s):
// \my_regfile|data_readRegB[4]~90_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~90 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegB[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~91 (
// Equation(s):
// \my_regfile|data_readRegB[4]~91_combout  = (\my_regfile|data_readRegB[4]~89_combout  & (\my_regfile|data_readRegB[4]~90_combout  & ((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[4]~89_combout ),
	.datac(\my_regfile|data_readRegB[4]~90_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~91 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~92 (
// Equation(s):
// \my_regfile|data_readRegB[4]~92_combout  = (\my_regfile|register[5].df|dffe_array[4].df|q~q  & (((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~92 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~93 (
// Equation(s):
// \my_regfile|data_readRegB[4]~93_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[4].df|q~q  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~93 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~95 (
// Equation(s):
// \my_regfile|data_readRegB[4]~95_combout  = (\my_regfile|register[11].df|dffe_array[4].df|q~q  & (((\my_regfile|register[12].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~95 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~96 (
// Equation(s):
// \my_regfile|data_readRegB[4]~96_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[4].df|q~q  & ((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~96 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~97 (
// Equation(s):
// \my_regfile|data_readRegB[4]~97_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[4].df|q~q  & ((\my_regfile|register[15].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~97 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~94 (
// Equation(s):
// \my_regfile|data_readRegB[4]~94_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[4].df|q~q  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~94 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~98 (
// Equation(s):
// \my_regfile|data_readRegB[4]~98_combout  = (\my_regfile|data_readRegB[4]~95_combout  & (\my_regfile|data_readRegB[4]~96_combout  & (\my_regfile|data_readRegB[4]~97_combout  & \my_regfile|data_readRegB[4]~94_combout )))

	.dataa(\my_regfile|data_readRegB[4]~95_combout ),
	.datab(\my_regfile|data_readRegB[4]~96_combout ),
	.datac(\my_regfile|data_readRegB[4]~97_combout ),
	.datad(\my_regfile|data_readRegB[4]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~99 (
// Equation(s):
// \my_regfile|data_readRegB[4]~99_combout  = (\my_regfile|data_readRegB[4]~91_combout  & (\my_regfile|data_readRegB[4]~92_combout  & (\my_regfile|data_readRegB[4]~93_combout  & \my_regfile|data_readRegB[4]~98_combout )))

	.dataa(\my_regfile|data_readRegB[4]~91_combout ),
	.datab(\my_regfile|data_readRegB[4]~92_combout ),
	.datac(\my_regfile|data_readRegB[4]~93_combout ),
	.datad(\my_regfile|data_readRegB[4]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~99 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~110 (
// Equation(s):
// \my_regfile|data_readRegB[4]~110_combout  = ((\my_regfile|data_readRegB[4]~109_combout  & \my_regfile|data_readRegB[4]~99_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[4]~109_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[4]~99_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~110 .lut_mask = 16'hA0FF;
defparam \my_regfile|data_readRegB[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_processor|aluinput[4]~49 (
// Equation(s):
// \my_processor|aluinput[4]~49_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|data_readRegB[4]~110_combout ))))) # (!\my_processor|cmp3|ad4~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_regfile|data_readRegB[4]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[4]~49 .lut_mask = 16'hF2D0;
defparam \my_processor|aluinput[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|mux1[4]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[4]|or1~0_combout  = (\my_processor|aluinput[4]~49_combout  & ((\my_regfile|data_readRegA[4]~713_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # (!\my_processor|aluinput[4]~49_combout  
// & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[4]~713_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[4]~49_combout ),
	.datad(\my_regfile|data_readRegA[4]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[4]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[4]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[4]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2 .lut_mask = 16'h0500;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[4]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[4]|or1~0_combout  = (\my_processor|my_alu|mux4[7]|or1~0_combout  & (\my_processor|my_alu|mux4[7]|or1~1_combout )) # (!\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux4[7]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2~combout ))) # (!\my_processor|my_alu|mux4[7]|or1~1_combout  & (\my_processor|my_alu|mux1[4]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux1[4]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[4].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[4]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[4]|or1~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[4]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder5|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder5|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[4]~713_combout  $ (\my_processor|aluinput[4]~49_combout  $ (\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[4]~713_combout ),
	.datac(\my_processor|aluinput[4]~49_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder4|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder5|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[25].mux1|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[25].mux1|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~286_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[6]~308_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[7]~286_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[6]~308_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[25].mux1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[25].mux1|or1~0 .lut_mask = 16'hBF8F;
defparam \my_processor|my_alu|right|second_loop[25].mux1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \my_processor|my_alu|right|first_loop[26].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~330_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|data_readRegA[4]~352_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[4]~352_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[5]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|first_loop[26].mux0|or1~0 .lut_mask = 16'hEF2F;
defparam \my_processor|my_alu|right|first_loop[26].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|right|second_loop[25].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|right|second_loop[25].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|right|second_loop[25].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|second_loop[25].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|right|second_loop[25].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[4]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[4]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~3_combout  & ((\my_processor|my_alu|mux4[7]|or1~2_combout ) # ((\my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout )))) # 
// (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (!\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|right|second_loop[21].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[4]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[4]|or1~1 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[4]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[4]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[4]|or1~2_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[4]|or1~1_combout  & (\my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout )) # (!\my_processor|my_alu|mux4[4]|or1~1_combout  & 
// ((\my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ))))) # (!\my_processor|my_alu|mux4[7]|or1~2_combout  & (((\my_processor|my_alu|mux4[4]|or1~1_combout ))))

	.dataa(\my_processor|my_alu|right|fourth_loop[3].mux3|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|mux4[4]|or1~1_combout ),
	.datad(\my_processor|my_alu|right|third_loop[15].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[4]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[4]|or1~2 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux4[4]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[4]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[4]|or1~3_combout  = (\my_processor|my_alu|mux4[7]|or1~0_combout  & ((\my_processor|my_alu|mux4[4]|or1~0_combout  & ((\my_processor|my_alu|mux4[4]|or1~2_combout ))) # (!\my_processor|my_alu|mux4[4]|or1~0_combout  & 
// (\my_processor|my_alu|csa|adder3|adder5|sum~combout )))) # (!\my_processor|my_alu|mux4[7]|or1~0_combout  & (\my_processor|my_alu|mux4[4]|or1~0_combout ))

	.dataa(\my_processor|my_alu|mux4[7]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[4]|or1~0_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder5|sum~combout ),
	.datad(\my_processor|my_alu|mux4[4]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[4]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[4]|or1~3 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|mux4[4]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[3]~88_combout ,\my_regfile|data_readRegB[2]~777_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~11 (
// Equation(s):
// \my_processor|data_writeReg[3]~11_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[3]|or1~4_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[3]|or1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~11 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \my_regfile|register[8].df|dffe_array[3].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~71 (
// Equation(s):
// \my_regfile|data_readRegB[3]~71_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[3].df|q~q  & ((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~71 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~70 (
// Equation(s):
// \my_regfile|data_readRegB[3]~70_combout  = (\my_regfile|register[5].df|dffe_array[3].df|q~q  & (((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|d1|d1|and6~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~70 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~72 (
// Equation(s):
// \my_regfile|data_readRegB[3]~72_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[3].df|q~q  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~72 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~75 (
// Equation(s):
// \my_regfile|data_readRegB[3]~75_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[3].df|q~q  & ((\my_regfile|register[15].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~75 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~74 (
// Equation(s):
// \my_regfile|data_readRegB[3]~74_combout  = (\my_regfile|register[13].df|dffe_array[3].df|q~q  & (((\my_regfile|register[14].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~74 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~73 (
// Equation(s):
// \my_regfile|data_readRegB[3]~73_combout  = (\my_regfile|register[11].df|dffe_array[3].df|q~q  & (((\my_regfile|register[12].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~73 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~76 (
// Equation(s):
// \my_regfile|data_readRegB[3]~76_combout  = (\my_regfile|data_readRegB[3]~72_combout  & (\my_regfile|data_readRegB[3]~75_combout  & (\my_regfile|data_readRegB[3]~74_combout  & \my_regfile|data_readRegB[3]~73_combout )))

	.dataa(\my_regfile|data_readRegB[3]~72_combout ),
	.datab(\my_regfile|data_readRegB[3]~75_combout ),
	.datac(\my_regfile|data_readRegB[3]~74_combout ),
	.datad(\my_regfile|data_readRegB[3]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~67 (
// Equation(s):
// \my_regfile|data_readRegB[3]~67_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[3].df|q~q  & ((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~67 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~68 (
// Equation(s):
// \my_regfile|data_readRegB[3]~68_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~68 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegB[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~69 (
// Equation(s):
// \my_regfile|data_readRegB[3]~69_combout  = (\my_regfile|data_readRegB[3]~67_combout  & (\my_regfile|data_readRegB[3]~68_combout  & ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[3]~67_combout ),
	.datad(\my_regfile|data_readRegB[3]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~69 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~77 (
// Equation(s):
// \my_regfile|data_readRegB[3]~77_combout  = (\my_regfile|data_readRegB[3]~71_combout  & (\my_regfile|data_readRegB[3]~70_combout  & (\my_regfile|data_readRegB[3]~76_combout  & \my_regfile|data_readRegB[3]~69_combout )))

	.dataa(\my_regfile|data_readRegB[3]~71_combout ),
	.datab(\my_regfile|data_readRegB[3]~70_combout ),
	.datac(\my_regfile|data_readRegB[3]~76_combout ),
	.datad(\my_regfile|data_readRegB[3]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~84 (
// Equation(s):
// \my_regfile|data_readRegB[3]~84_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[3].df|q~q  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~84 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~85 (
// Equation(s):
// \my_regfile|data_readRegB[3]~85_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[3].df|q~q  & ((\my_regfile|register[30].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~85 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~86 (
// Equation(s):
// \my_regfile|data_readRegB[3]~86_combout  = (\my_regfile|data_readRegB[3]~85_combout  & ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|data_readRegB[3]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~86 .lut_mask = 16'hD0D0;
defparam \my_regfile|data_readRegB[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~83 (
// Equation(s):
// \my_regfile|data_readRegB[3]~83_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[3].df|q~q  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~83 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~78 (
// Equation(s):
// \my_regfile|data_readRegB[3]~78_combout  = (\my_regfile|register[18].df|dffe_array[3].df|q~q  & (((\my_regfile|register[17].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~78 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~79 (
// Equation(s):
// \my_regfile|data_readRegB[3]~79_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[3].df|q~q  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~79 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~80 (
// Equation(s):
// \my_regfile|data_readRegB[3]~80_combout  = (\my_regfile|register[21].df|dffe_array[3].df|q~q  & ((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~80 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~81 (
// Equation(s):
// \my_regfile|data_readRegB[3]~81_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[3].df|q~q  & ((\my_regfile|register[23].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~81 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~82 (
// Equation(s):
// \my_regfile|data_readRegB[3]~82_combout  = (\my_regfile|data_readRegB[3]~78_combout  & (\my_regfile|data_readRegB[3]~79_combout  & (\my_regfile|data_readRegB[3]~80_combout  & \my_regfile|data_readRegB[3]~81_combout )))

	.dataa(\my_regfile|data_readRegB[3]~78_combout ),
	.datab(\my_regfile|data_readRegB[3]~79_combout ),
	.datac(\my_regfile|data_readRegB[3]~80_combout ),
	.datad(\my_regfile|data_readRegB[3]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~82 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~87 (
// Equation(s):
// \my_regfile|data_readRegB[3]~87_combout  = (\my_regfile|data_readRegB[3]~84_combout  & (\my_regfile|data_readRegB[3]~86_combout  & (\my_regfile|data_readRegB[3]~83_combout  & \my_regfile|data_readRegB[3]~82_combout )))

	.dataa(\my_regfile|data_readRegB[3]~84_combout ),
	.datab(\my_regfile|data_readRegB[3]~86_combout ),
	.datac(\my_regfile|data_readRegB[3]~83_combout ),
	.datad(\my_regfile|data_readRegB[3]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~88 (
// Equation(s):
// \my_regfile|data_readRegB[3]~88_combout  = ((\my_regfile|data_readRegB[3]~77_combout  & \my_regfile|data_readRegB[3]~87_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[3]~77_combout ),
	.datad(\my_regfile|data_readRegB[3]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~88 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_processor|aluinput[3]~48 (
// Equation(s):
// \my_processor|aluinput[3]~48_combout  = (\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|data_readRegB[3]~88_combout ))))) # (!\my_processor|cmp3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_processor|cmp3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[3]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[3]~48 .lut_mask = 16'hCEC4;
defparam \my_processor|aluinput[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder4|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder4|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[3]~48_combout  $ (\my_regfile|data_readRegA[3]~242_combout  $ (\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[3]~48_combout ),
	.datac(\my_regfile|data_readRegA[3]~242_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder3|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder4|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|left|zero_for_fourth_loop[3].mux3_0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|mux1[3]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[3]|or1~0_combout  = (\my_regfile|data_readRegA[3]~242_combout  & ((\my_processor|aluinput[3]~48_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_regfile|data_readRegA[3]~242_combout  & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_processor|aluinput[3]~48_combout )))

	.dataa(\my_processor|alu_opcode~10_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_regfile|data_readRegA[3]~242_combout ),
	.datad(\my_processor|aluinput[3]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[3]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[3]|or1~0 .lut_mask = 16'hF220;
defparam \my_processor|my_alu|mux1[3]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[3]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[3]|or1~2_combout  = (\my_processor|my_alu|mux4[2]|or1~4_combout  & (\my_processor|my_alu|mux4[2]|or1~0_combout )) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux4[2]|or1~0_combout  & 
// (\my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2~combout )) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux1[3]|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fifth_loop[3].mux4_0|and2~combout ),
	.datad(\my_processor|my_alu|mux1[3]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[3]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[3]|or1~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[3]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~1 .lut_mask = 16'hCFCC;
defparam \my_processor|my_alu|mux4[2]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|right|first_loop[27].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~352_combout ) # ((!\my_regfile|data_readRegA[0]~44_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|data_readRegA[3]~242_combout ))))

	.dataa(\my_regfile|data_readRegA[4]~352_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[3]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|first_loop[27].mux0|or1~0 .lut_mask = 16'hBF8C;
defparam \my_processor|my_alu|right|first_loop[27].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \my_processor|my_alu|mux4[3]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[3]|or1~0_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & (((!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (\my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout )) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & 
// ((\my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout )))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datad(\my_processor|my_alu|right|second_loop[22].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[3]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[3]|or1~0 .lut_mask = 16'h4F4A;
defparam \my_processor|my_alu|mux4[3]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[3]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[3]|or1~1_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & ((\my_processor|my_alu|mux4[3]|or1~0_combout  & ((\my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[3]|or1~0_combout  
// & (\my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & (((\my_processor|my_alu|mux4[3]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|right|first_loop[25].mux0|or1~0_combout ),
	.datac(\my_processor|my_alu|right|third_loop[16].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[3]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[3]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[3]|or1~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[3]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \my_processor|my_alu|mux4[3]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[3]|or1~3_combout  = (\my_processor|my_alu|mux4[3]|or1~2_combout  & (((\my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout )) # (!\my_processor|my_alu|mux4[2]|or1~4_combout ))) # 
// (!\my_processor|my_alu|mux4[3]|or1~2_combout  & (\my_processor|my_alu|mux4[2]|or1~4_combout  & (\my_processor|my_alu|mux4[3]|or1~1_combout )))

	.dataa(\my_processor|my_alu|mux4[3]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[3]|or1~1_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[4].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[3]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[3]|or1~3 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|mux4[3]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[3]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[3]|or1~4_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|csa|adder3|adder4|sum~combout )) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[3]|or1~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder4|sum~combout ),
	.datad(\my_processor|my_alu|mux4[3]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[3]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[3]|or1~4 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|mux4[3]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \my_processor|data_writeReg[2]~10 (
// Equation(s):
// \my_processor|data_writeReg[2]~10_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[2]|or1~7_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~7_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~10 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \my_regfile|register[4].df|dffe_array[2].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~244 (
// Equation(s):
// \my_regfile|data_readRegA[2]~244_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~244 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegA[2]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~243 (
// Equation(s):
// \my_regfile|data_readRegA[2]~243_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[2].df|q~q  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~243 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~245 (
// Equation(s):
// \my_regfile|data_readRegA[2]~245_combout  = (\my_regfile|data_readRegA[2]~244_combout  & (\my_regfile|data_readRegA[2]~243_combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[2]~244_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|data_readRegA[2]~243_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~245 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[2]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~247 (
// Equation(s):
// \my_regfile|data_readRegA[2]~247_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[2].df|q~q  & ((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~247 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~246 (
// Equation(s):
// \my_regfile|data_readRegA[2]~246_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[2].df|q~q  & ((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~246 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~248 (
// Equation(s):
// \my_regfile|data_readRegA[2]~248_combout  = (\my_regfile|data_readRegA[2]~247_combout  & \my_regfile|data_readRegA[2]~246_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[2]~247_combout ),
	.datad(\my_regfile|data_readRegA[2]~246_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~248 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[2]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~251 (
// Equation(s):
// \my_regfile|data_readRegA[2]~251_combout  = (\my_regfile|register[13].df|dffe_array[2].df|q~q  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d0|d2|and6~combout ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~251 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[2]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~252 (
// Equation(s):
// \my_regfile|data_readRegA[2]~252_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[2].df|q~q  & ((\my_regfile|register[15].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~252 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~249 (
// Equation(s):
// \my_regfile|data_readRegA[2]~249_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[2].df|q~q  & ((\my_regfile|register[9].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~249 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~250 (
// Equation(s):
// \my_regfile|data_readRegA[2]~250_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[2].df|q~q  & ((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~250 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~253 (
// Equation(s):
// \my_regfile|data_readRegA[2]~253_combout  = (\my_regfile|data_readRegA[2]~251_combout  & (\my_regfile|data_readRegA[2]~252_combout  & (\my_regfile|data_readRegA[2]~249_combout  & \my_regfile|data_readRegA[2]~250_combout )))

	.dataa(\my_regfile|data_readRegA[2]~251_combout ),
	.datab(\my_regfile|data_readRegA[2]~252_combout ),
	.datac(\my_regfile|data_readRegA[2]~249_combout ),
	.datad(\my_regfile|data_readRegA[2]~250_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~253 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~260 (
// Equation(s):
// \my_regfile|data_readRegA[2]~260_combout  = (\my_regfile|register[28].df|dffe_array[2].df|q~q  & (((\my_regfile|register[27].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~260 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[2]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~259 (
// Equation(s):
// \my_regfile|data_readRegA[2]~259_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[2].df|q~q  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~259 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~261 (
// Equation(s):
// \my_regfile|data_readRegA[2]~261_combout  = (\my_regfile|register[31].df|dffe_array[2].df|q~q  & (((\my_regfile|register[30].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~261 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~262 (
// Equation(s):
// \my_regfile|data_readRegA[2]~262_combout  = (\my_regfile|data_readRegA[2]~261_combout  & ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[2]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~262 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[2]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~256 (
// Equation(s):
// \my_regfile|data_readRegA[2]~256_combout  = (\my_regfile|register[22].df|dffe_array[2].df|q~q  & (((\my_regfile|register[21].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~256 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[2]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~257 (
// Equation(s):
// \my_regfile|data_readRegA[2]~257_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[2].df|q~q  & ((\my_regfile|register[24].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~257 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~254 (
// Equation(s):
// \my_regfile|data_readRegA[2]~254_combout  = (\my_regfile|register[18].df|dffe_array[2].df|q~q  & (((\my_regfile|register[17].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~254 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~255 (
// Equation(s):
// \my_regfile|data_readRegA[2]~255_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[2].df|q~q  & ((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~255 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~258 (
// Equation(s):
// \my_regfile|data_readRegA[2]~258_combout  = (\my_regfile|data_readRegA[2]~256_combout  & (\my_regfile|data_readRegA[2]~257_combout  & (\my_regfile|data_readRegA[2]~254_combout  & \my_regfile|data_readRegA[2]~255_combout )))

	.dataa(\my_regfile|data_readRegA[2]~256_combout ),
	.datab(\my_regfile|data_readRegA[2]~257_combout ),
	.datac(\my_regfile|data_readRegA[2]~254_combout ),
	.datad(\my_regfile|data_readRegA[2]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~258 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~263 (
// Equation(s):
// \my_regfile|data_readRegA[2]~263_combout  = (\my_regfile|data_readRegA[2]~260_combout  & (\my_regfile|data_readRegA[2]~259_combout  & (\my_regfile|data_readRegA[2]~262_combout  & \my_regfile|data_readRegA[2]~258_combout )))

	.dataa(\my_regfile|data_readRegA[2]~260_combout ),
	.datab(\my_regfile|data_readRegA[2]~259_combout ),
	.datac(\my_regfile|data_readRegA[2]~262_combout ),
	.datad(\my_regfile|data_readRegA[2]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~263 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~264 (
// Equation(s):
// \my_regfile|data_readRegA[2]~264_combout  = (\my_regfile|data_readRegA[2]~245_combout  & (\my_regfile|data_readRegA[2]~248_combout  & (\my_regfile|data_readRegA[2]~253_combout  & \my_regfile|data_readRegA[2]~263_combout )))

	.dataa(\my_regfile|data_readRegA[2]~245_combout ),
	.datab(\my_regfile|data_readRegA[2]~248_combout ),
	.datac(\my_regfile|data_readRegA[2]~253_combout ),
	.datad(\my_regfile|data_readRegA[2]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~264 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~709 (
// Equation(s):
// \my_regfile|data_readRegA[2]~709_combout  = (\my_regfile|data_readRegA[2]~264_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[2]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~709 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[2]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder3|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder3|sum~combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[2]~709_combout  $ (\my_processor|aluinput[2]~34_combout  $ (\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout )))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[2]~709_combout ),
	.datac(\my_processor|aluinput[2]~34_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder3|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \my_processor|my_alu|mux1[2]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[2]|or1~0_combout  = (\my_processor|aluinput[2]~34_combout  & ((\my_regfile|data_readRegA[2]~709_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # (!\my_processor|aluinput[2]~34_combout  
// & (\my_processor|alu_opcode~10_combout  & (\my_regfile|data_readRegA[2]~709_combout  & !\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|aluinput[2]~34_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[2]~709_combout ),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[2]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[2]|or1~0 .lut_mask = 16'hA0E8;
defparam \my_processor|my_alu|mux1[2]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_processor|my_alu|right|first_loop[28].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|data_readRegA[3]~242_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[2]~264_combout ) # ((!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~264_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[3]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|first_loop[28].mux0|or1~0 .lut_mask = 16'hEF23;
defparam \my_processor|my_alu|right|first_loop[28].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~2_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & (((!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (\my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout )) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & 
// ((\my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout )))))

	.dataa(\my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datad(\my_processor|my_alu|right|second_loop[23].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~2 .lut_mask = 16'h2F2C;
defparam \my_processor|my_alu|mux4[2]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~3_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & ((\my_processor|my_alu|mux4[2]|or1~2_combout  & ((\my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[2]|or1~2_combout  
// & (\my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & (\my_processor|my_alu|mux4[2]|or1~2_combout ))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~2_combout ),
	.datac(\my_processor|my_alu|right|first_loop[26].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[17].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~3 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|mux4[2]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~5_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & (\my_processor|my_alu|mux4[2]|or1~4_combout )) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux4[2]|or1~4_combout  & 
// ((\my_processor|my_alu|mux4[2]|or1~3_combout ))) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & (\my_processor|my_alu|mux1[2]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[2]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[2]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~5 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[2]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~6_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux4[2]|or1~5_combout  & ((\my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout ))) # (!\my_processor|my_alu|mux4[2]|or1~5_combout  
// & (\my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2~combout )))) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & (((\my_processor|my_alu|mux4[2]|or1~5_combout ))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fifth_loop[2].mux4_0|and2~combout ),
	.datac(\my_processor|my_alu|mux4[2]|or1~5_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[5].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~6 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|mux4[2]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[2]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[2]|or1~7_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|csa|adder3|adder3|sum~combout )) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[2]|or1~6_combout )))

	.dataa(\my_processor|my_alu|csa|adder3|adder3|sum~combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[2]|or1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[2]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[2]|or1~7 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|mux4[2]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~770 (
// Equation(s):
// \my_regfile|data_readRegB[1]~770_combout  = (\my_regfile|data_readRegB[1]~44_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[1]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~770 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[1]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[1]~770_combout ,\my_regfile|data_readRegB[0]~769_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[1]~9 (
// Equation(s):
// \my_processor|data_writeReg[1]~9_combout  = (\my_processor|and1~2_combout  & (\my_processor|data_writeTwo[1]~1_combout  & ((!\my_processor|data_writeReg[1]~40_combout )))) # (!\my_processor|and1~2_combout  & 
// (((\my_dmem|altsyncram_component|auto_generated|q_a [1]) # (\my_processor|data_writeReg[1]~40_combout ))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|data_writeTwo[1]~1_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|data_writeReg[1]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~9 .lut_mask = 16'h55D8;
defparam \my_processor|data_writeReg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[1] (
// Equation(s):
// \my_processor|data_writeReg [1] = (\my_processor|data_writeReg[1]~40_combout  & ((\my_processor|data_writeReg[1]~9_combout  & (\my_processor|my_alu|mux4[1]|or1~10_combout )) # (!\my_processor|data_writeReg[1]~9_combout  & 
// ((\my_processor|alu1|csa|adder3|adder2|sum~combout ))))) # (!\my_processor|data_writeReg[1]~40_combout  & (((\my_processor|data_writeReg[1]~9_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~10_combout ),
	.datab(\my_processor|alu1|csa|adder3|adder2|sum~combout ),
	.datac(\my_processor|data_writeReg[1]~40_combout ),
	.datad(\my_processor|data_writeReg[1]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [1]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1] .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \my_regfile|register[28].df|dffe_array[1].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~216 (
// Equation(s):
// \my_regfile|data_readRegA[1]~216_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[1].df|q~q  & ((\my_regfile|register[27].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and3~combout )))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~216 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~217 (
// Equation(s):
// \my_regfile|data_readRegA[1]~217_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[1].df|q~q  & ((\my_regfile|register[30].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~217 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~218 (
// Equation(s):
// \my_regfile|data_readRegA[1]~218_combout  = (\my_regfile|data_readRegA[1]~217_combout  & ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[1]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~218 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegA[1]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~215 (
// Equation(s):
// \my_regfile|data_readRegA[1]~215_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[1].df|q~q  & ((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~215 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~213 (
// Equation(s):
// \my_regfile|data_readRegA[1]~213_combout  = (\my_regfile|register[23].df|dffe_array[1].df|q~q  & (((\my_regfile|register[24].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~213 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[1]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~210 (
// Equation(s):
// \my_regfile|data_readRegA[1]~210_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[1].df|q~q  & ((\my_regfile|register[17].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~210 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~211 (
// Equation(s):
// \my_regfile|data_readRegA[1]~211_combout  = (\my_regfile|register[19].df|dffe_array[1].df|q~q  & (((\my_regfile|register[20].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~211 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[1]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~212 (
// Equation(s):
// \my_regfile|data_readRegA[1]~212_combout  = (\my_regfile|register[21].df|dffe_array[1].df|q~q  & (((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~212 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~214 (
// Equation(s):
// \my_regfile|data_readRegA[1]~214_combout  = (\my_regfile|data_readRegA[1]~213_combout  & (\my_regfile|data_readRegA[1]~210_combout  & (\my_regfile|data_readRegA[1]~211_combout  & \my_regfile|data_readRegA[1]~212_combout )))

	.dataa(\my_regfile|data_readRegA[1]~213_combout ),
	.datab(\my_regfile|data_readRegA[1]~210_combout ),
	.datac(\my_regfile|data_readRegA[1]~211_combout ),
	.datad(\my_regfile|data_readRegA[1]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~214 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~219 (
// Equation(s):
// \my_regfile|data_readRegA[1]~219_combout  = (\my_regfile|data_readRegA[1]~216_combout  & (\my_regfile|data_readRegA[1]~218_combout  & (\my_regfile|data_readRegA[1]~215_combout  & \my_regfile|data_readRegA[1]~214_combout )))

	.dataa(\my_regfile|data_readRegA[1]~216_combout ),
	.datab(\my_regfile|data_readRegA[1]~218_combout ),
	.datac(\my_regfile|data_readRegA[1]~215_combout ),
	.datad(\my_regfile|data_readRegA[1]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~219 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~203 (
// Equation(s):
// \my_regfile|data_readRegA[1]~203_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[1].df|q~q  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~203 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~202 (
// Equation(s):
// \my_regfile|data_readRegA[1]~202_combout  = (\my_regfile|register[5].df|dffe_array[1].df|q~q  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~202 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~199 (
// Equation(s):
// \my_regfile|data_readRegA[1]~199_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[1].df|q~q  & ((\my_regfile|register[2].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~199 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~200 (
// Equation(s):
// \my_regfile|data_readRegA[1]~200_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~200 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegA[1]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~201 (
// Equation(s):
// \my_regfile|data_readRegA[1]~201_combout  = (\my_regfile|data_readRegA[1]~199_combout  & (\my_regfile|data_readRegA[1]~200_combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[1]~199_combout ),
	.datad(\my_regfile|data_readRegA[1]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~201 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[1]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~206 (
// Equation(s):
// \my_regfile|data_readRegA[1]~206_combout  = (\my_regfile|register[14].df|dffe_array[1].df|q~q  & (((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~206 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~205 (
// Equation(s):
// \my_regfile|data_readRegA[1]~205_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[1].df|q~q  & ((\my_regfile|register[11].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~205 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~204 (
// Equation(s):
// \my_regfile|data_readRegA[1]~204_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[1].df|q~q  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~204 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~207 (
// Equation(s):
// \my_regfile|data_readRegA[1]~207_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[1].df|q~q  & ((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~207 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~208 (
// Equation(s):
// \my_regfile|data_readRegA[1]~208_combout  = (\my_regfile|data_readRegA[1]~206_combout  & (\my_regfile|data_readRegA[1]~205_combout  & (\my_regfile|data_readRegA[1]~204_combout  & \my_regfile|data_readRegA[1]~207_combout )))

	.dataa(\my_regfile|data_readRegA[1]~206_combout ),
	.datab(\my_regfile|data_readRegA[1]~205_combout ),
	.datac(\my_regfile|data_readRegA[1]~204_combout ),
	.datad(\my_regfile|data_readRegA[1]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~208 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~209 (
// Equation(s):
// \my_regfile|data_readRegA[1]~209_combout  = (\my_regfile|data_readRegA[1]~203_combout  & (\my_regfile|data_readRegA[1]~202_combout  & (\my_regfile|data_readRegA[1]~201_combout  & \my_regfile|data_readRegA[1]~208_combout )))

	.dataa(\my_regfile|data_readRegA[1]~203_combout ),
	.datab(\my_regfile|data_readRegA[1]~202_combout ),
	.datac(\my_regfile|data_readRegA[1]~201_combout ),
	.datad(\my_regfile|data_readRegA[1]~208_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~220 (
// Equation(s):
// \my_regfile|data_readRegA[1]~220_combout  = ((\my_regfile|data_readRegA[1]~219_combout  & \my_regfile|data_readRegA[1]~209_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[1]~219_combout ),
	.datad(\my_regfile|data_readRegA[1]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~220 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[1]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder2|sum~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder2|sum~0_combout  = \my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[1]~220_combout  $ (\my_processor|aluinput[1]~33_combout ))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(gnd),
	.datad(\my_processor|aluinput[1]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder2|sum~0 .lut_mask = 16'h9966;
defparam \my_processor|my_alu|csa|adder3|adder2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \my_processor|my_alu|mux1[1]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[1]|or1~0_combout  = (\my_processor|aluinput[1]~33_combout  & ((\my_regfile|data_readRegA[1]~220_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # (!\my_processor|aluinput[1]~33_combout  
// & (!\my_processor|cmp1|ad4~0_combout  & (\my_regfile|data_readRegA[1]~220_combout  & \my_processor|alu_opcode~10_combout )))

	.dataa(\my_processor|aluinput[1]~33_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_regfile|data_readRegA[1]~220_combout ),
	.datad(\my_processor|alu_opcode~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[1]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[1]|or1~0 .lut_mask = 16'hB2A0;
defparam \my_processor|my_alu|mux1[1]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|mux1_1|and2~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|left|mux1_1|and2~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2 .lut_mask = 16'h0004;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~2 .lut_mask = 16'hAAEE;
defparam \my_processor|my_alu|mux4[1]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~2_combout  & (\my_processor|my_alu|mux4[1]|or1~3_combout )) # (!\my_processor|my_alu|mux4[1]|or1~2_combout  & ((\my_processor|my_alu|mux4[1]|or1~3_combout  & 
// (\my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout )) # (!\my_processor|my_alu|mux4[1]|or1~3_combout  & ((\my_regfile|data_readRegA[1]~220_combout )))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~3_combout ),
	.datac(\my_processor|my_alu|right|first_loop[27].mux0|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[1]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~5 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[1]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~6_combout  = (\my_processor|my_alu|mux4[1]|or1~2_combout  & ((\my_processor|my_alu|mux4[1]|or1~5_combout  & ((\my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~5_combout 
//  & (\my_regfile|data_readRegA[2]~709_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~2_combout  & (((\my_processor|my_alu|mux4[1]|or1~5_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~2_combout ),
	.datab(\my_regfile|data_readRegA[2]~709_combout ),
	.datac(\my_processor|my_alu|right|second_loop[24].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[1]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~6 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[1]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~7 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~7_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & (\my_processor|my_alu|mux4[1]|or1~0_combout )) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[1]|or1~0_combout  & 
// ((\my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|mux4[1]|or1~6_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~6_combout ),
	.datad(\my_processor|my_alu|right|third_loop[18].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~7 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[1]|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~8 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~8_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[1]|or1~7_combout  & ((\my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~7_combout  
// & (\my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2~combout )))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (((\my_processor|my_alu|mux4[1]|or1~7_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fifth_loop[1].mux4_0|and2~combout ),
	.datac(\my_processor|my_alu|right|fourth_loop[6].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[1]|or1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~8 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[1]|or1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~9 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~9_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[1]|or1~8_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[1]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[1]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[1]|or1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~9 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|mux4[1]|or1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[1]|or1~10 (
// Equation(s):
// \my_processor|my_alu|mux4[1]|or1~10_combout  = (\my_processor|my_alu|mux4[1]|or1~9_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|csa|adder3|adder2|sum~0_combout  $ (\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout 
// ))))

	.dataa(\my_processor|my_alu|csa|adder3|adder2|sum~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder1|C_out~0_combout ),
	.datad(\my_processor|my_alu|mux4[1]|or1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[1]|or1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[1]|or1~10 .lut_mask = 16'hFF48;
defparam \my_processor|my_alu|mux4[1]|or1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[0]~8 (
// Equation(s):
// \my_processor|data_writeReg[0]~8_combout  = (\my_processor|and1~2_combout  & (!\my_processor|data_writeReg[1]~40_combout  & (!\my_processor|c1|ad4~combout ))) # (!\my_processor|and1~2_combout  & ((\my_processor|data_writeReg[1]~40_combout ) # 
// ((\my_dmem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|data_writeReg[1]~40_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~8 .lut_mask = 16'h5746;
defparam \my_processor|data_writeReg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[0] (
// Equation(s):
// \my_processor|data_writeReg [0] = (\my_processor|data_writeReg[1]~40_combout  & ((\my_processor|data_writeReg[0]~8_combout  & ((\my_processor|my_alu|mux4[0]|or1~5_combout ))) # (!\my_processor|data_writeReg[0]~8_combout  & 
// (!\my_processor|pc1|pc[0].pc_dffe|q~q )))) # (!\my_processor|data_writeReg[1]~40_combout  & (((\my_processor|data_writeReg[0]~8_combout ))))

	.dataa(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datab(\my_processor|my_alu|mux4[0]|or1~5_combout ),
	.datac(\my_processor|data_writeReg[1]~40_combout ),
	.datad(\my_processor|data_writeReg[0]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [0]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0] .lut_mask = 16'hCF50;
defparam \my_processor|data_writeReg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \my_regfile|register[24].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \my_regfile|register[23].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~180 (
// Equation(s):
// \my_regfile|data_readRegA[0]~180_combout  = (\my_regfile|register[24].df|dffe_array[0].df|q~q  & (((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~180 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[0]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \my_regfile|register[22].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \my_regfile|register[21].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~179 (
// Equation(s):
// \my_regfile|data_readRegA[0]~179_combout  = (\my_regfile|register[22].df|dffe_array[0].df|q~q  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~179 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[0]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \my_regfile|register[17].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N3
dffeas \my_regfile|register[18].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~177 (
// Equation(s):
// \my_regfile|data_readRegA[0]~177_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[0].df|q~q  & ((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~177 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \my_regfile|register[20].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \my_regfile|register[19].df|dffe_array[0].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~178 (
// Equation(s):
// \my_regfile|data_readRegA[0]~178_combout  = (\my_regfile|register[20].df|dffe_array[0].df|q~q  & (((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~178 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[0]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~181 (
// Equation(s):
// \my_regfile|data_readRegA[0]~181_combout  = (\my_regfile|data_readRegA[0]~180_combout  & (\my_regfile|data_readRegA[0]~179_combout  & (\my_regfile|data_readRegA[0]~177_combout  & \my_regfile|data_readRegA[0]~178_combout )))

	.dataa(\my_regfile|data_readRegA[0]~180_combout ),
	.datab(\my_regfile|data_readRegA[0]~179_combout ),
	.datac(\my_regfile|data_readRegA[0]~177_combout ),
	.datad(\my_regfile|data_readRegA[0]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~181 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~186 (
// Equation(s):
// \my_regfile|data_readRegA[0]~186_combout  = (\my_regfile|data_readRegA[0]~185_combout  & (\my_regfile|data_readRegA[0]~183_combout  & (\my_regfile|data_readRegA[0]~184_combout  & \my_regfile|data_readRegA[0]~182_combout )))

	.dataa(\my_regfile|data_readRegA[0]~185_combout ),
	.datab(\my_regfile|data_readRegA[0]~183_combout ),
	.datac(\my_regfile|data_readRegA[0]~184_combout ),
	.datad(\my_regfile|data_readRegA[0]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~197 (
// Equation(s):
// \my_regfile|data_readRegA[0]~197_combout  = (\my_regfile|data_readRegA[0]~191_combout  & (\my_regfile|data_readRegA[0]~188_combout  & \my_regfile|data_readRegA[0]~196_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~191_combout ),
	.datac(\my_regfile|data_readRegA[0]~188_combout ),
	.datad(\my_regfile|data_readRegA[0]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~197 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[0]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~198 (
// Equation(s):
// \my_regfile|data_readRegA[0]~198_combout  = ((\my_regfile|data_readRegA[0]~181_combout  & (\my_regfile|data_readRegA[0]~186_combout  & \my_regfile|data_readRegA[0]~197_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[0]~181_combout ),
	.datac(\my_regfile|data_readRegA[0]~186_combout ),
	.datad(\my_regfile|data_readRegA[0]~197_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~198 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[0]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|mux1[0]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[0]|or1~0_combout  = (\my_processor|aluinput[0]~32_combout  & ((\my_regfile|data_readRegA[0]~198_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # (!\my_processor|aluinput[0]~32_combout  
// & (\my_regfile|data_readRegA[0]~198_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))

	.dataa(\my_processor|aluinput[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~198_combout ),
	.datac(\my_processor|cmp1|ad4~0_combout ),
	.datad(\my_processor|alu_opcode~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[0]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[0]|or1~0 .lut_mask = 16'h8E88;
defparam \my_processor|my_alu|mux1[0]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2~combout  = (\my_regfile|data_readRegA[0]~198_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~198_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2 .lut_mask = 16'h0C00;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~2_combout  & (\my_processor|my_alu|mux4[1]|or1~3_combout )) # (!\my_processor|my_alu|mux4[1]|or1~2_combout  & ((\my_processor|my_alu|mux4[1]|or1~3_combout  & 
// ((\my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~3_combout  & (\my_regfile|data_readRegA[0]~198_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~3_combout ),
	.datac(\my_regfile|data_readRegA[0]~198_combout ),
	.datad(\my_processor|my_alu|right|first_loop[28].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|mux4[0]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~2_combout  & ((\my_processor|my_alu|mux4[0]|or1~0_combout  & ((\my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ))) # (!\my_processor|my_alu|mux4[0]|or1~0_combout 
//  & (\my_regfile|data_readRegA[1]~220_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~2_combout  & (((\my_processor|my_alu|mux4[0]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~2_combout ),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(\my_processor|my_alu|mux4[0]|or1~0_combout ),
	.datad(\my_processor|my_alu|right|second_loop[25].mux1|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~1 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|mux4[0]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~2_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|mux4[1]|or1~1_combout )) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[1]|or1~1_combout  & 
// (\my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2~combout )) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[0]|or1~1_combout )))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fifth_loop[0].mux4_0|and2~combout ),
	.datad(\my_processor|my_alu|mux4[0]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux4[0]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~3_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[0]|or1~2_combout  & ((\my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout ))) # (!\my_processor|my_alu|mux4[0]|or1~2_combout  
// & (\my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|mux4[0]|or1~2_combout ))

	.dataa(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[0]|or1~2_combout ),
	.datac(\my_processor|my_alu|right|third_loop[19].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|right|fourth_loop[7].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~3 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|mux4[0]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~4_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[0]|or1~3_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[0]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[0]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[0]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~4 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|mux4[0]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[0]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[0]|or1~5_combout  = (\my_processor|my_alu|mux4[0]|or1~4_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|aluinput[0]~32_combout  $ (\my_regfile|data_readRegA[0]~198_combout ))))

	.dataa(\my_processor|aluinput[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~198_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[0]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[0]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[0]|or1~5 .lut_mask = 16'hFF60;
defparam \my_processor|my_alu|mux4[0]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \my_regfile|register[23].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N5
dffeas \my_regfile|register[24].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~422 (
// Equation(s):
// \my_regfile|data_readRegB[29]~422_combout  = (\my_regfile|register[23].df|dffe_array[29].df|q~q  & (((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~422 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N3
dffeas \my_regfile|register[19].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N17
dffeas \my_regfile|register[20].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~420 (
// Equation(s):
// \my_regfile|data_readRegB[29]~420_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[29].df|q~q  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~420 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N13
dffeas \my_regfile|register[22].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N3
dffeas \my_regfile|register[21].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~421 (
// Equation(s):
// \my_regfile|data_readRegB[29]~421_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[29].df|q~q  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~421 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \my_regfile|register[17].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \my_regfile|register[18].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~419 (
// Equation(s):
// \my_regfile|data_readRegB[29]~419_combout  = (\my_regfile|register[17].df|dffe_array[29].df|q~q  & (((\my_regfile|register[18].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~419 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~423 (
// Equation(s):
// \my_regfile|data_readRegB[29]~423_combout  = (\my_regfile|data_readRegB[29]~422_combout  & (\my_regfile|data_readRegB[29]~420_combout  & (\my_regfile|data_readRegB[29]~421_combout  & \my_regfile|data_readRegB[29]~419_combout )))

	.dataa(\my_regfile|data_readRegB[29]~422_combout ),
	.datab(\my_regfile|data_readRegB[29]~420_combout ),
	.datac(\my_regfile|data_readRegB[29]~421_combout ),
	.datad(\my_regfile|data_readRegB[29]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~423 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \my_regfile|register[30].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \my_regfile|register[31].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~407 (
// Equation(s):
// \my_regfile|data_readRegB[29]~407_combout  = (\my_regfile|register[30].df|dffe_array[29].df|q~q  & (((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~407 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N27
dffeas \my_regfile|register[27].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y25_N1
dffeas \my_regfile|register[28].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~425 (
// Equation(s):
// \my_regfile|data_readRegB[29]~425_combout  = (\my_regfile|d1|d4|and4~combout  & (((!\my_regfile|register[27].df|dffe_array[29].df|q~q  & \my_regfile|d1|d4|and3~combout )) # (!\my_regfile|register[28].df|dffe_array[29].df|q~q ))) # 
// (!\my_regfile|d1|d4|and4~combout  & (!\my_regfile|register[27].df|dffe_array[29].df|q~q  & ((\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~425 .lut_mask = 16'h3B0A;
defparam \my_regfile|data_readRegB[29]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \my_regfile|register[29].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[29]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N15
dffeas \my_regfile|register[25].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \my_regfile|register[26].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~424 (
// Equation(s):
// \my_regfile|data_readRegB[29]~424_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~424 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~426 (
// Equation(s):
// \my_regfile|data_readRegB[29]~426_combout  = (!\my_regfile|data_readRegB[29]~425_combout  & (\my_regfile|data_readRegB[29]~424_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[29]~425_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegB[29]~424_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~426 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegB[29]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \my_regfile|register[5].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~411 (
// Equation(s):
// \my_regfile|data_readRegB[29]~411_combout  = (\my_regfile|register[6].df|dffe_array[29].df|q~q  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~411 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[29]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N23
dffeas \my_regfile|register[11].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N21
dffeas \my_regfile|register[12].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~414 (
// Equation(s):
// \my_regfile|data_readRegB[29]~414_combout  = (\my_regfile|register[11].df|dffe_array[29].df|q~q  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~414 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[29]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[15].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N11
dffeas \my_regfile|register[15].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[16].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N13
dffeas \my_regfile|register[16].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~416 (
// Equation(s):
// \my_regfile|data_readRegB[29]~416_combout  = (\my_regfile|register[15].df|dffe_array[29].df|q~q  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~416 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N11
dffeas \my_regfile|register[14].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N21
dffeas \my_regfile|register[13].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~415 (
// Equation(s):
// \my_regfile|data_readRegB[29]~415_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[29].df|q~q  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~415 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \my_regfile|register[10].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N13
dffeas \my_regfile|register[9].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~413 (
// Equation(s):
// \my_regfile|data_readRegB[29]~413_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[29].df|q~q  & ((\my_regfile|register[10].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~413 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~417 (
// Equation(s):
// \my_regfile|data_readRegB[29]~417_combout  = (\my_regfile|data_readRegB[29]~414_combout  & (\my_regfile|data_readRegB[29]~416_combout  & (\my_regfile|data_readRegB[29]~415_combout  & \my_regfile|data_readRegB[29]~413_combout )))

	.dataa(\my_regfile|data_readRegB[29]~414_combout ),
	.datab(\my_regfile|data_readRegB[29]~416_combout ),
	.datac(\my_regfile|data_readRegB[29]~415_combout ),
	.datad(\my_regfile|data_readRegB[29]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \my_regfile|register[8].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \my_regfile|register[7].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~412 (
// Equation(s):
// \my_regfile|data_readRegB[29]~412_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[29].df|q~q  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~412 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \my_regfile|register[3].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~409 (
// Equation(s):
// \my_regfile|data_readRegB[29]~409_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// ((\my_processor|ctrl_readRegB[1]~15_combout )))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~409 .lut_mask = 16'hBCFF;
defparam \my_regfile|data_readRegB[29]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \my_regfile|register[1].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \my_regfile|register[2].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~408 (
// Equation(s):
// \my_regfile|data_readRegB[29]~408_combout  = (\my_regfile|register[1].df|dffe_array[29].df|q~q  & (((\my_regfile|register[2].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~408 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \my_regfile|register[4].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~410 (
// Equation(s):
// \my_regfile|data_readRegB[29]~410_combout  = (\my_regfile|data_readRegB[29]~409_combout  & (\my_regfile|data_readRegB[29]~408_combout  & ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[29]~409_combout ),
	.datab(\my_regfile|data_readRegB[29]~408_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~410 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[29]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~418 (
// Equation(s):
// \my_regfile|data_readRegB[29]~418_combout  = (\my_regfile|data_readRegB[29]~411_combout  & (\my_regfile|data_readRegB[29]~417_combout  & (\my_regfile|data_readRegB[29]~412_combout  & \my_regfile|data_readRegB[29]~410_combout )))

	.dataa(\my_regfile|data_readRegB[29]~411_combout ),
	.datab(\my_regfile|data_readRegB[29]~417_combout ),
	.datac(\my_regfile|data_readRegB[29]~412_combout ),
	.datad(\my_regfile|data_readRegB[29]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~418 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~427 (
// Equation(s):
// \my_regfile|data_readRegB[29]~427_combout  = (\my_regfile|data_readRegB[29]~423_combout  & (\my_regfile|data_readRegB[29]~407_combout  & (\my_regfile|data_readRegB[29]~426_combout  & \my_regfile|data_readRegB[29]~418_combout )))

	.dataa(\my_regfile|data_readRegB[29]~423_combout ),
	.datab(\my_regfile|data_readRegB[29]~407_combout ),
	.datac(\my_regfile|data_readRegB[29]~426_combout ),
	.datad(\my_regfile|data_readRegB[29]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~427 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~798 (
// Equation(s):
// \my_regfile|data_readRegB[29]~798_combout  = (\my_regfile|data_readRegB[29]~427_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[29]~427_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~798_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~798 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[29]~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[29]~798_combout ,\my_regfile|data_readRegB[28]~449_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[4].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[4].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|third_loop[8].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[4].mux3|or1~1 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|left|fourth_loop[4].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneive_lcell_comb \my_processor|my_alu|left|second_loop[22].mux1|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|left|second_loop[22].mux1|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[23].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|second_loop[22].mux1|or1~1 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|left|second_loop[22].mux1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \my_processor|my_alu|left|first_loop[27].mux0|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~374_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[28]~531_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[27]~374_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[28]~531_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|first_loop[27].mux0|or1~0 .lut_mask = 16'hDF8F;
defparam \my_processor|my_alu|left|first_loop[27].mux0|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~0_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & (((\my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout )) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ))) # 
// (!\my_processor|my_alu|mux4[2]|or1~1_combout  & (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (\my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datac(\my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~0 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|mux4[28]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~1_combout  = (\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (((\my_processor|my_alu|mux4[28]|or1~0_combout )))) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & 
// ((\my_processor|my_alu|mux4[28]|or1~0_combout  & ((\my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[28]|or1~0_combout  & (\my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datac(\my_processor|my_alu|mux4[28]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[16].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~1 .lut_mask = 16'hF2C2;
defparam \my_processor|my_alu|mux4[28]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|alu_opcode[0]~4_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~4_combout  & 
// (\my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout )) # (!\my_processor|alu_opcode[0]~4_combout  & ((\my_processor|my_alu|mux4[28]|or1~1_combout )))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[3].mux3_0|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|mux4[28]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~2 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|mux4[28]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux4[28]|or1~2_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[28]|or1~2_combout  & 
// ((\my_processor|my_alu|left|fourth_loop[4].mux3|or1~1_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|mux4[28]|or1~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|left|fourth_loop[4].mux3|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[28]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~3 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|mux4[28]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_processor|aluinput[28]~58 (
// Equation(s):
// \my_processor|aluinput[28]~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  
// & (\my_regfile|data_readRegB[28]~449_combout )) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|data_readRegB[28]~449_combout ),
	.datac(\my_processor|cmp3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|aluinput[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[28]~58 .lut_mask = 16'hEF40;
defparam \my_processor|aluinput[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder12|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder12|C_out~0_combout  = (\my_regfile|data_readRegA[27]~712_combout  & ((\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[27]~40_combout )))) # 
// (!\my_regfile|data_readRegA[27]~712_combout  & (\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[27]~40_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[27]~40_combout ),
	.datac(\my_regfile|data_readRegA[27]~712_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder11|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder12|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder1|adder12|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder13|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder13|sum~combout  = \my_regfile|data_readRegA[28]~532_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout  $ (\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[28]~532_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[28]~58_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder13|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder13|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder13|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~4_combout  = (\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|alu_opcode[1]~7_combout ) # (\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|alu_opcode[1]~7_combout  & \my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~4 .lut_mask = 16'hFAA0;
defparam \my_processor|my_alu|mux4[28]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \my_processor|my_alu|mux1[28]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[28]|or1~0_combout  = (\my_regfile|data_readRegA[28]~532_combout  & ((\my_processor|aluinput[28]~58_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[28]~532_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|aluinput[28]~58_combout  & \my_processor|alu_opcode~10_combout )))

	.dataa(\my_regfile|data_readRegA[28]~532_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_processor|aluinput[28]~58_combout ),
	.datad(\my_processor|alu_opcode~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[28]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[28]|or1~0 .lut_mask = 16'hB2A0;
defparam \my_processor|my_alu|mux1[28]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder12|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder12|C_out~0_combout  = (\my_regfile|data_readRegA[27]~712_combout  & ((\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[27]~40_combout )))) # 
// (!\my_regfile|data_readRegA[27]~712_combout  & (\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[27]~40_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[27]~712_combout ),
	.datac(\my_processor|aluinput[27]~40_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder11|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder12|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder12|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder13|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder13|sum~combout  = \my_regfile|data_readRegA[28]~532_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout  $ (\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[28]~532_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[28]~58_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder13|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder13|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder13|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & (((\my_processor|my_alu|mux4[28]|or1~4_combout ) # (\my_processor|my_alu|csa|adder2|adder13|sum~combout )))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & 
// (\my_processor|my_alu|mux1[28]|or1~0_combout  & (!\my_processor|my_alu|mux4[28]|or1~4_combout )))

	.dataa(\my_processor|my_alu|mux1[28]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[28]|or1~4_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder13|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~5 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|mux4[28]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[28]|or1~6 (
// Equation(s):
// \my_processor|my_alu|mux4[28]|or1~6_combout  = (\my_processor|my_alu|mux4[28]|or1~4_combout  & ((\my_processor|my_alu|mux4[28]|or1~5_combout  & ((\my_processor|my_alu|csa|adder1|adder13|sum~combout ))) # (!\my_processor|my_alu|mux4[28]|or1~5_combout  & 
// (\my_processor|my_alu|mux4[28]|or1~3_combout )))) # (!\my_processor|my_alu|mux4[28]|or1~4_combout  & (((\my_processor|my_alu|mux4[28]|or1~5_combout ))))

	.dataa(\my_processor|my_alu|mux4[28]|or1~3_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder13|sum~combout ),
	.datac(\my_processor|my_alu|mux4[28]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[28]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[28]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[28]|or1~6 .lut_mask = 16'hCFA0;
defparam \my_processor|my_alu|mux4[28]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \my_processor|data_writeReg[28]~36 (
// Equation(s):
// \my_processor|data_writeReg[28]~36_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & ((\my_processor|my_alu|mux4[28]|or1~6_combout )))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [28]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|mux4[28]|or1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~36 .lut_mask = 16'h7430;
defparam \my_processor|data_writeReg[28]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \my_regfile|register[4].df|dffe_array[28].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~511 (
// Equation(s):
// \my_regfile|data_readRegA[28]~511_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~511 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegA[28]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~510 (
// Equation(s):
// \my_regfile|data_readRegA[28]~510_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[28].df|q~q  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~510 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~512 (
// Equation(s):
// \my_regfile|data_readRegA[28]~512_combout  = (\my_regfile|data_readRegA[28]~511_combout  & (\my_regfile|data_readRegA[28]~510_combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[28]~511_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegA[28]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~512 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[28]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~514 (
// Equation(s):
// \my_regfile|data_readRegA[28]~514_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[28].df|q~q  & ((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~514 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~513 (
// Equation(s):
// \my_regfile|data_readRegA[28]~513_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[28].df|q~q  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~513 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[28]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~515 (
// Equation(s):
// \my_regfile|data_readRegA[28]~515_combout  = (\my_regfile|data_readRegA[28]~514_combout  & \my_regfile|data_readRegA[28]~513_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~514_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[28]~513_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~515 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[28]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~527 (
// Equation(s):
// \my_regfile|data_readRegA[28]~527_combout  = (\my_regfile|register[28].df|dffe_array[28].df|q~q  & (((\my_regfile|register[27].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~527 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~528 (
// Equation(s):
// \my_regfile|data_readRegA[28]~528_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[28].df|q~q  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~528 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~529 (
// Equation(s):
// \my_regfile|data_readRegA[28]~529_combout  = (\my_regfile|data_readRegA[28]~528_combout  & ((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegA[28]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~529 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegA[28]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~526 (
// Equation(s):
// \my_regfile|data_readRegA[28]~526_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[28].df|q~q  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~526 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~523 (
// Equation(s):
// \my_regfile|data_readRegA[28]~523_combout  = (\my_regfile|register[22].df|dffe_array[28].df|q~q  & (((\my_regfile|register[21].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~523 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~521 (
// Equation(s):
// \my_regfile|data_readRegA[28]~521_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~521 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~522 (
// Equation(s):
// \my_regfile|data_readRegA[28]~522_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[28].df|q~q  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~522 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~524 (
// Equation(s):
// \my_regfile|data_readRegA[28]~524_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[28].df|q~q  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~524 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~525 (
// Equation(s):
// \my_regfile|data_readRegA[28]~525_combout  = (\my_regfile|data_readRegA[28]~523_combout  & (\my_regfile|data_readRegA[28]~521_combout  & (\my_regfile|data_readRegA[28]~522_combout  & \my_regfile|data_readRegA[28]~524_combout )))

	.dataa(\my_regfile|data_readRegA[28]~523_combout ),
	.datab(\my_regfile|data_readRegA[28]~521_combout ),
	.datac(\my_regfile|data_readRegA[28]~522_combout ),
	.datad(\my_regfile|data_readRegA[28]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~525 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~530 (
// Equation(s):
// \my_regfile|data_readRegA[28]~530_combout  = (\my_regfile|data_readRegA[28]~527_combout  & (\my_regfile|data_readRegA[28]~529_combout  & (\my_regfile|data_readRegA[28]~526_combout  & \my_regfile|data_readRegA[28]~525_combout )))

	.dataa(\my_regfile|data_readRegA[28]~527_combout ),
	.datab(\my_regfile|data_readRegA[28]~529_combout ),
	.datac(\my_regfile|data_readRegA[28]~526_combout ),
	.datad(\my_regfile|data_readRegA[28]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~530 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~517 (
// Equation(s):
// \my_regfile|data_readRegA[28]~517_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[28].df|q~q  & ((\my_regfile|register[11].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~517 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~516 (
// Equation(s):
// \my_regfile|data_readRegA[28]~516_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[28].df|q~q  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~516 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~518 (
// Equation(s):
// \my_regfile|data_readRegA[28]~518_combout  = (\my_regfile|register[14].df|dffe_array[28].df|q~q  & (((\my_regfile|register[13].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~518 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~519 (
// Equation(s):
// \my_regfile|data_readRegA[28]~519_combout  = (\my_regfile|register[16].df|dffe_array[28].df|q~q  & (((\my_regfile|register[15].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~519 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~520 (
// Equation(s):
// \my_regfile|data_readRegA[28]~520_combout  = (\my_regfile|data_readRegA[28]~517_combout  & (\my_regfile|data_readRegA[28]~516_combout  & (\my_regfile|data_readRegA[28]~518_combout  & \my_regfile|data_readRegA[28]~519_combout )))

	.dataa(\my_regfile|data_readRegA[28]~517_combout ),
	.datab(\my_regfile|data_readRegA[28]~516_combout ),
	.datac(\my_regfile|data_readRegA[28]~518_combout ),
	.datad(\my_regfile|data_readRegA[28]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~520 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~531 (
// Equation(s):
// \my_regfile|data_readRegA[28]~531_combout  = (\my_regfile|data_readRegA[28]~512_combout  & (\my_regfile|data_readRegA[28]~515_combout  & (\my_regfile|data_readRegA[28]~530_combout  & \my_regfile|data_readRegA[28]~520_combout )))

	.dataa(\my_regfile|data_readRegA[28]~512_combout ),
	.datab(\my_regfile|data_readRegA[28]~515_combout ),
	.datac(\my_regfile|data_readRegA[28]~530_combout ),
	.datad(\my_regfile|data_readRegA[28]~520_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~531 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~532 (
// Equation(s):
// \my_regfile|data_readRegA[28]~532_combout  = (\my_regfile|data_readRegA[28]~531_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[28]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~532 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[28]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder13|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder13|C_out~0_combout  = (\my_regfile|data_readRegA[28]~532_combout  & ((\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout )))) # 
// (!\my_regfile|data_readRegA[28]~532_combout  & (\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~532_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[28]~58_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder12|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder13|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder1|adder13|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \my_processor|aluinput[29]~39 (
// Equation(s):
// \my_processor|aluinput[29]~39_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[29]~427_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[29]~427_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[29]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[29]~39 .lut_mask = 16'hF3D1;
defparam \my_processor|aluinput[29]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder14|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder14|sum~combout  = \my_regfile|data_readRegA[29]~486_combout  $ (\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout  $ (\my_processor|aluinput[29]~39_combout  $ (\my_processor|alu_opcode[0]~4_combout )))

	.dataa(\my_regfile|data_readRegA[29]~486_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout ),
	.datac(\my_processor|aluinput[29]~39_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder14|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder14|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder1|adder14|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~0_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & (((!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & 
// ((\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & (\my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout )) # (!\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout  & 
// ((\my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout )))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|first_loop[28].mux0|or1~0_combout ),
	.datac(\my_processor|my_alu|left|zero_for_fourth_loop[1].mux3_0|and2~2_combout ),
	.datad(\my_processor|my_alu|left|second_loop[23].mux1|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~0 .lut_mask = 16'h4F4A;
defparam \my_processor|my_alu|mux4[29]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~1_combout  = (\my_processor|my_alu|mux4[2]|or1~1_combout  & ((\my_processor|my_alu|mux4[29]|or1~0_combout  & ((\my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout ))) # 
// (!\my_processor|my_alu|mux4[29]|or1~0_combout  & (\my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~1_combout  & (((\my_processor|my_alu|mux4[29]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[2]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|first_loop[26].mux0|or1~0_combout ),
	.datac(\my_processor|my_alu|left|third_loop[17].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[29]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|mux4[29]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~2_combout  = (\my_processor|alu_opcode[0]~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout )))) # 
// (!\my_processor|alu_opcode[0]~4_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux4[29]|or1~1_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[2].mux3_0|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[29]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~2 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|mux4[29]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[5].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[5].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|third_loop[9].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[5].mux3|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[5].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[5].mux3|or1~1 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|left|fourth_loop[5].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux4[29]|or1~2_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[29]|or1~2_combout  & 
// ((\my_processor|my_alu|left|fourth_loop[5].mux3|or1~1_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|mux4[29]|or1~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|mux4[29]|or1~2_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[5].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~3 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux4[29]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \my_processor|my_alu|mux1[29]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[29]|or1~0_combout  = (\my_processor|aluinput[29]~39_combout  & ((\my_regfile|data_readRegA[29]~486_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[29]~39_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[29]~486_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_processor|aluinput[29]~39_combout ),
	.datad(\my_regfile|data_readRegA[29]~486_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[29]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[29]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[29]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder13|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder13|C_out~0_combout  = (\my_regfile|data_readRegA[28]~532_combout  & ((\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout )))) # 
// (!\my_regfile|data_readRegA[28]~532_combout  & (\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[28]~58_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[28]~58_combout ),
	.datac(\my_regfile|data_readRegA[28]~532_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder12|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder13|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder2|adder13|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder14|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder14|sum~combout  = \my_processor|aluinput[29]~39_combout  $ (\my_regfile|data_readRegA[29]~486_combout  $ (\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout  $ (\my_processor|alu_opcode[0]~4_combout )))

	.dataa(\my_processor|aluinput[29]~39_combout ),
	.datab(\my_regfile|data_readRegA[29]~486_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder14|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder14|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder2|adder14|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~4_combout  = (\my_processor|my_alu|mux4[28]|or1~4_combout  & (((\my_processor|my_alu|mux4[1]|or1~4_combout )))) # (!\my_processor|my_alu|mux4[28]|or1~4_combout  & ((\my_processor|my_alu|mux4[1]|or1~4_combout  & 
// ((\my_processor|my_alu|csa|adder2|adder14|sum~combout ))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux1[29]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[28]|or1~4_combout ),
	.datab(\my_processor|my_alu|mux1[29]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder14|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~4 .lut_mask = 16'hF4A4;
defparam \my_processor|my_alu|mux4[29]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[29]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[29]|or1~5_combout  = (\my_processor|my_alu|mux4[28]|or1~4_combout  & ((\my_processor|my_alu|mux4[29]|or1~4_combout  & (\my_processor|my_alu|csa|adder1|adder14|sum~combout )) # (!\my_processor|my_alu|mux4[29]|or1~4_combout  & 
// ((\my_processor|my_alu|mux4[29]|or1~3_combout ))))) # (!\my_processor|my_alu|mux4[28]|or1~4_combout  & (((\my_processor|my_alu|mux4[29]|or1~4_combout ))))

	.dataa(\my_processor|my_alu|csa|adder1|adder14|sum~combout ),
	.datab(\my_processor|my_alu|mux4[29]|or1~3_combout ),
	.datac(\my_processor|my_alu|mux4[28]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[29]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[29]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[29]|or1~5 .lut_mask = 16'hAFC0;
defparam \my_processor|my_alu|mux4[29]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~37 (
// Equation(s):
// \my_processor|data_writeReg[29]~37_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[29]|or1~5_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [29]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[29]|or1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~37 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N27
dffeas \my_regfile|register[6].df|dffe_array[29].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~467 (
// Equation(s):
// \my_regfile|data_readRegA[29]~467_combout  = (\my_regfile|register[6].df|dffe_array[29].df|q~q  & (((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~467 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[29]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~468 (
// Equation(s):
// \my_regfile|data_readRegA[29]~468_combout  = (\my_regfile|register[8].df|dffe_array[29].df|q~q  & (((\my_regfile|register[7].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~468 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~469 (
// Equation(s):
// \my_regfile|data_readRegA[29]~469_combout  = (\my_regfile|data_readRegA[29]~467_combout  & \my_regfile|data_readRegA[29]~468_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[29]~467_combout ),
	.datad(\my_regfile|data_readRegA[29]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~469 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[29]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~465 (
// Equation(s):
// \my_regfile|data_readRegA[29]~465_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~465 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegA[29]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~464 (
// Equation(s):
// \my_regfile|data_readRegA[29]~464_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[29].df|q~q  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~464 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~466 (
// Equation(s):
// \my_regfile|data_readRegA[29]~466_combout  = (\my_regfile|data_readRegA[29]~465_combout  & (\my_regfile|data_readRegA[29]~464_combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[29]~465_combout ),
	.datab(\my_regfile|data_readRegA[29]~464_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~466 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[29]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~470 (
// Equation(s):
// \my_regfile|data_readRegA[29]~470_combout  = (\my_regfile|register[10].df|dffe_array[29].df|q~q  & (((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~470 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~473 (
// Equation(s):
// \my_regfile|data_readRegA[29]~473_combout  = (\my_regfile|register[15].df|dffe_array[29].df|q~q  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|d0|d3|and0~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~473 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[29]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~472 (
// Equation(s):
// \my_regfile|data_readRegA[29]~472_combout  = (\my_regfile|register[14].df|dffe_array[29].df|q~q  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d0|d2|and6~combout ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~472 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[29]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~471 (
// Equation(s):
// \my_regfile|data_readRegA[29]~471_combout  = (\my_regfile|register[11].df|dffe_array[29].df|q~q  & (((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~471 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[29]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~474 (
// Equation(s):
// \my_regfile|data_readRegA[29]~474_combout  = (\my_regfile|data_readRegA[29]~470_combout  & (\my_regfile|data_readRegA[29]~473_combout  & (\my_regfile|data_readRegA[29]~472_combout  & \my_regfile|data_readRegA[29]~471_combout )))

	.dataa(\my_regfile|data_readRegA[29]~470_combout ),
	.datab(\my_regfile|data_readRegA[29]~473_combout ),
	.datac(\my_regfile|data_readRegA[29]~472_combout ),
	.datad(\my_regfile|data_readRegA[29]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~474 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~482 (
// Equation(s):
// \my_regfile|data_readRegA[29]~482_combout  = (\my_regfile|register[31].df|dffe_array[29].df|q~q  & (((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~482 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~483 (
// Equation(s):
// \my_regfile|data_readRegA[29]~483_combout  = (\my_regfile|data_readRegA[29]~482_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[29]~482_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~483 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegA[29]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~480 (
// Equation(s):
// \my_regfile|data_readRegA[29]~480_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~481 (
// Equation(s):
// \my_regfile|data_readRegA[29]~481_combout  = (\my_regfile|register[28].df|dffe_array[29].df|q~q  & (((\my_regfile|register[27].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~481 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~477 (
// Equation(s):
// \my_regfile|data_readRegA[29]~477_combout  = (\my_regfile|register[22].df|dffe_array[29].df|q~q  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~477 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~475 (
// Equation(s):
// \my_regfile|data_readRegA[29]~475_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[29].df|q~q  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~475 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[29]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~478 (
// Equation(s):
// \my_regfile|data_readRegA[29]~478_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[29].df|q~q  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~478 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~476 (
// Equation(s):
// \my_regfile|data_readRegA[29]~476_combout  = (\my_regfile|register[20].df|dffe_array[29].df|q~q  & (((\my_regfile|register[19].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~476 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~479 (
// Equation(s):
// \my_regfile|data_readRegA[29]~479_combout  = (\my_regfile|data_readRegA[29]~477_combout  & (\my_regfile|data_readRegA[29]~475_combout  & (\my_regfile|data_readRegA[29]~478_combout  & \my_regfile|data_readRegA[29]~476_combout )))

	.dataa(\my_regfile|data_readRegA[29]~477_combout ),
	.datab(\my_regfile|data_readRegA[29]~475_combout ),
	.datac(\my_regfile|data_readRegA[29]~478_combout ),
	.datad(\my_regfile|data_readRegA[29]~476_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~479 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~484 (
// Equation(s):
// \my_regfile|data_readRegA[29]~484_combout  = (\my_regfile|data_readRegA[29]~483_combout  & (\my_regfile|data_readRegA[29]~480_combout  & (\my_regfile|data_readRegA[29]~481_combout  & \my_regfile|data_readRegA[29]~479_combout )))

	.dataa(\my_regfile|data_readRegA[29]~483_combout ),
	.datab(\my_regfile|data_readRegA[29]~480_combout ),
	.datac(\my_regfile|data_readRegA[29]~481_combout ),
	.datad(\my_regfile|data_readRegA[29]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~485 (
// Equation(s):
// \my_regfile|data_readRegA[29]~485_combout  = (\my_regfile|data_readRegA[29]~469_combout  & (\my_regfile|data_readRegA[29]~466_combout  & (\my_regfile|data_readRegA[29]~474_combout  & \my_regfile|data_readRegA[29]~484_combout )))

	.dataa(\my_regfile|data_readRegA[29]~469_combout ),
	.datab(\my_regfile|data_readRegA[29]~466_combout ),
	.datac(\my_regfile|data_readRegA[29]~474_combout ),
	.datad(\my_regfile|data_readRegA[29]~484_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~485 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~486 (
// Equation(s):
// \my_regfile|data_readRegA[29]~486_combout  = (\my_regfile|data_readRegA[29]~485_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[29]~485_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~486 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegA[29]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder14|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder14|C_out~0_combout  = (\my_regfile|data_readRegA[29]~486_combout  & ((\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout ) # (\my_processor|aluinput[29]~39_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[29]~486_combout  & (\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout  & (\my_processor|aluinput[29]~39_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~486_combout ),
	.datab(\my_processor|aluinput[29]~39_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder13|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder14|C_out~0 .lut_mask = 16'hBE28;
defparam \my_processor|my_alu|csa|adder1|adder14|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder14|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder14|C_out~0_combout  = (\my_regfile|data_readRegA[29]~486_combout  & ((\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout ) # (\my_processor|aluinput[29]~39_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[29]~486_combout  & (\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout  & (\my_processor|aluinput[29]~39_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[29]~39_combout ),
	.datab(\my_regfile|data_readRegA[29]~486_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder13|C_out~0_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder14|C_out~0 .lut_mask = 16'hD4E8;
defparam \my_processor|my_alu|csa|adder2|adder14|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[30]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[30]|or1~1_combout  = \my_processor|my_alu|csa|adder1|adder15|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout )) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout )))))

	.dataa(\my_processor|my_alu|csa|adder1|adder15|sum~2_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder14|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[30]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[30]|or1~1 .lut_mask = 16'h665A;
defparam \my_processor|my_alu|mux4[30]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|mux1[30]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[30]|or1~0_combout  = (\my_regfile|data_readRegA[30]~509_combout  & ((\my_processor|aluinput[30]~38_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_regfile|data_readRegA[30]~509_combout  & (\my_processor|alu_opcode~10_combout  & (!\my_processor|cmp1|ad4~0_combout  & \my_processor|aluinput[30]~38_combout )))

	.dataa(\my_processor|alu_opcode~10_combout ),
	.datab(\my_processor|cmp1|ad4~0_combout ),
	.datac(\my_regfile|data_readRegA[30]~509_combout ),
	.datad(\my_processor|aluinput[30]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[30]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[30]|or1~0 .lut_mask = 16'hF220;
defparam \my_processor|my_alu|mux1[30]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2 (
// Equation(s):
// \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout  = ((\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout  & ((\my_regfile|data_readRegA[30]~508_combout ))) # 
// (!\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout  & (\my_regfile|data_readRegA[31]~462_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~462_combout ),
	.datac(\my_regfile|data_readRegA[30]~508_combout ),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2 .lut_mask = 16'hE4FF;
defparam \my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[22].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[22].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// \my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|first_loop[25].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|left|second_loop[24].mux1|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~0 .lut_mask = 16'hCC40;
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[22].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[22].mux3|or1~1_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~485_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|data_readRegA[30]~508_combout )))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[29]~485_combout ),
	.datab(\my_regfile|data_readRegA[30]~508_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[0]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~1 .lut_mask = 16'hACFF;
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[22].mux3|or1~2 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[22].mux3|or1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|left|fourth_loop[22].mux3|or1~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|left|first_loop[27].mux0|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~2 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[22].mux3|or1~3 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[22].mux3|or1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|left|fourth_loop[22].mux3|or1~0_combout ) # ((\my_processor|my_alu|left|fourth_loop[22].mux3|or1~2_combout ))))

	.dataa(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~2_combout ),
	.datad(\my_processor|my_alu|left|third_loop[18].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~3 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|left|fourth_loop[22].mux3|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \my_processor|my_alu|mux0[30]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux0[30]|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|alu_opcode[0]~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~4_combout  & 
// (\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout )) # (!\my_processor|alu_opcode[0]~4_combout  & ((\my_processor|my_alu|left|fourth_loop[22].mux3|or1~3_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[22].mux3|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux0[30]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux0[30]|or1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|mux0[30]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[6].mux3|or1~0 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|left|second_loop[4].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|second_loop[0].mux1|or1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[6].mux3|or1~0 .lut_mask = 16'hE4E4;
defparam \my_processor|my_alu|left|fourth_loop[6].mux3|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \my_processor|my_alu|left|fourth_loop[6].mux3|or1~1 (
// Equation(s):
// \my_processor|my_alu|left|fourth_loop[6].mux3|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|fourth_loop[6].mux3|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|fourth_loop[6].mux3|or1~1 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|left|fourth_loop[6].mux3|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \my_processor|my_alu|mux0[30]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux0[30]|or1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|mux0[30]|or1~0_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux0[30]|or1~0_combout  & 
// ((\my_processor|my_alu|left|fourth_loop[6].mux3|or1~1_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|mux0[30]|or1~0_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|mux0[30]|or1~0_combout ),
	.datad(\my_processor|my_alu|left|fourth_loop[6].mux3|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux0[30]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux0[30]|or1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux0[30]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[30]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[30]|or1~0_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux0[30]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[30]|or1~0_combout ))))

	.dataa(\my_processor|alu_opcode[2]~5_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux1[30]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux0[30]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[30]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[30]|or1~0 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|mux4[30]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[30]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[30]|or1~2_combout  = (\my_processor|my_alu|mux4[30]|or1~0_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|mux4[30]|or1~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[30]|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[30]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[30]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[30]|or1~2 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|mux4[30]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[30]~38 (
// Equation(s):
// \my_processor|data_writeReg[30]~38_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[30]|or1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|and1~2_combout ),
	.datab(\my_processor|cmp3|ad4~combout ),
	.datac(\my_processor|my_alu|mux4[30]|or1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~38 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N5
dffeas \my_regfile|register[10].df|dffe_array[30].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~38_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~493 (
// Equation(s):
// \my_regfile|data_readRegA[30]~493_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[30].df|q~q  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~493 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~496 (
// Equation(s):
// \my_regfile|data_readRegA[30]~496_combout  = (\my_regfile|register[16].df|dffe_array[30].df|q~q  & (((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~496 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~494 (
// Equation(s):
// \my_regfile|data_readRegA[30]~494_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[30].df|q~q  & ((\my_regfile|register[11].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~494 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~495 (
// Equation(s):
// \my_regfile|data_readRegA[30]~495_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[30].df|q~q  & ((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~495 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~497 (
// Equation(s):
// \my_regfile|data_readRegA[30]~497_combout  = (\my_regfile|data_readRegA[30]~493_combout  & (\my_regfile|data_readRegA[30]~496_combout  & (\my_regfile|data_readRegA[30]~494_combout  & \my_regfile|data_readRegA[30]~495_combout )))

	.dataa(\my_regfile|data_readRegA[30]~493_combout ),
	.datab(\my_regfile|data_readRegA[30]~496_combout ),
	.datac(\my_regfile|data_readRegA[30]~494_combout ),
	.datad(\my_regfile|data_readRegA[30]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~497 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~490 (
// Equation(s):
// \my_regfile|data_readRegA[30]~490_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[30].df|q~q  & ((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~490 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~491 (
// Equation(s):
// \my_regfile|data_readRegA[30]~491_combout  = (\my_regfile|register[8].df|dffe_array[30].df|q~q  & (((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~491 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~492 (
// Equation(s):
// \my_regfile|data_readRegA[30]~492_combout  = (\my_regfile|data_readRegA[30]~490_combout  & \my_regfile|data_readRegA[30]~491_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[30]~490_combout ),
	.datad(\my_regfile|data_readRegA[30]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~492 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[30]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~498 (
// Equation(s):
// \my_regfile|data_readRegA[30]~498_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[30].df|q~q  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~498 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~500 (
// Equation(s):
// \my_regfile|data_readRegA[30]~500_combout  = (\my_regfile|register[22].df|dffe_array[30].df|q~q  & (((\my_regfile|register[21].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~500 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[30]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~501 (
// Equation(s):
// \my_regfile|data_readRegA[30]~501_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[30].df|q~q  & ((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~501 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~499 (
// Equation(s):
// \my_regfile|data_readRegA[30]~499_combout  = (\my_regfile|register[20].df|dffe_array[30].df|q~q  & (((\my_regfile|register[19].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~499 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[30]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~502 (
// Equation(s):
// \my_regfile|data_readRegA[30]~502_combout  = (\my_regfile|data_readRegA[30]~498_combout  & (\my_regfile|data_readRegA[30]~500_combout  & (\my_regfile|data_readRegA[30]~501_combout  & \my_regfile|data_readRegA[30]~499_combout )))

	.dataa(\my_regfile|data_readRegA[30]~498_combout ),
	.datab(\my_regfile|data_readRegA[30]~500_combout ),
	.datac(\my_regfile|data_readRegA[30]~501_combout ),
	.datad(\my_regfile|data_readRegA[30]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~502 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~505 (
// Equation(s):
// \my_regfile|data_readRegA[30]~505_combout  = (\my_regfile|register[31].df|dffe_array[30].df|q~q  & (((\my_regfile|register[30].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~505 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~506 (
// Equation(s):
// \my_regfile|data_readRegA[30]~506_combout  = (\my_regfile|data_readRegA[30]~505_combout  & ((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~506 .lut_mask = 16'hF030;
defparam \my_regfile|data_readRegA[30]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~504 (
// Equation(s):
// \my_regfile|data_readRegA[30]~504_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[30].df|q~q  & ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~504 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~503 (
// Equation(s):
// \my_regfile|data_readRegA[30]~503_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[30].df|q~q  & ((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~503 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~507 (
// Equation(s):
// \my_regfile|data_readRegA[30]~507_combout  = (\my_regfile|data_readRegA[30]~502_combout  & (\my_regfile|data_readRegA[30]~506_combout  & (\my_regfile|data_readRegA[30]~504_combout  & \my_regfile|data_readRegA[30]~503_combout )))

	.dataa(\my_regfile|data_readRegA[30]~502_combout ),
	.datab(\my_regfile|data_readRegA[30]~506_combout ),
	.datac(\my_regfile|data_readRegA[30]~504_combout ),
	.datad(\my_regfile|data_readRegA[30]~503_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~507 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~488 (
// Equation(s):
// \my_regfile|data_readRegA[30]~488_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and4~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~488 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegA[30]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~487 (
// Equation(s):
// \my_regfile|data_readRegA[30]~487_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[30].df|q~q  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~487 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~489 (
// Equation(s):
// \my_regfile|data_readRegA[30]~489_combout  = (\my_regfile|data_readRegA[30]~488_combout  & (\my_regfile|data_readRegA[30]~487_combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[30]~488_combout ),
	.datab(\my_regfile|data_readRegA[30]~487_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~489 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[30]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~508 (
// Equation(s):
// \my_regfile|data_readRegA[30]~508_combout  = (\my_regfile|data_readRegA[30]~497_combout  & (\my_regfile|data_readRegA[30]~492_combout  & (\my_regfile|data_readRegA[30]~507_combout  & \my_regfile|data_readRegA[30]~489_combout )))

	.dataa(\my_regfile|data_readRegA[30]~497_combout ),
	.datab(\my_regfile|data_readRegA[30]~492_combout ),
	.datac(\my_regfile|data_readRegA[30]~507_combout ),
	.datad(\my_regfile|data_readRegA[30]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~508 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~509 (
// Equation(s):
// \my_regfile|data_readRegA[30]~509_combout  = (\my_regfile|data_readRegA[30]~508_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[30]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~509 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegA[30]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder15|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder15|C_out~0_combout  = (\my_regfile|data_readRegA[30]~509_combout  & ((\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[30]~38_combout )))) # 
// (!\my_regfile|data_readRegA[30]~509_combout  & (\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[30]~38_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[30]~509_combout ),
	.datac(\my_processor|aluinput[30]~38_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder14|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder15|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder15|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder2|adder16|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder2|adder16|C_out~0_combout  = (\my_regfile|data_readRegA[31]~463_combout  & ((\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[31]~57_combout )))) # 
// (!\my_regfile|data_readRegA[31]~463_combout  & (\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[31]~57_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|aluinput[31]~57_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder2|adder16|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder2|adder16|C_out~0 .lut_mask = 16'hDE48;
defparam \my_processor|my_alu|csa|adder2|adder16|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|csa|mux4|or1~1 (
// Equation(s):
// \my_processor|my_alu|csa|mux4|or1~1_combout  = \my_processor|aluinput[15]~61_combout  $ (\my_processor|alu_opcode[0]~4_combout )

	.dataa(gnd),
	.datab(\my_processor|aluinput[15]~61_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux4|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux4|or1~1 .lut_mask = 16'h33CC;
defparam \my_processor|my_alu|csa|mux4|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~733 (
// Equation(s):
// \my_regfile|data_readRegA[15]~733_combout  = (\my_regfile|data_readRegA[15]~21_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[15]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~733 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegA[15]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|mux4|or1~0 (
// Equation(s):
// \my_processor|my_alu|csa|mux4|or1~0_combout  = (\my_regfile|data_readRegA[31]~463_combout  & (!\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout  & (\my_processor|aluinput[31]~57_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[31]~463_combout  & (\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout  & (\my_processor|aluinput[31]~57_combout  $ (!\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[31]~57_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_processor|my_alu|csa|adder1|adder15|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux4|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux4|or1~0 .lut_mask = 16'h2148;
defparam \my_processor|my_alu|csa|mux4|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_processor|my_alu|csa|mux4|or1~2 (
// Equation(s):
// \my_processor|my_alu|csa|mux4|or1~2_combout  = (\my_processor|my_alu|csa|mux4|or1~0_combout  & ((\my_processor|my_alu|csa|mux4|or1~1_combout  & ((\my_regfile|data_readRegA[15]~733_combout ) # (\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ))) # 
// (!\my_processor|my_alu|csa|mux4|or1~1_combout  & (\my_regfile|data_readRegA[15]~733_combout  & \my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ))))

	.dataa(\my_processor|my_alu|csa|mux4|or1~1_combout ),
	.datab(\my_regfile|data_readRegA[15]~733_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|mux4|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux4|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux4|or1~2 .lut_mask = 16'hE800;
defparam \my_processor|my_alu|csa|mux4|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_processor|my_alu|csa|mux4|or1~3 (
// Equation(s):
// \my_processor|my_alu|csa|mux4|or1~3_combout  = (\my_processor|my_alu|csa|mux4|or1~2_combout ) # ((!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout  $ 
// (\my_processor|my_alu|csa|adder2|adder16|C_out~0_combout ))))

	.dataa(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ),
	.datac(\my_processor|my_alu|csa|adder2|adder16|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|mux4|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|mux4|or1~3 .lut_mask = 16'hFF14;
defparam \my_processor|my_alu|csa|mux4|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~9 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~9_combout  = (!\my_processor|ctrl_writeReg[0]~11_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & ((!\my_processor|my_alu|csa|mux4|or1~3_combout ) # (!\my_processor|alu_opcode[0]~6_combout ))))

	.dataa(\my_processor|ctrl_writeReg[0]~11_combout ),
	.datab(\my_processor|alu_opcode[0]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|my_alu|csa|mux4|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~9 .lut_mask = 16'h0105;
defparam \my_processor|ctrl_writeReg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[4].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[4].and0~combout  = (\my_processor|ctrl_writeReg[3]~9_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[4].and0~0_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~9_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[4].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[4].and0 .lut_mask = 16'h0A00;
defparam \my_regfile|write0|and_loop[4].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \my_regfile|register[4].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~46 (
// Equation(s):
// \my_regfile|data_readRegA[14]~46_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and4~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~46 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegA[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \my_regfile|register[2].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \my_regfile|register[1].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~45 (
// Equation(s):
// \my_regfile|data_readRegA[14]~45_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[14].df|q~q  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~45 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \my_regfile|register[3].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~47 (
// Equation(s):
// \my_regfile|data_readRegA[14]~47_combout  = (\my_regfile|data_readRegA[14]~46_combout  & (\my_regfile|data_readRegA[14]~45_combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[14]~46_combout ),
	.datab(\my_regfile|data_readRegA[14]~45_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~47 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \my_regfile|register[7].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \my_regfile|register[8].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~49 (
// Equation(s):
// \my_regfile|data_readRegA[14]~49_combout  = (\my_regfile|register[7].df|dffe_array[14].df|q~q  & (((\my_regfile|register[8].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~49 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \my_regfile|register[5].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \my_regfile|register[6].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~48 (
// Equation(s):
// \my_regfile|data_readRegA[14]~48_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[14].df|q~q  & ((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~48 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~50 (
// Equation(s):
// \my_regfile|data_readRegA[14]~50_combout  = (\my_regfile|data_readRegA[14]~49_combout  & \my_regfile|data_readRegA[14]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~49_combout ),
	.datad(\my_regfile|data_readRegA[14]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~50 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N29
dffeas \my_regfile|register[10].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N23
dffeas \my_regfile|register[9].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~51 (
// Equation(s):
// \my_regfile|data_readRegA[14]~51_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[14].df|q~q  & ((\my_regfile|register[9].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~51 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N9
dffeas \my_regfile|register[16].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N11
dffeas \my_regfile|register[15].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~54 (
// Equation(s):
// \my_regfile|data_readRegA[14]~54_combout  = (\my_regfile|register[16].df|dffe_array[14].df|q~q  & (((\my_regfile|register[15].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~54 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N25
dffeas \my_regfile|register[11].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N7
dffeas \my_regfile|register[12].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~52 (
// Equation(s):
// \my_regfile|data_readRegA[14]~52_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[14].df|q~q  & ((\my_regfile|register[11].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~52 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N15
dffeas \my_regfile|register[13].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N25
dffeas \my_regfile|register[14].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~53 (
// Equation(s):
// \my_regfile|data_readRegA[14]~53_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[14].df|q~q  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~53 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~55 (
// Equation(s):
// \my_regfile|data_readRegA[14]~55_combout  = (\my_regfile|data_readRegA[14]~51_combout  & (\my_regfile|data_readRegA[14]~54_combout  & (\my_regfile|data_readRegA[14]~52_combout  & \my_regfile|data_readRegA[14]~53_combout )))

	.dataa(\my_regfile|data_readRegA[14]~51_combout ),
	.datab(\my_regfile|data_readRegA[14]~54_combout ),
	.datac(\my_regfile|data_readRegA[14]~52_combout ),
	.datad(\my_regfile|data_readRegA[14]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~55 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N5
dffeas \my_regfile|register[28].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N7
dffeas \my_regfile|register[27].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~62 (
// Equation(s):
// \my_regfile|data_readRegA[14]~62_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[14].df|q~q  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~62 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \my_regfile|register[25].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \my_regfile|register[26].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~61 (
// Equation(s):
// \my_regfile|data_readRegA[14]~61_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[14].df|q~q  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~61 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N19
dffeas \my_regfile|register[30].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~63 (
// Equation(s):
// \my_regfile|data_readRegA[14]~63_combout  = (\my_regfile|register[31].df|dffe_array[14].df|q~q  & (((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~63 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \my_regfile|register[29].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~64 (
// Equation(s):
// \my_regfile|data_readRegA[14]~64_combout  = (\my_regfile|data_readRegA[14]~63_combout  & ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[14]~63_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~64 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegA[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N23
dffeas \my_regfile|register[17].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N5
dffeas \my_regfile|register[18].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~56 (
// Equation(s):
// \my_regfile|data_readRegA[14]~56_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[14].df|q~q  & ((\my_regfile|register[17].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~56 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \my_regfile|register[20].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \my_regfile|register[19].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~57 (
// Equation(s):
// \my_regfile|data_readRegA[14]~57_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[14].df|q~q  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~57 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \my_regfile|register[21].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \my_regfile|register[22].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~58 (
// Equation(s):
// \my_regfile|data_readRegA[14]~58_combout  = (\my_regfile|register[21].df|dffe_array[14].df|q~q  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~58 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N29
dffeas \my_regfile|register[24].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N7
dffeas \my_regfile|register[23].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~59 (
// Equation(s):
// \my_regfile|data_readRegA[14]~59_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[14].df|q~q  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~59 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~60 (
// Equation(s):
// \my_regfile|data_readRegA[14]~60_combout  = (\my_regfile|data_readRegA[14]~56_combout  & (\my_regfile|data_readRegA[14]~57_combout  & (\my_regfile|data_readRegA[14]~58_combout  & \my_regfile|data_readRegA[14]~59_combout )))

	.dataa(\my_regfile|data_readRegA[14]~56_combout ),
	.datab(\my_regfile|data_readRegA[14]~57_combout ),
	.datac(\my_regfile|data_readRegA[14]~58_combout ),
	.datad(\my_regfile|data_readRegA[14]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~60 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~65 (
// Equation(s):
// \my_regfile|data_readRegA[14]~65_combout  = (\my_regfile|data_readRegA[14]~62_combout  & (\my_regfile|data_readRegA[14]~61_combout  & (\my_regfile|data_readRegA[14]~64_combout  & \my_regfile|data_readRegA[14]~60_combout )))

	.dataa(\my_regfile|data_readRegA[14]~62_combout ),
	.datab(\my_regfile|data_readRegA[14]~61_combout ),
	.datac(\my_regfile|data_readRegA[14]~64_combout ),
	.datad(\my_regfile|data_readRegA[14]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~66 (
// Equation(s):
// \my_regfile|data_readRegA[14]~66_combout  = (\my_regfile|data_readRegA[14]~47_combout  & (\my_regfile|data_readRegA[14]~50_combout  & (\my_regfile|data_readRegA[14]~55_combout  & \my_regfile|data_readRegA[14]~65_combout )))

	.dataa(\my_regfile|data_readRegA[14]~47_combout ),
	.datab(\my_regfile|data_readRegA[14]~50_combout ),
	.datac(\my_regfile|data_readRegA[14]~55_combout ),
	.datad(\my_regfile|data_readRegA[14]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~721 (
// Equation(s):
// \my_regfile|data_readRegA[14]~721_combout  = (\my_regfile|data_readRegA[14]~66_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[14]~66_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~721 .lut_mask = 16'hCFCF;
defparam \my_regfile|data_readRegA[14]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder14|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder14|C_out~0_combout  = (\my_regfile|data_readRegA[13]~720_combout  & ((\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout ) # (\my_processor|aluinput[13]~37_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[13]~720_combout  & (\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout  & (\my_processor|aluinput[13]~37_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[13]~37_combout ),
	.datab(\my_regfile|data_readRegA[13]~720_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder13|C_out~0_combout ),
	.datad(\my_processor|alu_opcode[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder14|C_out~0 .lut_mask = 16'hD4E8;
defparam \my_processor|my_alu|csa|adder3|adder14|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder15|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder15|sum~combout  = \my_regfile|data_readRegA[14]~721_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[14]~36_combout  $ (\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout )))

	.dataa(\my_regfile|data_readRegA[14]~721_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_processor|aluinput[14]~36_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder15|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder15|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder15|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|mux1[14]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[14]|or1~0_combout  = (\my_regfile|data_readRegA[14]~721_combout  & ((\my_processor|aluinput[14]~36_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_regfile|data_readRegA[14]~721_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_processor|aluinput[14]~36_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|alu_opcode~10_combout ),
	.datac(\my_regfile|data_readRegA[14]~721_combout ),
	.datad(\my_processor|aluinput[14]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[14]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[14]|or1~0 .lut_mask = 16'hF440;
defparam \my_processor|my_alu|mux1[14]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|left|fourth_loop[6].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[10].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[14]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[14]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[1]|or1~0_combout ) # ((\my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2~combout )))) # 
// (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout )))

	.dataa(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datac(\my_processor|my_alu|right|third_loop[13].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|left|zero_for_fifth_loop[14].mux4_0|and2~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[14]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[14]|or1~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|mux4[14]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_processor|my_alu|mux4[14]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[14]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~0_combout  & ((\my_processor|my_alu|mux4[14]|or1~0_combout  & (\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout )) # 
// (!\my_processor|my_alu|mux4[14]|or1~0_combout  & ((\my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout ))))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (((\my_processor|my_alu|mux4[14]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[1].mux3_0|or1~2_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datac(\my_processor|my_alu|right|third_loop[5].mux2|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[14]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[14]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[14]|or1~1 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|mux4[14]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[14]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[14]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & ((\my_processor|my_alu|mux4[14]|or1~1_combout ))) # (!\my_processor|alu_opcode[2]~5_combout  & 
// (\my_processor|my_alu|mux1[14]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux1[14]|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|alu_opcode[2]~5_combout ),
	.datad(\my_processor|my_alu|mux4[14]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[14]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[14]|or1~2 .lut_mask = 16'h3202;
defparam \my_processor|my_alu|mux4[14]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_processor|my_alu|mux4[14]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[14]|or1~3_combout  = (\my_processor|my_alu|mux4[14]|or1~2_combout ) # ((\my_processor|my_alu|csa|adder3|adder15|sum~combout  & \my_processor|my_alu|mux4[1]|or1~4_combout ))

	.dataa(\my_processor|my_alu|csa|adder3|adder15|sum~combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|mux4[14]|or1~2_combout ),
	.datad(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[14]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[14]|or1~3 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|mux4[14]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~795 (
// Equation(s):
// \my_regfile|data_readRegB[14]~795_combout  = (\my_regfile|data_readRegB[14]~318_combout ) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[14]~318_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~795_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~795 .lut_mask = 16'hFF55;
defparam \my_regfile|data_readRegB[14]~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|cmp2|ad4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[15]~733_combout ,\my_regfile|data_readRegB[14]~795_combout }),
	.portaaddr({\my_processor|my_alu|mux4[11]|or1~8_combout ,\my_processor|my_alu|mux4[10]|or1~3_combout ,\my_processor|my_alu|mux4[9]|or1~3_combout ,\my_processor|my_alu|mux4[8]|or1~3_combout ,\my_processor|my_alu|mux4[7]|or1~7_combout ,
\my_processor|my_alu|mux4[6]|or1~3_combout ,\my_processor|my_alu|mux4[5]|or1~3_combout ,\my_processor|my_alu|mux4[4]|or1~3_combout ,\my_processor|my_alu|mux4[3]|or1~4_combout ,\my_processor|my_alu|mux4[2]|or1~7_combout ,
\my_processor|my_alu|mux4[1]|or1~10_combout ,\my_processor|my_alu|mux4[0]|or1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[14]~22 (
// Equation(s):
// \my_processor|data_writeReg[14]~22_combout  = (\my_processor|cmp3|ad4~combout  & (\my_processor|my_alu|mux4[14]|or1~3_combout  & (!\my_processor|and1~2_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [14]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|my_alu|mux4[14]|or1~3_combout ),
	.datac(\my_processor|and1~2_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~22 .lut_mask = 16'h5D08;
defparam \my_processor|data_writeReg[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \my_regfile|register[31].df|dffe_array[14].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~316 (
// Equation(s):
// \my_regfile|data_readRegB[14]~316_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[14].df|q~q  & ((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~316 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~315 (
// Equation(s):
// \my_regfile|data_readRegB[14]~315_combout  = (\my_regfile|register[29].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d0|and1~5_combout ) # (!\my_regfile|d1|d2|and5~0_combout ))

	.dataa(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~315 .lut_mask = 16'hBBFF;
defparam \my_regfile|data_readRegB[14]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~313 (
// Equation(s):
// \my_regfile|data_readRegB[14]~313_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[14].df|q~q  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~313 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~314 (
// Equation(s):
// \my_regfile|data_readRegB[14]~314_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[14].df|q~q  & ((\my_regfile|register[28].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~314 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~317 (
// Equation(s):
// \my_regfile|data_readRegB[14]~317_combout  = (\my_regfile|data_readRegB[14]~316_combout  & (\my_regfile|data_readRegB[14]~315_combout  & (\my_regfile|data_readRegB[14]~313_combout  & \my_regfile|data_readRegB[14]~314_combout )))

	.dataa(\my_regfile|data_readRegB[14]~316_combout ),
	.datab(\my_regfile|data_readRegB[14]~315_combout ),
	.datac(\my_regfile|data_readRegB[14]~313_combout ),
	.datad(\my_regfile|data_readRegB[14]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~317 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~305 (
// Equation(s):
// \my_regfile|data_readRegB[14]~305_combout  = (\my_regfile|register[13].df|dffe_array[14].df|q~q  & (((\my_regfile|register[14].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~305 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~306 (
// Equation(s):
// \my_regfile|data_readRegB[14]~306_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[14].df|q~q  & ((\my_regfile|register[15].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~306 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~303 (
// Equation(s):
// \my_regfile|data_readRegB[14]~303_combout  = (\my_regfile|register[9].df|dffe_array[14].df|q~q  & (((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~303 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~304 (
// Equation(s):
// \my_regfile|data_readRegB[14]~304_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[14].df|q~q  & ((\my_regfile|register[11].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~304 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~307 (
// Equation(s):
// \my_regfile|data_readRegB[14]~307_combout  = (\my_regfile|data_readRegB[14]~305_combout  & (\my_regfile|data_readRegB[14]~306_combout  & (\my_regfile|data_readRegB[14]~303_combout  & \my_regfile|data_readRegB[14]~304_combout )))

	.dataa(\my_regfile|data_readRegB[14]~305_combout ),
	.datab(\my_regfile|data_readRegB[14]~306_combout ),
	.datac(\my_regfile|data_readRegB[14]~303_combout ),
	.datad(\my_regfile|data_readRegB[14]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~307 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~298 (
// Equation(s):
// \my_regfile|data_readRegB[14]~298_combout  = (\my_processor|ctrl_readRegB[1]~15_combout ) # ((\my_processor|ctrl_readRegB[0]~17_combout ) # ((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and4~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~298 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[14]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~299 (
// Equation(s):
// \my_regfile|data_readRegB[14]~299_combout  = (\my_regfile|data_readRegB[14]~298_combout  & (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegB[14]~298_combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~299 .lut_mask = 16'h2022;
defparam \my_regfile|data_readRegB[14]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~301 (
// Equation(s):
// \my_regfile|data_readRegB[14]~301_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[14].df|q~q  & ((\my_regfile|register[8].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~301 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~300 (
// Equation(s):
// \my_regfile|data_readRegB[14]~300_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[14].df|q~q  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~300 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~297 (
// Equation(s):
// \my_regfile|data_readRegB[14]~297_combout  = (\my_regfile|register[1].df|dffe_array[14].df|q~q  & (((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~297 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~302 (
// Equation(s):
// \my_regfile|data_readRegB[14]~302_combout  = (\my_regfile|data_readRegB[14]~299_combout  & (\my_regfile|data_readRegB[14]~301_combout  & (\my_regfile|data_readRegB[14]~300_combout  & \my_regfile|data_readRegB[14]~297_combout )))

	.dataa(\my_regfile|data_readRegB[14]~299_combout ),
	.datab(\my_regfile|data_readRegB[14]~301_combout ),
	.datac(\my_regfile|data_readRegB[14]~300_combout ),
	.datad(\my_regfile|data_readRegB[14]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~302 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~311 (
// Equation(s):
// \my_regfile|data_readRegB[14]~311_combout  = (\my_regfile|register[23].df|dffe_array[14].df|q~q  & (((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~311 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~310 (
// Equation(s):
// \my_regfile|data_readRegB[14]~310_combout  = (\my_regfile|register[21].df|dffe_array[14].df|q~q  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~310 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[14]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~308 (
// Equation(s):
// \my_regfile|data_readRegB[14]~308_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[14].df|q~q  & ((\my_regfile|register[17].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~308 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~309 (
// Equation(s):
// \my_regfile|data_readRegB[14]~309_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[14].df|q~q  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~309 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~312 (
// Equation(s):
// \my_regfile|data_readRegB[14]~312_combout  = (\my_regfile|data_readRegB[14]~311_combout  & (\my_regfile|data_readRegB[14]~310_combout  & (\my_regfile|data_readRegB[14]~308_combout  & \my_regfile|data_readRegB[14]~309_combout )))

	.dataa(\my_regfile|data_readRegB[14]~311_combout ),
	.datab(\my_regfile|data_readRegB[14]~310_combout ),
	.datac(\my_regfile|data_readRegB[14]~308_combout ),
	.datad(\my_regfile|data_readRegB[14]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~312 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~318 (
// Equation(s):
// \my_regfile|data_readRegB[14]~318_combout  = (\my_regfile|data_readRegB[14]~317_combout  & (\my_regfile|data_readRegB[14]~307_combout  & (\my_regfile|data_readRegB[14]~302_combout  & \my_regfile|data_readRegB[14]~312_combout )))

	.dataa(\my_regfile|data_readRegB[14]~317_combout ),
	.datab(\my_regfile|data_readRegB[14]~307_combout ),
	.datac(\my_regfile|data_readRegB[14]~302_combout ),
	.datad(\my_regfile|data_readRegB[14]~312_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~318 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \my_processor|aluinput[14]~36 (
// Equation(s):
// \my_processor|aluinput[14]~36_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[14]~318_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|data_readRegB[14]~318_combout ),
	.datad(\my_processor|c1|ad4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[14]~36 .lut_mask = 16'hCCF5;
defparam \my_processor|aluinput[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder15|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder15|C_out~0_combout  = (\my_regfile|data_readRegA[14]~721_combout  & ((\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout ) # (\my_processor|aluinput[14]~36_combout  $ (\my_processor|alu_opcode[0]~4_combout )))) # 
// (!\my_regfile|data_readRegA[14]~721_combout  & (\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout  & (\my_processor|aluinput[14]~36_combout  $ (\my_processor|alu_opcode[0]~4_combout ))))

	.dataa(\my_processor|aluinput[14]~36_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[14]~721_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder14|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder15|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder3|adder15|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder16|sum (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder16|sum~combout  = \my_processor|aluinput[15]~61_combout  $ (\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (\my_regfile|data_readRegA[15]~733_combout )))

	.dataa(\my_processor|aluinput[15]~61_combout ),
	.datab(\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ),
	.datac(\my_processor|alu_opcode[0]~4_combout ),
	.datad(\my_regfile|data_readRegA[15]~733_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder16|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder16|sum .lut_mask = 16'h6996;
defparam \my_processor|my_alu|csa|adder3|adder16|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2 (
// Equation(s):
// \my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout )))))

	.dataa(\my_processor|my_alu|left|fourth_loop[7].mux3|or1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|left|third_loop[11].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2 .lut_mask = 16'h2320;
defparam \my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|mux4[15]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[15]|or1~0_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & (((\my_processor|my_alu|mux4[1]|or1~0_combout )))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[1]|or1~0_combout  & 
// ((\my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~0_combout  & (\my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|right|third_loop[12].mux2|or1~0_combout ),
	.datab(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~0_combout ),
	.datad(\my_processor|my_alu|right|third_loop[4].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[15]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[15]|or1~0 .lut_mask = 16'hF2C2;
defparam \my_processor|my_alu|mux4[15]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[15]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[15]|or1~1_combout  = (\my_processor|my_alu|mux4[1]|or1~1_combout  & ((\my_processor|my_alu|mux4[15]|or1~0_combout  & ((\my_regfile|data_readRegA[31]~463_combout ))) # (!\my_processor|my_alu|mux4[15]|or1~0_combout  & 
// (\my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2~combout )))) # (!\my_processor|my_alu|mux4[1]|or1~1_combout  & (((\my_processor|my_alu|mux4[15]|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[1]|or1~1_combout ),
	.datab(\my_processor|my_alu|left|zero_for_fifth_loop[15].mux4_0|and2~combout ),
	.datac(\my_processor|my_alu|mux4[15]|or1~0_combout ),
	.datad(\my_regfile|data_readRegA[31]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[15]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[15]|or1~1 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|mux4[15]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_processor|my_alu|mux1[15]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[15]|or1~0_combout  = (\my_processor|aluinput[15]~61_combout  & ((\my_regfile|data_readRegA[15]~733_combout ) # ((\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))) # 
// (!\my_processor|aluinput[15]~61_combout  & (\my_regfile|data_readRegA[15]~733_combout  & (\my_processor|alu_opcode~10_combout  & !\my_processor|cmp1|ad4~0_combout )))

	.dataa(\my_processor|aluinput[15]~61_combout ),
	.datab(\my_regfile|data_readRegA[15]~733_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_processor|cmp1|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[15]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[15]|or1~0 .lut_mask = 16'h88E8;
defparam \my_processor|my_alu|mux1[15]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \my_processor|my_alu|mux4[15]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[15]|or1~2_combout  = (!\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|alu_opcode[2]~5_combout  & (\my_processor|my_alu|mux4[15]|or1~1_combout )) # (!\my_processor|alu_opcode[2]~5_combout  & 
// ((\my_processor|my_alu|mux1[15]|or1~0_combout )))))

	.dataa(\my_processor|my_alu|mux4[15]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux1[15]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datad(\my_processor|alu_opcode[2]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[15]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[15]|or1~2 .lut_mask = 16'h0A0C;
defparam \my_processor|my_alu|mux4[15]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[15]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[15]|or1~3_combout  = (\my_processor|my_alu|mux4[15]|or1~2_combout ) # ((\my_processor|my_alu|mux4[1]|or1~4_combout  & \my_processor|my_alu|csa|adder3|adder16|sum~combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder16|sum~combout ),
	.datad(\my_processor|my_alu|mux4[15]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[15]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[15]|or1~3 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|mux4[15]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~23 (
// Equation(s):
// \my_processor|data_writeReg[15]~23_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[15]|or1~3_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [15]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[15]|or1~3_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~23 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \my_regfile|register[4].df|dffe_array[15].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~713 (
// Equation(s):
// \my_regfile|data_readRegB[15]~713_combout  = ((\my_processor|ctrl_readRegB[0]~17_combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_processor|ctrl_readRegB[0]~17_combout  & 
// (\my_processor|ctrl_readRegB[1]~15_combout ))) # (!\my_regfile|d1|d1|and0~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~713 .lut_mask = 16'hE6FF;
defparam \my_regfile|data_readRegB[15]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~712 (
// Equation(s):
// \my_regfile|data_readRegB[15]~712_combout  = (\my_regfile|register[2].df|dffe_array[15].df|q~q  & (((\my_regfile|register[1].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~712 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~714 (
// Equation(s):
// \my_regfile|data_readRegB[15]~714_combout  = (\my_regfile|data_readRegB[15]~713_combout  & (\my_regfile|data_readRegB[15]~712_combout  & ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|data_readRegB[15]~713_combout ),
	.datad(\my_regfile|data_readRegB[15]~712_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~714 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[15]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~716 (
// Equation(s):
// \my_regfile|data_readRegB[15]~716_combout  = (\my_regfile|register[7].df|dffe_array[15].df|q~q  & (((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~716 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~715 (
// Equation(s):
// \my_regfile|data_readRegB[15]~715_combout  = (\my_regfile|register[5].df|dffe_array[15].df|q~q  & (((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~715 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~719 (
// Equation(s):
// \my_regfile|data_readRegB[15]~719_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[15].df|q~q  & ((\my_regfile|register[14].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d2|and6~combout ),
	.datad(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~719 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[15]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~717 (
// Equation(s):
// \my_regfile|data_readRegB[15]~717_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[15].df|q~q  & ((\my_regfile|register[9].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~717 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~720 (
// Equation(s):
// \my_regfile|data_readRegB[15]~720_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[15].df|q~q  & ((\my_regfile|register[15].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~720 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~718 (
// Equation(s):
// \my_regfile|data_readRegB[15]~718_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[15].df|q~q  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~718 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~721 (
// Equation(s):
// \my_regfile|data_readRegB[15]~721_combout  = (\my_regfile|data_readRegB[15]~719_combout  & (\my_regfile|data_readRegB[15]~717_combout  & (\my_regfile|data_readRegB[15]~720_combout  & \my_regfile|data_readRegB[15]~718_combout )))

	.dataa(\my_regfile|data_readRegB[15]~719_combout ),
	.datab(\my_regfile|data_readRegB[15]~717_combout ),
	.datac(\my_regfile|data_readRegB[15]~720_combout ),
	.datad(\my_regfile|data_readRegB[15]~718_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~721 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~722 (
// Equation(s):
// \my_regfile|data_readRegB[15]~722_combout  = (\my_regfile|data_readRegB[15]~714_combout  & (\my_regfile|data_readRegB[15]~716_combout  & (\my_regfile|data_readRegB[15]~715_combout  & \my_regfile|data_readRegB[15]~721_combout )))

	.dataa(\my_regfile|data_readRegB[15]~714_combout ),
	.datab(\my_regfile|data_readRegB[15]~716_combout ),
	.datac(\my_regfile|data_readRegB[15]~715_combout ),
	.datad(\my_regfile|data_readRegB[15]~721_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~722 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~728 (
// Equation(s):
// \my_regfile|data_readRegB[15]~728_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[15].df|q~q  & ((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~728 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~729 (
// Equation(s):
// \my_regfile|data_readRegB[15]~729_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[15].df|q~q  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~729 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~730 (
// Equation(s):
// \my_regfile|data_readRegB[15]~730_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[15].df|q~q  & ((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~730 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~731 (
// Equation(s):
// \my_regfile|data_readRegB[15]~731_combout  = (\my_regfile|data_readRegB[15]~730_combout  & ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|data_readRegB[15]~730_combout ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~731 .lut_mask = 16'hC0F0;
defparam \my_regfile|data_readRegB[15]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~724 (
// Equation(s):
// \my_regfile|data_readRegB[15]~724_combout  = (\my_regfile|register[19].df|dffe_array[15].df|q~q  & (((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~724 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~725 (
// Equation(s):
// \my_regfile|data_readRegB[15]~725_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[15].df|q~q  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~725 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~723 (
// Equation(s):
// \my_regfile|data_readRegB[15]~723_combout  = (\my_regfile|register[17].df|dffe_array[15].df|q~q  & (((\my_regfile|register[18].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~723 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~726 (
// Equation(s):
// \my_regfile|data_readRegB[15]~726_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[15].df|q~q  & ((\my_regfile|register[23].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~726 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~727 (
// Equation(s):
// \my_regfile|data_readRegB[15]~727_combout  = (\my_regfile|data_readRegB[15]~724_combout  & (\my_regfile|data_readRegB[15]~725_combout  & (\my_regfile|data_readRegB[15]~723_combout  & \my_regfile|data_readRegB[15]~726_combout )))

	.dataa(\my_regfile|data_readRegB[15]~724_combout ),
	.datab(\my_regfile|data_readRegB[15]~725_combout ),
	.datac(\my_regfile|data_readRegB[15]~723_combout ),
	.datad(\my_regfile|data_readRegB[15]~726_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~727 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~732 (
// Equation(s):
// \my_regfile|data_readRegB[15]~732_combout  = (\my_regfile|data_readRegB[15]~728_combout  & (\my_regfile|data_readRegB[15]~729_combout  & (\my_regfile|data_readRegB[15]~731_combout  & \my_regfile|data_readRegB[15]~727_combout )))

	.dataa(\my_regfile|data_readRegB[15]~728_combout ),
	.datab(\my_regfile|data_readRegB[15]~729_combout ),
	.datac(\my_regfile|data_readRegB[15]~731_combout ),
	.datad(\my_regfile|data_readRegB[15]~727_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~732 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~733 (
// Equation(s):
// \my_regfile|data_readRegB[15]~733_combout  = ((\my_regfile|data_readRegB[15]~722_combout  & \my_regfile|data_readRegB[15]~732_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[15]~722_combout ),
	.datad(\my_regfile|data_readRegB[15]~732_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~733 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegB[15]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_processor|aluinput[15]~61 (
// Equation(s):
// \my_processor|aluinput[15]~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  
// & (\my_regfile|data_readRegB[15]~733_combout )) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\my_regfile|data_readRegB[15]~733_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput[15]~61 .lut_mask = 16'hCACC;
defparam \my_processor|aluinput[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_processor|my_alu|csa|adder3|adder16|C_out~0 (
// Equation(s):
// \my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  = (\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout  & ((\my_regfile|data_readRegA[15]~733_combout ) # (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[15]~61_combout )))) # 
// (!\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout  & (\my_regfile|data_readRegA[15]~733_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[15]~61_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_processor|aluinput[15]~61_combout ),
	.datac(\my_processor|my_alu|csa|adder3|adder15|C_out~0_combout ),
	.datad(\my_regfile|data_readRegA[15]~733_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder3|adder16|C_out~0 .lut_mask = 16'hF660;
defparam \my_processor|my_alu|csa|adder3|adder16|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_processor|and1~3 (
// Equation(s):
// \my_processor|and1~3_combout  = (\my_regfile|data_readRegA[31]~463_combout  & (!\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (\my_processor|aluinput[31]~57_combout )))) # 
// (!\my_regfile|data_readRegA[31]~463_combout  & (\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout  & (\my_processor|alu_opcode[0]~4_combout  $ (!\my_processor|aluinput[31]~57_combout ))))

	.dataa(\my_processor|alu_opcode[0]~4_combout ),
	.datab(\my_regfile|data_readRegA[31]~463_combout ),
	.datac(\my_processor|aluinput[31]~57_combout ),
	.datad(\my_processor|my_alu|csa|adder2|adder15|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|and1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|and1~3 .lut_mask = 16'h2148;
defparam \my_processor|and1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_processor|and1~2 (
// Equation(s):
// \my_processor|and1~2_combout  = (\my_processor|alu_opcode[0]~6_combout  & ((\my_processor|my_alu|csa|mux4|or1~2_combout ) # ((!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & \my_processor|and1~3_combout ))))

	.dataa(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.datab(\my_processor|alu_opcode[0]~6_combout ),
	.datac(\my_processor|and1~3_combout ),
	.datad(\my_processor|my_alu|csa|mux4|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|and1~2 .lut_mask = 16'hCC40;
defparam \my_processor|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|mux1[24]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux1[24]|or1~0_combout  = (\my_processor|aluinput[24]~42_combout  & ((\my_regfile|data_readRegA[24]~730_combout ) # ((!\my_processor|cmp1|ad4~0_combout  & \my_processor|alu_opcode~10_combout )))) # 
// (!\my_processor|aluinput[24]~42_combout  & (!\my_processor|cmp1|ad4~0_combout  & (\my_processor|alu_opcode~10_combout  & \my_regfile|data_readRegA[24]~730_combout )))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|aluinput[24]~42_combout ),
	.datac(\my_processor|alu_opcode~10_combout ),
	.datad(\my_regfile|data_readRegA[24]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux1[24]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux1[24]|or1~0 .lut_mask = 16'hDC40;
defparam \my_processor|my_alu|mux1[24]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~3 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~3_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & (((\my_processor|my_alu|mux4[2]|or1~4_combout )))) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux4[2]|or1~4_combout  & 
// (\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout )) # (!\my_processor|my_alu|mux4[2]|or1~4_combout  & ((\my_processor|my_alu|mux1[24]|or1~0_combout )))))

	.dataa(\my_processor|my_alu|right|zero_for_fourth_loop[7].mux3_0|or1~3_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux1[24]|or1~0_combout ),
	.datad(\my_processor|my_alu|mux4[2]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~3 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|mux4[24]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~1 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~1_combout  = (\my_processor|my_alu|mux4[7]|or1~2_combout  & (((\my_processor|my_alu|mux4[7]|or1~3_combout )))) # (!\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|mux4[7]|or1~3_combout  & 
// ((\my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ))) # (!\my_processor|my_alu|mux4[7]|or1~3_combout  & (\my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ))))

	.dataa(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datab(\my_processor|my_alu|left|second_loop[22].mux1|or1~1_combout ),
	.datac(\my_processor|my_alu|left|second_loop[18].mux1|or1~1_combout ),
	.datad(\my_processor|my_alu|mux4[7]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~1 .lut_mask = 16'hFA44;
defparam \my_processor|my_alu|mux4[24]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~2 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~2_combout  = (\my_processor|my_alu|mux4[24]|or1~1_combout  & (((\my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout )) # (!\my_processor|my_alu|mux4[7]|or1~2_combout ))) # 
// (!\my_processor|my_alu|mux4[24]|or1~1_combout  & (\my_processor|my_alu|mux4[7]|or1~2_combout  & ((\my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout ))))

	.dataa(\my_processor|my_alu|mux4[24]|or1~1_combout ),
	.datab(\my_processor|my_alu|mux4[7]|or1~2_combout ),
	.datac(\my_processor|my_alu|left|fourth_loop[0].mux3|or1~0_combout ),
	.datad(\my_processor|my_alu|left|third_loop[12].mux2|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~2 .lut_mask = 16'hE6A2;
defparam \my_processor|my_alu|mux4[24]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~4 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~4_combout  = (\my_processor|my_alu|mux4[2]|or1~0_combout  & ((\my_processor|my_alu|mux4[24]|or1~3_combout  & (\my_regfile|data_readRegA[31]~463_combout )) # (!\my_processor|my_alu|mux4[24]|or1~3_combout  & 
// ((\my_processor|my_alu|mux4[24]|or1~2_combout ))))) # (!\my_processor|my_alu|mux4[2]|or1~0_combout  & (((\my_processor|my_alu|mux4[24]|or1~3_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_processor|my_alu|mux4[2]|or1~0_combout ),
	.datac(\my_processor|my_alu|mux4[24]|or1~3_combout ),
	.datad(\my_processor|my_alu|mux4[24]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~4 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|mux4[24]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \my_processor|my_alu|csa|adder1|adder9|sum~2 (
// Equation(s):
// \my_processor|my_alu|csa|adder1|adder9|sum~2_combout  = \my_processor|aluinput[24]~42_combout  $ (\my_processor|alu_opcode[0]~4_combout  $ (((\my_regfile|data_readRegA[24]~440_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_processor|aluinput[24]~42_combout ),
	.datab(\my_processor|alu_opcode[0]~4_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[24]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|csa|adder1|adder9|sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|csa|adder1|adder9|sum~2 .lut_mask = 16'h9969;
defparam \my_processor|my_alu|csa|adder1|adder9|sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~0 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~0_combout  = \my_processor|my_alu|csa|adder1|adder9|sum~2_combout  $ (((\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & ((\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ))) # 
// (!\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout  & (\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ))))

	.dataa(\my_processor|my_alu|csa|adder2|adder8|C_out~0_combout ),
	.datab(\my_processor|my_alu|csa|adder1|adder9|sum~2_combout ),
	.datac(\my_processor|my_alu|csa|adder1|adder8|C_out~0_combout ),
	.datad(\my_processor|my_alu|csa|adder3|adder16|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~0 .lut_mask = 16'h3C66;
defparam \my_processor|my_alu|mux4[24]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_processor|my_alu|mux4[24]|or1~5 (
// Equation(s):
// \my_processor|my_alu|mux4[24]|or1~5_combout  = (\my_processor|my_alu|mux4[1]|or1~4_combout  & ((\my_processor|my_alu|mux4[24]|or1~0_combout ))) # (!\my_processor|my_alu|mux4[1]|or1~4_combout  & (\my_processor|my_alu|mux4[24]|or1~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|mux4[1]|or1~4_combout ),
	.datac(\my_processor|my_alu|mux4[24]|or1~4_combout ),
	.datad(\my_processor|my_alu|mux4[24]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|mux4[24]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|mux4[24]|or1~5 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|mux4[24]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~32 (
// Equation(s):
// \my_processor|data_writeReg[24]~32_combout  = (\my_processor|cmp3|ad4~combout  & (!\my_processor|and1~2_combout  & (\my_processor|my_alu|mux4[24]|or1~5_combout ))) # (!\my_processor|cmp3|ad4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a 
// [24]))))

	.dataa(\my_processor|cmp3|ad4~combout ),
	.datab(\my_processor|and1~2_combout ),
	.datac(\my_processor|my_alu|mux4[24]|or1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~32 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|register[3].df|dffe_array[24].df|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~32_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~419 (
// Equation(s):
// \my_regfile|data_readRegA[24]~419_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[24].df|q~q  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~419 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~420 (
// Equation(s):
// \my_regfile|data_readRegA[24]~420_combout  = (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and4~combout )))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~420 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegA[24]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~421 (
// Equation(s):
// \my_regfile|data_readRegA[24]~421_combout  = (\my_regfile|data_readRegA[24]~419_combout  & (\my_regfile|data_readRegA[24]~420_combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|data_readRegA[24]~419_combout ),
	.datad(\my_regfile|data_readRegA[24]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~421 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[24]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~423 (
// Equation(s):
// \my_regfile|data_readRegA[24]~423_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[24].df|q~q  & ((\my_regfile|register[7].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~423 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~422 (
// Equation(s):
// \my_regfile|data_readRegA[24]~422_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[24].df|q~q  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~422 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[24]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~424 (
// Equation(s):
// \my_regfile|data_readRegA[24]~424_combout  = (\my_regfile|data_readRegA[24]~423_combout  & \my_regfile|data_readRegA[24]~422_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[24]~423_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[24]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~424 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[24]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~436 (
// Equation(s):
// \my_regfile|data_readRegA[24]~436_combout  = (\my_regfile|register[28].df|dffe_array[24].df|q~q  & (((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~436 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~435 (
// Equation(s):
// \my_regfile|data_readRegA[24]~435_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[24].df|q~q  & ((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~435 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[24]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~432 (
// Equation(s):
// \my_regfile|data_readRegA[24]~432_combout  = (\my_regfile|register[22].df|dffe_array[24].df|q~q  & (((\my_regfile|register[21].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~432 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[24]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~430 (
// Equation(s):
// \my_regfile|data_readRegA[24]~430_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[24].df|q~q  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~430 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~431 (
// Equation(s):
// \my_regfile|data_readRegA[24]~431_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~431 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~433 (
// Equation(s):
// \my_regfile|data_readRegA[24]~433_combout  = (\my_regfile|register[24].df|dffe_array[24].df|q~q  & (((\my_regfile|register[23].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~433 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[24]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~434 (
// Equation(s):
// \my_regfile|data_readRegA[24]~434_combout  = (\my_regfile|data_readRegA[24]~432_combout  & (\my_regfile|data_readRegA[24]~430_combout  & (\my_regfile|data_readRegA[24]~431_combout  & \my_regfile|data_readRegA[24]~433_combout )))

	.dataa(\my_regfile|data_readRegA[24]~432_combout ),
	.datab(\my_regfile|data_readRegA[24]~430_combout ),
	.datac(\my_regfile|data_readRegA[24]~431_combout ),
	.datad(\my_regfile|data_readRegA[24]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~434 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~437 (
// Equation(s):
// \my_regfile|data_readRegA[24]~437_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[24].df|q~q  & ((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~437 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~438 (
// Equation(s):
// \my_regfile|data_readRegA[24]~438_combout  = (\my_regfile|data_readRegA[24]~437_combout  & ((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[24]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~438 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegA[24]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~439 (
// Equation(s):
// \my_regfile|data_readRegA[24]~439_combout  = (\my_regfile|data_readRegA[24]~436_combout  & (\my_regfile|data_readRegA[24]~435_combout  & (\my_regfile|data_readRegA[24]~434_combout  & \my_regfile|data_readRegA[24]~438_combout )))

	.dataa(\my_regfile|data_readRegA[24]~436_combout ),
	.datab(\my_regfile|data_readRegA[24]~435_combout ),
	.datac(\my_regfile|data_readRegA[24]~434_combout ),
	.datad(\my_regfile|data_readRegA[24]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~439 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~426 (
// Equation(s):
// \my_regfile|data_readRegA[24]~426_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[24].df|q~q  & ((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~426 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~425 (
// Equation(s):
// \my_regfile|data_readRegA[24]~425_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~425 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[24]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~427 (
// Equation(s):
// \my_regfile|data_readRegA[24]~427_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[24].df|q~q  & ((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~427 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~428 (
// Equation(s):
// \my_regfile|data_readRegA[24]~428_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[24].df|q~q  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~428 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~429 (
// Equation(s):
// \my_regfile|data_readRegA[24]~429_combout  = (\my_regfile|data_readRegA[24]~426_combout  & (\my_regfile|data_readRegA[24]~425_combout  & (\my_regfile|data_readRegA[24]~427_combout  & \my_regfile|data_readRegA[24]~428_combout )))

	.dataa(\my_regfile|data_readRegA[24]~426_combout ),
	.datab(\my_regfile|data_readRegA[24]~425_combout ),
	.datac(\my_regfile|data_readRegA[24]~427_combout ),
	.datad(\my_regfile|data_readRegA[24]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~440 (
// Equation(s):
// \my_regfile|data_readRegA[24]~440_combout  = (\my_regfile|data_readRegA[24]~421_combout  & (\my_regfile|data_readRegA[24]~424_combout  & (\my_regfile|data_readRegA[24]~439_combout  & \my_regfile|data_readRegA[24]~429_combout )))

	.dataa(\my_regfile|data_readRegA[24]~421_combout ),
	.datab(\my_regfile|data_readRegA[24]~424_combout ),
	.datac(\my_regfile|data_readRegA[24]~439_combout ),
	.datad(\my_regfile|data_readRegA[24]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder9|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder9|w1~combout  = (\my_regfile|data_readRegA[0]~44_combout  & (\my_regfile|data_readRegA[24]~440_combout  $ (((\my_regfile|data_readRegB[24]~537_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))) # 
// (!\my_regfile|data_readRegA[0]~44_combout  & (((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[24]~537_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[24]~440_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[24]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder9|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder9|w1 .lut_mask = 16'h22D2;
defparam \my_processor|alu_less_than|csa|adder2|adder9|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder8|w4~2 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout  = (!\my_regfile|data_readRegB[23]~559_combout  & (\my_regfile|data_readRegB[0]~22_combout  & ((\my_regfile|data_readRegA[23]~554_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[23]~554_combout ),
	.datac(\my_regfile|data_readRegB[23]~559_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder8|w4~2 .lut_mask = 16'h0D00;
defparam \my_processor|alu_less_than|csa|adder2|adder8|w4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder8|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder8|w1~combout  = (\my_regfile|data_readRegA[0]~44_combout  & (\my_regfile|data_readRegA[23]~554_combout  $ (((\my_regfile|data_readRegB[23]~559_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))) # 
// (!\my_regfile|data_readRegA[0]~44_combout  & (((!\my_regfile|data_readRegB[23]~559_combout  & \my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[23]~554_combout ),
	.datac(\my_regfile|data_readRegB[23]~559_combout ),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder8|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder8|w1 .lut_mask = 16'h2D22;
defparam \my_processor|alu_less_than|csa|adder2|adder8|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder5|w4~2 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout  = (\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegB[20]~624_combout  & ((\my_regfile|data_readRegA[20]~620_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~620_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[20]~624_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder5|w4~2 .lut_mask = 16'h00B0;
defparam \my_processor|alu_less_than|csa|adder2|adder5|w4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder5|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder5|w1~combout  = (\my_regfile|data_readRegA[20]~620_combout  & (((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[20]~624_combout )))) # (!\my_regfile|data_readRegA[20]~620_combout  & 
// (\my_regfile|data_readRegA[0]~44_combout  $ (((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[20]~624_combout )))))

	.dataa(\my_regfile|data_readRegA[20]~620_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[20]~624_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder5|w1 .lut_mask = 16'h44B4;
defparam \my_processor|alu_less_than|csa|adder2|adder5|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder2|w4~4 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout  = (!\my_regfile|data_readRegB[17]~711_combout  & ((\my_regfile|data_readRegA[17]~664_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[17]~664_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[17]~711_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder2|w4~4 .lut_mask = 16'h00AF;
defparam \my_processor|alu_less_than|csa|adder2|adder2|w4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder2|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder2|w1~combout  = \my_regfile|data_readRegB[17]~711_combout  $ (((\my_regfile|data_readRegA[17]~664_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[17]~664_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[17]~711_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder2|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder2|w1 .lut_mask = 16'h50AF;
defparam \my_processor|alu_less_than|csa|adder2|adder2|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder15|w4 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder15|w4~combout  = (\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegB[14]~318_combout  & ((\my_regfile|data_readRegA[14]~66_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[14]~66_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[14]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder15|w4 .lut_mask = 16'h00D0;
defparam \my_processor|alu_less_than|csa|adder3|adder15|w4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder15|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder15|w1~combout  = (\my_regfile|data_readRegA[0]~44_combout  & (\my_regfile|data_readRegA[14]~66_combout  $ (((\my_regfile|data_readRegB[14]~318_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))) # 
// (!\my_regfile|data_readRegA[0]~44_combout  & (((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[14]~318_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[14]~66_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[14]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder15|w1 .lut_mask = 16'h22D2;
defparam \my_processor|alu_less_than|csa|adder3|adder15|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder12|w4 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder12|w4~combout  = (!\my_regfile|data_readRegB[11]~264_combout  & ((\my_regfile|data_readRegA[11]~110_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~264_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[11]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder12|w4 .lut_mask = 16'h3303;
defparam \my_processor|alu_less_than|csa|adder3|adder12|w4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder12|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder12|w1~combout  = \my_regfile|data_readRegB[11]~264_combout  $ (((\my_regfile|data_readRegA[11]~110_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~264_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[11]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder12|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder12|w1 .lut_mask = 16'h33C3;
defparam \my_processor|alu_less_than|csa|adder3|adder12|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder9|w4 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder9|w4~combout  = (!\my_regfile|data_readRegB[8]~198_combout  & ((\my_regfile|data_readRegA[8]~176_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~176_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[8]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder9|w4 .lut_mask = 16'h00CF;
defparam \my_processor|alu_less_than|csa|adder3|adder9|w4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder9|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder9|w1~combout  = \my_regfile|data_readRegB[8]~198_combout  $ (((\my_regfile|data_readRegA[8]~176_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~176_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[8]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder9|w1 .lut_mask = 16'h30CF;
defparam \my_processor|alu_less_than|csa|adder3|adder9|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder5|w4 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder5|w4~combout  = (\my_regfile|data_readRegB[0]~22_combout  & (\my_regfile|data_readRegA[4]~713_combout  & ((!\my_regfile|data_readRegB[4]~99_combout ) # (!\my_regfile|data_readRegB[4]~109_combout ))))

	.dataa(\my_regfile|data_readRegB[4]~109_combout ),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[4]~99_combout ),
	.datad(\my_regfile|data_readRegA[4]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder5|w4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder5|w4 .lut_mask = 16'h4C00;
defparam \my_processor|alu_less_than|csa|adder3|adder5|w4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder5|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder5|w1~combout  = \my_regfile|data_readRegA[4]~713_combout  $ ((((\my_regfile|data_readRegB[4]~99_combout  & \my_regfile|data_readRegB[4]~109_combout )) # (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[4]~99_combout ),
	.datac(\my_regfile|data_readRegB[4]~109_combout ),
	.datad(\my_regfile|data_readRegA[4]~713_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder5|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder5|w1 .lut_mask = 16'h2AD5;
defparam \my_processor|alu_less_than|csa|adder3|adder5|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder2|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder2|C_out~combout  = (\my_regfile|data_readRegA[1]~220_combout  & ((\my_regfile|data_readRegA[0]~198_combout ) # ((!\my_regfile|data_readRegB[1]~770_combout ) # (!\my_regfile|data_readRegB[0]~769_combout )))) # 
// (!\my_regfile|data_readRegA[1]~220_combout  & (!\my_regfile|data_readRegB[1]~770_combout  & ((\my_regfile|data_readRegA[0]~198_combout ) # (!\my_regfile|data_readRegB[0]~769_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~198_combout ),
	.datab(\my_regfile|data_readRegA[1]~220_combout ),
	.datac(\my_regfile|data_readRegB[0]~769_combout ),
	.datad(\my_regfile|data_readRegB[1]~770_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder2|C_out .lut_mask = 16'h8CEF;
defparam \my_processor|alu_less_than|csa|adder3|adder2|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder3|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder3|C_out~combout  = (\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout  & ((\my_regfile|data_readRegA[2]~709_combout ) # ((\my_regfile|data_readRegB[0]~22_combout  & 
// !\my_regfile|data_readRegB[2]~66_combout )))) # (!\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout  & (\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegB[2]~66_combout  & \my_regfile|data_readRegA[2]~709_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[2]~66_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout ),
	.datad(\my_regfile|data_readRegA[2]~709_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder3|C_out .lut_mask = 16'hF220;
defparam \my_processor|alu_less_than|csa|adder3|adder3|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder5|w3 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder5|w3~combout  = (!\my_processor|alu_less_than|csa|adder3|adder5|w1~combout  & ((\my_regfile|data_readRegA[3]~242_combout  & ((\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ) # 
// (!\my_regfile|data_readRegB[3]~88_combout ))) # (!\my_regfile|data_readRegA[3]~242_combout  & (\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout  & !\my_regfile|data_readRegB[3]~88_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~242_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder5|w1~combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ),
	.datad(\my_regfile|data_readRegB[3]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder5|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder5|w3 .lut_mask = 16'h2032;
defparam \my_processor|alu_less_than|csa|adder3|adder5|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder6|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder6|C_out~combout  = (\my_regfile|data_readRegA[5]~714_combout  & (((\my_processor|alu_less_than|csa|adder3|adder5|w4~combout ) # (\my_processor|alu_less_than|csa|adder3|adder5|w3~combout )) # 
// (!\my_regfile|data_readRegB[5]~132_combout ))) # (!\my_regfile|data_readRegA[5]~714_combout  & (!\my_regfile|data_readRegB[5]~132_combout  & ((\my_processor|alu_less_than|csa|adder3|adder5|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder5|w3~combout ))))

	.dataa(\my_regfile|data_readRegA[5]~714_combout ),
	.datab(\my_regfile|data_readRegB[5]~132_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder5|w4~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder5|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder6|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder6|C_out .lut_mask = 16'hBBB2;
defparam \my_processor|alu_less_than|csa|adder3|adder6|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder7|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder7|C_out~combout  = (\my_regfile|data_readRegA[6]~715_combout  & ((\my_processor|alu_less_than|csa|adder3|adder6|C_out~combout ) # ((!\my_regfile|data_readRegB[6]~154_combout  & 
// \my_regfile|data_readRegB[0]~22_combout )))) # (!\my_regfile|data_readRegA[6]~715_combout  & (!\my_regfile|data_readRegB[6]~154_combout  & (\my_regfile|data_readRegB[0]~22_combout  & \my_processor|alu_less_than|csa|adder3|adder6|C_out~combout )))

	.dataa(\my_regfile|data_readRegB[6]~154_combout ),
	.datab(\my_regfile|data_readRegA[6]~715_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder6|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder7|C_out .lut_mask = 16'hDC40;
defparam \my_processor|alu_less_than|csa|adder3|adder7|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder9|w3 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder9|w3~combout  = (!\my_processor|alu_less_than|csa|adder3|adder9|w1~combout  & ((\my_regfile|data_readRegA[7]~711_combout  & ((\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ) # 
// (!\my_regfile|data_readRegB[7]~176_combout ))) # (!\my_regfile|data_readRegA[7]~711_combout  & (!\my_regfile|data_readRegB[7]~176_combout  & \my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ))))

	.dataa(\my_regfile|data_readRegA[7]~711_combout ),
	.datab(\my_regfile|data_readRegB[7]~176_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder9|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder9|w3 .lut_mask = 16'h0B02;
defparam \my_processor|alu_less_than|csa|adder3|adder9|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder10|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder10|C_out~combout  = (\my_regfile|data_readRegB[9]~220_combout  & (\my_regfile|data_readRegA[9]~716_combout  & ((\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder9|w3~combout )))) # (!\my_regfile|data_readRegB[9]~220_combout  & ((\my_regfile|data_readRegA[9]~716_combout ) # ((\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder9|w3~combout ))))

	.dataa(\my_regfile|data_readRegB[9]~220_combout ),
	.datab(\my_regfile|data_readRegA[9]~716_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder9|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder10|C_out .lut_mask = 16'hDDD4;
defparam \my_processor|alu_less_than|csa|adder3|adder10|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder12|w3 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder12|w3~combout  = (!\my_processor|alu_less_than|csa|adder3|adder12|w1~combout  & ((\my_regfile|data_readRegB[10]~242_combout  & (\my_regfile|data_readRegA[10]~717_combout  & 
// \my_processor|alu_less_than|csa|adder3|adder10|C_out~combout )) # (!\my_regfile|data_readRegB[10]~242_combout  & ((\my_regfile|data_readRegA[10]~717_combout ) # (\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout )))))

	.dataa(\my_processor|alu_less_than|csa|adder3|adder12|w1~combout ),
	.datab(\my_regfile|data_readRegB[10]~242_combout ),
	.datac(\my_regfile|data_readRegA[10]~717_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder12|w3 .lut_mask = 16'h5110;
defparam \my_processor|alu_less_than|csa|adder3|adder12|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder13|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder13|C_out~combout  = (\my_regfile|data_readRegA[12]~719_combout  & ((\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ) # ((\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ) # 
// (!\my_regfile|data_readRegB[12]~362_combout )))) # (!\my_regfile|data_readRegA[12]~719_combout  & (!\my_regfile|data_readRegB[12]~362_combout  & ((\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ))))

	.dataa(\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ),
	.datab(\my_regfile|data_readRegA[12]~719_combout ),
	.datac(\my_regfile|data_readRegB[12]~362_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder13|C_out .lut_mask = 16'hCF8E;
defparam \my_processor|alu_less_than|csa|adder3|adder13|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder15|w3 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder15|w3~combout  = (!\my_processor|alu_less_than|csa|adder3|adder15|w1~combout  & ((\my_regfile|data_readRegB[13]~771_combout  & (\my_regfile|data_readRegA[13]~720_combout  & 
// \my_processor|alu_less_than|csa|adder3|adder13|C_out~combout )) # (!\my_regfile|data_readRegB[13]~771_combout  & ((\my_regfile|data_readRegA[13]~720_combout ) # (\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout )))))

	.dataa(\my_regfile|data_readRegB[13]~771_combout ),
	.datab(\my_regfile|data_readRegA[13]~720_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder15|w3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder15|w3 .lut_mask = 16'h0D04;
defparam \my_processor|alu_less_than|csa|adder3|adder15|w3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder16|C_out (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder16|C_out~combout  = (\my_regfile|data_readRegB[15]~733_combout  & (\my_regfile|data_readRegA[15]~733_combout  & ((\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder15|w3~combout )))) # (!\my_regfile|data_readRegB[15]~733_combout  & ((\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ) # ((\my_regfile|data_readRegA[15]~733_combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder15|w3~combout ))))

	.dataa(\my_regfile|data_readRegB[15]~733_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ),
	.datac(\my_regfile|data_readRegA[15]~733_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder15|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder16|C_out .lut_mask = 16'hF5D4;
defparam \my_processor|alu_less_than|csa|adder3|adder16|C_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~1 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~1_combout  = (!\my_processor|alu_less_than|csa|adder2|adder2|w1~combout  & ((\my_regfile|data_readRegA[16]~722_combout  & ((\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ) # 
// (!\my_regfile|data_readRegB[16]~734_combout ))) # (!\my_regfile|data_readRegA[16]~722_combout  & (!\my_regfile|data_readRegB[16]~734_combout  & \my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ))))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_regfile|data_readRegB[16]~734_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder2|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~1 .lut_mask = 16'h0B02;
defparam \my_processor|alu_less_than|csa|xor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout  = (\my_regfile|data_readRegA[18]~724_combout  & ((\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ) # ((\my_processor|alu_less_than|csa|xor1~1_combout ) # 
// (!\my_regfile|data_readRegB[18]~772_combout )))) # (!\my_regfile|data_readRegA[18]~724_combout  & (!\my_regfile|data_readRegB[18]~772_combout  & ((\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ) # 
// (\my_processor|alu_less_than|csa|xor1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[18]~724_combout ),
	.datab(\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ),
	.datac(\my_regfile|data_readRegB[18]~772_combout ),
	.datad(\my_processor|alu_less_than|csa|xor1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0 .lut_mask = 16'hAF8E;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout  = (!\my_processor|alu_less_than|csa|adder2|adder5|w1~combout  & ((\my_regfile|data_readRegA[19]~725_combout  & ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ) # 
// (!\my_regfile|data_readRegB[19]~646_combout ))) # (!\my_regfile|data_readRegA[19]~725_combout  & (!\my_regfile|data_readRegB[19]~646_combout  & \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~725_combout ),
	.datab(\my_regfile|data_readRegB[19]~646_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1 .lut_mask = 16'h0B02;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout  = (\my_regfile|data_readRegA[21]~727_combout  & (((\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ) # (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout )) # 
// (!\my_regfile|data_readRegB[21]~773_combout ))) # (!\my_regfile|data_readRegA[21]~727_combout  & (!\my_regfile|data_readRegB[21]~773_combout  & ((\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~727_combout ),
	.datab(\my_regfile|data_readRegB[21]~773_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2 .lut_mask = 16'hBBB2;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~12 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~12_combout  = (\my_processor|alu_less_than|csa|adder2|adder8|w1~combout  & ((\my_regfile|data_readRegA[22]~728_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ) # 
// (!\my_regfile|data_readRegB[22]~774_combout )))) # (!\my_processor|alu_less_than|csa|adder2|adder8|w1~combout  & ((\my_regfile|data_readRegA[22]~728_combout  & (\my_regfile|data_readRegB[22]~774_combout  $ 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ))) # (!\my_regfile|data_readRegA[22]~728_combout  & ((\my_regfile|data_readRegB[22]~774_combout ) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout )))))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder8|w1~combout ),
	.datab(\my_regfile|data_readRegA[22]~728_combout ),
	.datac(\my_regfile|data_readRegB[22]~774_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~12 .lut_mask = 16'hBEDB;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout  = (!\my_processor|alu_less_than|csa|adder2|adder8|w1~combout  & ((\my_regfile|data_readRegB[22]~774_combout  & (\my_regfile|data_readRegA[22]~728_combout  & 
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout )) # (!\my_regfile|data_readRegB[22]~774_combout  & ((\my_regfile|data_readRegA[22]~728_combout ) # (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout )))))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder8|w1~combout ),
	.datab(\my_regfile|data_readRegB[22]~774_combout ),
	.datac(\my_regfile|data_readRegA[22]~728_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3 .lut_mask = 16'h5110;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~13 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~13_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~12_combout ) # (\my_processor|alu_less_than|csa|adder2|adder9|w1~combout  $ (((!\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout  & 
// !\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ))))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder9|w1~combout ),
	.datab(\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~12_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~13 .lut_mask = 16'hFAF9;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder11|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder11|w1~combout  = \my_regfile|data_readRegB[26]~493_combout  $ (((\my_regfile|data_readRegA[26]~418_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[26]~493_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder11|w1 .lut_mask = 16'h55A5;
defparam \my_processor|alu_less_than|csa|adder2|adder11|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout  = (\my_regfile|data_readRegB[24]~775_combout  & (\my_regfile|data_readRegA[24]~730_combout  & ((\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout )))) # (!\my_regfile|data_readRegB[24]~775_combout  & ((\my_regfile|data_readRegA[24]~730_combout ) # ((\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ))))

	.dataa(\my_regfile|data_readRegB[24]~775_combout ),
	.datab(\my_regfile|data_readRegA[24]~730_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder8|w4~2_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4 .lut_mask = 16'hDDD4;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~14 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~14_combout  = (\my_regfile|data_readRegA[25]~731_combout  & ((\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ) # (\my_regfile|data_readRegB[25]~768_combout  $ 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout )))) # (!\my_regfile|data_readRegA[25]~731_combout  & ((\my_regfile|data_readRegB[25]~768_combout  & ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ) # 
// (!\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ))) # (!\my_regfile|data_readRegB[25]~768_combout  & ((\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout )))))

	.dataa(\my_regfile|data_readRegA[25]~731_combout ),
	.datab(\my_regfile|data_readRegB[25]~768_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~14 .lut_mask = 16'hF6BD;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~33 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~33_combout  = \my_regfile|data_readRegB[28]~449_combout  $ (((\my_regfile|data_readRegA[28]~531_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~531_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[28]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~33 .lut_mask = 16'h30CF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder14|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder14|w1~combout  = (\my_regfile|data_readRegB[0]~22_combout  & (\my_regfile|data_readRegB[29]~427_combout  $ (((\my_regfile|data_readRegA[29]~485_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))) # 
// (!\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegA[29]~485_combout  & (\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegA[29]~485_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[29]~427_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder14|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder14|w1 .lut_mask = 16'h309A;
defparam \my_processor|alu_less_than|csa|adder2|adder14|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~34 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout  = (\my_regfile|data_readRegB[0]~22_combout  & (\my_regfile|data_readRegB[30]~406_combout  $ (((\my_regfile|data_readRegA[0]~44_combout  & !\my_regfile|data_readRegA[30]~508_combout ))))) # 
// (!\my_regfile|data_readRegB[0]~22_combout  & (((\my_regfile|data_readRegA[30]~508_combout )) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[30]~508_combout ),
	.datad(\my_regfile|data_readRegB[30]~406_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~34 .lut_mask = 16'hF359;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder14|w4~2 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout  = (\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegB[29]~427_combout  & ((\my_regfile|data_readRegA[29]~485_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegB[29]~427_combout ),
	.datad(\my_regfile|data_readRegA[29]~485_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder14|w4~2 .lut_mask = 16'h0A02;
defparam \my_processor|alu_less_than|csa|adder2|adder14|w4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36_combout  = ((\my_regfile|data_readRegA[30]~508_combout ) # ((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[30]~406_combout ))) # (!\my_regfile|data_readRegA[0]~44_combout )

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[30]~508_combout ),
	.datad(\my_regfile|data_readRegB[30]~406_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36 .lut_mask = 16'hF3FB;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~35 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout  = \my_processor|rd_rs_comp32|alu_comp32|csa|or1~36_combout  $ (\my_regfile|data_readRegB[31]~384_combout  $ (((\my_regfile|data_readRegA[0]~44_combout  & !\my_regfile|data_readRegA[31]~462_combout 
// ))))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~36_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(\my_regfile|data_readRegA[31]~462_combout ),
	.datad(\my_regfile|data_readRegB[31]~384_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~35 .lut_mask = 16'h59A6;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~29 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout  & (!\my_processor|alu_less_than|csa|adder2|adder14|w1~combout )) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout  & 
// (((!\my_regfile|data_readRegA[28]~532_combout  & \my_regfile|data_readRegB[28]~449_combout ))))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder14|w1~combout ),
	.datab(\my_regfile|data_readRegA[28]~532_combout ),
	.datac(\my_regfile|data_readRegB[28]~449_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~35_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~29 .lut_mask = 16'h5530;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~30 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~30_combout  = (\my_processor|alu_less_than|csa|adder2|adder14|w1~combout  & ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout  $ (\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout )) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout ))) # (!\my_processor|alu_less_than|csa|adder2|adder14|w1~combout  & (((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout )) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout )))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder14|w1~combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~34_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~29_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~30 .lut_mask = 16'h7DBB;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder11|w4~2 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout  = (!\my_regfile|data_readRegB[26]~493_combout  & ((\my_regfile|data_readRegA[26]~418_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[26]~493_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegA[26]~418_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder11|w4~2 .lut_mask = 16'h5505;
defparam \my_processor|alu_less_than|csa|adder2|adder11|w4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout  = (!\my_processor|alu_less_than|csa|adder2|adder11|w1~combout  & ((\my_regfile|data_readRegA[25]~731_combout  & ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ) # 
// (!\my_regfile|data_readRegB[25]~768_combout ))) # (!\my_regfile|data_readRegA[25]~731_combout  & (!\my_regfile|data_readRegB[25]~768_combout  & \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~731_combout ),
	.datab(\my_regfile|data_readRegB[25]~768_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5 .lut_mask = 16'h0B02;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6_combout  = (\my_regfile|data_readRegA[27]~712_combout  & ((\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ) # 
// (!\my_regfile|data_readRegB[27]~767_combout )))) # (!\my_regfile|data_readRegA[27]~712_combout  & (!\my_regfile|data_readRegB[27]~767_combout  & ((\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~712_combout ),
	.datab(\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ),
	.datad(\my_regfile|data_readRegB[27]~767_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6 .lut_mask = 16'hA8FE;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder3|adder6|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder3|adder6|w1~combout  = \my_regfile|data_readRegB[5]~132_combout  $ (((\my_regfile|data_readRegA[5]~330_combout ) # (!\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegA[5]~330_combout ),
	.datab(\my_regfile|data_readRegA[0]~44_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[5]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder3|adder6|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder3|adder6|w1 .lut_mask = 16'h44BB;
defparam \my_processor|alu_less_than|csa|adder3|adder6|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum~combout  = \my_processor|alu_less_than|csa|adder3|adder5|w1~combout  $ (((\my_regfile|data_readRegA[3]~242_combout  & ((\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ) # 
// (!\my_regfile|data_readRegB[3]~88_combout ))) # (!\my_regfile|data_readRegA[3]~242_combout  & (\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout  & !\my_regfile|data_readRegB[3]~88_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~242_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder5|w1~combout ),
	.datad(\my_regfile|data_readRegB[3]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum .lut_mask = 16'h781E;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~18 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~18_combout  = (\my_processor|alu_less_than|csa|adder3|adder6|w1~combout  $ (((!\my_processor|alu_less_than|csa|adder3|adder5|w4~combout  & !\my_processor|alu_less_than|csa|adder3|adder5|w3~combout )))) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum~combout )

	.dataa(\my_processor|alu_less_than|csa|adder3|adder6|w1~combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder5|sum~combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder5|w4~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder5|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~18 .lut_mask = 16'hBBB7;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~19 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~19_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~18_combout ) # (\my_regfile|data_readRegA[6]~715_combout  $ (\my_regfile|data_readRegB[6]~778_combout  $ 
// (!\my_processor|alu_less_than|csa|adder3|adder6|C_out~combout )))

	.dataa(\my_regfile|data_readRegA[6]~715_combout ),
	.datab(\my_regfile|data_readRegB[6]~778_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder6|C_out~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~19 .lut_mask = 16'hFF69;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum~combout  = \my_regfile|data_readRegA[1]~220_combout  $ (\my_regfile|data_readRegB[1]~770_combout  $ (((\my_regfile|data_readRegA[0]~198_combout ) # (!\my_regfile|data_readRegB[0]~769_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~198_combout ),
	.datab(\my_regfile|data_readRegB[0]~769_combout ),
	.datac(\my_regfile|data_readRegA[1]~220_combout ),
	.datad(\my_regfile|data_readRegB[1]~770_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum .lut_mask = 16'hB44B;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~15 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~15_combout  = (\my_regfile|data_readRegA[2]~709_combout  $ (\my_regfile|data_readRegB[2]~777_combout  $ (!\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout ))) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum~combout )

	.dataa(\my_regfile|data_readRegA[2]~709_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder2|sum~combout ),
	.datac(\my_regfile|data_readRegB[2]~777_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder2|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~15 .lut_mask = 16'h7BB7;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~16 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~16_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~15_combout ) # (\my_regfile|data_readRegA[3]~242_combout  $ (\my_regfile|data_readRegB[3]~88_combout  $ 
// (!\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout )))

	.dataa(\my_regfile|data_readRegA[3]~242_combout ),
	.datab(\my_regfile|data_readRegB[3]~88_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder3|C_out~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~15_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~16 .lut_mask = 16'hFF69;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~17 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~17_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~16_combout ) # (\my_regfile|data_readRegA[0]~198_combout  $ (((\my_regfile|data_readRegB[0]~21_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegB[0]~21_combout ),
	.datac(\my_regfile|data_readRegA[0]~198_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~16_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~17 .lut_mask = 16'hFF2D;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum~combout  = \my_regfile|data_readRegB[9]~220_combout  $ (\my_regfile|data_readRegA[9]~716_combout  $ (((\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder9|w3~combout ))))

	.dataa(\my_regfile|data_readRegB[9]~220_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder9|w4~combout ),
	.datac(\my_regfile|data_readRegA[9]~716_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder9|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum .lut_mask = 16'hA596;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~20 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~20_combout  = (\my_regfile|data_readRegA[7]~711_combout  & ((\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ) # (\my_regfile|data_readRegB[7]~176_combout  $ 
// (\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout )))) # (!\my_regfile|data_readRegA[7]~711_combout  & ((\my_regfile|data_readRegB[7]~176_combout  & ((\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ) # 
// (!\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ))) # (!\my_regfile|data_readRegB[7]~176_combout  & ((\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ) # (!\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout )))))

	.dataa(\my_regfile|data_readRegA[7]~711_combout ),
	.datab(\my_regfile|data_readRegB[7]~176_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder9|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder7|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~20 .lut_mask = 16'hF6BD;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~21 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~21_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~19_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~17_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~20_combout ) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum~combout )))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~19_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~17_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder10|sum~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~21 .lut_mask = 16'hFFEF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~22 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~22_combout  = (\my_regfile|data_readRegA[10]~717_combout  & ((\my_processor|alu_less_than|csa|adder3|adder12|w1~combout ) # (\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout  $ 
// (\my_regfile|data_readRegB[10]~242_combout )))) # (!\my_regfile|data_readRegA[10]~717_combout  & ((\my_processor|alu_less_than|csa|adder3|adder12|w1~combout  & ((\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout ) # 
// (!\my_regfile|data_readRegB[10]~242_combout ))) # (!\my_processor|alu_less_than|csa|adder3|adder12|w1~combout  & ((\my_regfile|data_readRegB[10]~242_combout ) # (!\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout )))))

	.dataa(\my_regfile|data_readRegA[10]~717_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder12|w1~combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder10|C_out~combout ),
	.datad(\my_regfile|data_readRegB[10]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~22 .lut_mask = 16'hDBED;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum~combout  = \my_regfile|data_readRegB[12]~362_combout  $ (\my_regfile|data_readRegA[12]~719_combout  $ (((\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ))))

	.dataa(\my_regfile|data_readRegB[12]~362_combout ),
	.datab(\my_processor|alu_less_than|csa|adder3|adder12|w4~combout ),
	.datac(\my_regfile|data_readRegA[12]~719_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder12|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum .lut_mask = 16'hA596;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~23 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~23_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~21_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~22_combout ) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum~combout 
// ))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~21_combout ),
	.datab(gnd),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~22_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder13|sum~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~23 .lut_mask = 16'hFAFF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum~combout  = \my_regfile|data_readRegB[15]~733_combout  $ (\my_regfile|data_readRegA[15]~733_combout  $ (((\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ) # 
// (\my_processor|alu_less_than|csa|adder3|adder15|w3~combout ))))

	.dataa(\my_regfile|data_readRegB[15]~733_combout ),
	.datab(\my_regfile|data_readRegA[15]~733_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder15|w4~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder15|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum .lut_mask = 16'h9996;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~24 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~24_combout  = (\my_regfile|data_readRegB[13]~771_combout  & ((\my_regfile|data_readRegA[13]~720_combout  & ((\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ) # 
// (!\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ))) # (!\my_regfile|data_readRegA[13]~720_combout  & ((\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ) # (!\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ))))) # 
// (!\my_regfile|data_readRegB[13]~771_combout  & ((\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ) # (\my_regfile|data_readRegA[13]~720_combout  $ (!\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ))))

	.dataa(\my_regfile|data_readRegB[13]~771_combout ),
	.datab(\my_regfile|data_readRegA[13]~720_combout ),
	.datac(\my_processor|alu_less_than|csa|adder3|adder15|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder13|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~24 .lut_mask = 16'hF6DB;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2_combout  = \my_regfile|data_readRegB[16]~734_combout  $ (\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout  $ (((\my_regfile|data_readRegA[16]~708_combout ) # 
// (!\my_regfile|data_readRegA[0]~44_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~44_combout ),
	.datab(\my_regfile|data_readRegA[16]~708_combout ),
	.datac(\my_regfile|data_readRegB[16]~734_combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2 .lut_mask = 16'hD22D;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~25 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~25_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~23_combout ) # (((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~24_combout ) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2_combout )) 
// # (!\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum~combout ))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~23_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|adder3|adder16|sum~combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~24_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[0]|or1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~25 .lut_mask = 16'hFBFF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~27 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~27_combout  = (\my_regfile|data_readRegA[19]~725_combout  & ((\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ) # (\my_regfile|data_readRegB[19]~646_combout  $ 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout )))) # (!\my_regfile|data_readRegA[19]~725_combout  & ((\my_regfile|data_readRegB[19]~646_combout  & ((\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ) # 
// (!\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ))) # (!\my_regfile|data_readRegB[19]~646_combout  & ((\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ) # (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout )))))

	.dataa(\my_regfile|data_readRegA[19]~725_combout ),
	.datab(\my_regfile|data_readRegB[19]~646_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder5|w1~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~27 .lut_mask = 16'hF6BD;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder3|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder3|w1~combout  = (\my_regfile|data_readRegA[18]~686_combout  & (\my_regfile|data_readRegB[0]~22_combout  & ((!\my_regfile|data_readRegB[18]~668_combout )))) # (!\my_regfile|data_readRegA[18]~686_combout  & 
// (\my_regfile|data_readRegA[0]~44_combout  $ (((\my_regfile|data_readRegB[0]~22_combout  & !\my_regfile|data_readRegB[18]~668_combout )))))

	.dataa(\my_regfile|data_readRegA[18]~686_combout ),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[18]~668_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder3|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder3|w1 .lut_mask = 16'h509C;
defparam \my_processor|alu_less_than|csa|adder2|adder3|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0_combout  = \my_processor|alu_less_than|csa|adder2|adder2|w1~combout  $ (((\my_regfile|data_readRegA[16]~722_combout  & ((\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ) # 
// (!\my_regfile|data_readRegB[16]~734_combout ))) # (!\my_regfile|data_readRegA[16]~722_combout  & (!\my_regfile|data_readRegB[16]~734_combout  & \my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ))))

	.dataa(\my_regfile|data_readRegA[16]~722_combout ),
	.datab(\my_regfile|data_readRegB[16]~734_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder2|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|adder3|adder16|C_out~combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0 .lut_mask = 16'h4BD2;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~26 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~26_combout  = (\my_processor|alu_less_than|csa|adder2|adder3|w1~combout  $ (((!\my_processor|alu_less_than|csa|xor1~1_combout  & !\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout )))) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0_combout )

	.dataa(\my_processor|alu_less_than|csa|adder2|adder3|w1~combout ),
	.datab(\my_processor|alu_less_than|csa|xor1~1_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder2|w4~4_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[1]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~26 .lut_mask = 16'hA9FF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0_combout  = \my_regfile|data_readRegA[21]~727_combout  $ (\my_regfile|data_readRegB[21]~773_combout  $ (((\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~727_combout ),
	.datab(\my_regfile|data_readRegB[21]~773_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder5|w4~2_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0 .lut_mask = 16'h9996;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~28 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~28_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~25_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~27_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~26_combout ) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0_combout )))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~25_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~27_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~26_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[5]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~28 .lut_mask = 16'hFEFF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~31 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~31_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~30_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~28_combout ) # (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~33_combout  $ 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6_combout )))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~33_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~30_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~6_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~28_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~31 .lut_mask = 16'hFFED;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0_combout  = \my_regfile|data_readRegB[27]~767_combout  $ (\my_regfile|data_readRegA[27]~712_combout  $ (((\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ) # 
// (\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ))))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder11|w4~2_combout ),
	.datab(\my_regfile|data_readRegB[27]~767_combout ),
	.datac(\my_regfile|data_readRegA[27]~712_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0 .lut_mask = 16'hC396;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \my_processor|rd_rs_comp32|alu_comp32|csa|or1~32 (
// Equation(s):
// \my_processor|rd_rs_comp32|alu_comp32|csa|or1~32_combout  = (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~13_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~14_combout ) # ((\my_processor|rd_rs_comp32|alu_comp32|csa|or1~31_combout ) # 
// (!\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0_combout )))

	.dataa(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~13_combout ),
	.datab(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~14_combout ),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~31_combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[11]|or1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~32 .lut_mask = 16'hFEFF;
defparam \my_processor|rd_rs_comp32|alu_comp32|csa|or1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \my_processor|alu_less_than|csa|adder2|adder10|w1 (
// Equation(s):
// \my_processor|alu_less_than|csa|adder2|adder10|w1~combout  = (\my_regfile|data_readRegB[0]~22_combout  & (\my_regfile|data_readRegB[25]~515_combout  $ (((\my_regfile|data_readRegA[25]~396_combout ) # (!\my_regfile|data_readRegA[0]~44_combout ))))) # 
// (!\my_regfile|data_readRegB[0]~22_combout  & (!\my_regfile|data_readRegA[25]~396_combout  & (\my_regfile|data_readRegA[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_regfile|data_readRegA[25]~396_combout ),
	.datac(\my_regfile|data_readRegA[0]~44_combout ),
	.datad(\my_regfile|data_readRegB[25]~515_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|adder2|adder10|w1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|adder2|adder10|w1 .lut_mask = 16'h309A;
defparam \my_processor|alu_less_than|csa|adder2|adder10|w1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~0 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~0_combout  = (\my_regfile|data_readRegA[26]~732_combout  & (((\my_regfile|data_readRegA[25]~731_combout  & !\my_regfile|data_readRegB[25]~768_combout )) # (!\my_regfile|data_readRegB[26]~493_combout ))) # 
// (!\my_regfile|data_readRegA[26]~732_combout  & (\my_regfile|data_readRegA[25]~731_combout  & (!\my_regfile|data_readRegB[25]~768_combout  & !\my_regfile|data_readRegB[26]~493_combout )))

	.dataa(\my_regfile|data_readRegA[26]~732_combout ),
	.datab(\my_regfile|data_readRegA[25]~731_combout ),
	.datac(\my_regfile|data_readRegB[25]~768_combout ),
	.datad(\my_regfile|data_readRegB[26]~493_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~0 .lut_mask = 16'h08AE;
defparam \my_processor|alu_less_than|csa|xor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~2 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~2_combout  = (\my_processor|alu_less_than|csa|xor1~0_combout ) # ((!\my_processor|alu_less_than|csa|adder2|adder10|w1~combout  & (!\my_processor|alu_less_than|csa|adder2|adder11|w1~combout  & 
// \my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout )))

	.dataa(\my_processor|alu_less_than|csa|adder2|adder10|w1~combout ),
	.datab(\my_processor|alu_less_than|csa|xor1~0_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder11|w1~combout ),
	.datad(\my_processor|rd_rs_comp32|alu_comp32|csa|mux3[15]|or1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~2 .lut_mask = 16'hCDCC;
defparam \my_processor|alu_less_than|csa|xor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~4 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~4_combout  = (\my_regfile|data_readRegB[27]~767_combout  & (\my_regfile|data_readRegA[27]~712_combout  & \my_processor|alu_less_than|csa|xor1~2_combout )) # (!\my_regfile|data_readRegB[27]~767_combout  & 
// ((\my_regfile|data_readRegA[27]~712_combout ) # (\my_processor|alu_less_than|csa|xor1~2_combout )))

	.dataa(\my_regfile|data_readRegB[27]~767_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~712_combout ),
	.datad(\my_processor|alu_less_than|csa|xor1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~4 .lut_mask = 16'hF550;
defparam \my_processor|alu_less_than|csa|xor1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~5 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~5_combout  = (!\my_processor|alu_less_than|csa|adder2|adder14|w1~combout  & ((\my_regfile|data_readRegB[28]~449_combout  & (\my_regfile|data_readRegA[28]~532_combout  & \my_processor|alu_less_than|csa|xor1~4_combout )) 
// # (!\my_regfile|data_readRegB[28]~449_combout  & ((\my_regfile|data_readRegA[28]~532_combout ) # (\my_processor|alu_less_than|csa|xor1~4_combout )))))

	.dataa(\my_regfile|data_readRegB[28]~449_combout ),
	.datab(\my_regfile|data_readRegA[28]~532_combout ),
	.datac(\my_processor|alu_less_than|csa|adder2|adder14|w1~combout ),
	.datad(\my_processor|alu_less_than|csa|xor1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~5 .lut_mask = 16'h0D04;
defparam \my_processor|alu_less_than|csa|xor1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \my_processor|alu_less_than|csa|xor1~3 (
// Equation(s):
// \my_processor|alu_less_than|csa|xor1~3_combout  = (\my_regfile|data_readRegA[30]~509_combout  & ((\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ) # ((\my_processor|alu_less_than|csa|xor1~5_combout ) # 
// (!\my_regfile|data_readRegB[30]~776_combout )))) # (!\my_regfile|data_readRegA[30]~509_combout  & (!\my_regfile|data_readRegB[30]~776_combout  & ((\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ) # 
// (\my_processor|alu_less_than|csa|xor1~5_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~509_combout ),
	.datab(\my_processor|alu_less_than|csa|adder2|adder14|w4~2_combout ),
	.datac(\my_regfile|data_readRegB[30]~776_combout ),
	.datad(\my_processor|alu_less_than|csa|xor1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_less_than|csa|xor1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_less_than|csa|xor1~3 .lut_mask = 16'hAF8E;
defparam \my_processor|alu_less_than|csa|xor1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \my_processor|pc_in~15 (
// Equation(s):
// \my_processor|pc_in~15_combout  = ((\my_regfile|data_readRegA[31]~463_combout  & ((!\my_processor|alu_less_than|csa|xor1~3_combout ) # (!\my_regfile|data_readRegB[31]~384_combout ))) # (!\my_regfile|data_readRegA[31]~463_combout  & 
// (!\my_regfile|data_readRegB[31]~384_combout  & !\my_processor|alu_less_than|csa|xor1~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [29])

	.dataa(\my_regfile|data_readRegA[31]~463_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_regfile|data_readRegB[31]~384_combout ),
	.datad(\my_processor|alu_less_than|csa|xor1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in~15 .lut_mask = 16'h3BBF;
defparam \my_processor|pc_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \my_processor|pc_in~16 (
// Equation(s):
// \my_processor|pc_in~16_combout  = (\my_processor|pc_in~2_combout  & (\my_processor|pc_in~15_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [29]) # (\my_processor|rd_rs_comp32|alu_comp32|csa|or1~32_combout ))))

	.dataa(\my_processor|pc_in~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|rd_rs_comp32|alu_comp32|csa|or1~32_combout ),
	.datad(\my_processor|pc_in~15_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in~16 .lut_mask = 16'hA800;
defparam \my_processor|pc_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \my_processor|pc_in[11]~13 (
// Equation(s):
// \my_processor|pc_in[11]~13_combout  = \my_processor|alu1|csa|adder3|adder12|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] $ (\my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder11|C_out~0_combout ),
	.datac(\my_processor|alu1|csa|adder3|adder12|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[11]~13 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \my_processor|pc1|pc[11].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[11].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder11|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder11|sum~combout  = \my_processor|pc1|pc[10].pc_dffe|q~q  $ (((\my_processor|pc1|pc[9].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder9|w3~combout )))

	.dataa(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datac(\my_processor|alu1|csa|adder3|adder9|w3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder11|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder11|sum .lut_mask = 16'h6A6A;
defparam \my_processor|alu1|csa|adder3|adder11|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \my_processor|pc_in[10]~12 (
// Equation(s):
// \my_processor|pc_in[10]~12_combout  = \my_processor|alu1|csa|adder3|adder11|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10] $ (\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder10|C_out~0_combout ),
	.datac(\my_processor|alu1|csa|adder3|adder11|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[10]~12 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \my_processor|pc1|pc[10].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[10].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3C3C;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder10|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder10|sum~combout  = \my_processor|pc1|pc[9].pc_dffe|q~q  $ (((\my_processor|pc1|pc[7].pc_dffe|q~q  & (\my_processor|pc1|pc[8].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder7|w3~combout ))))

	.dataa(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder7|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder10|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder10|sum .lut_mask = 16'h6AAA;
defparam \my_processor|alu1|csa|adder3|adder10|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \my_processor|pc_in[9]~11 (
// Equation(s):
// \my_processor|pc_in[9]~11_combout  = \my_processor|alu1|csa|adder3|adder10|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9] $ (\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu1|csa|adder3|adder10|sum~combout ),
	.datac(\my_processor|alu_pc_in2|csa|adder3|adder9|C_out~0_combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[9]~11 .lut_mask = 16'h96CC;
defparam \my_processor|pc_in[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \my_processor|pc1|pc[9].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[9].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \my_processor|pc_in[8]~10 (
// Equation(s):
// \my_processor|pc_in[8]~10_combout  = \my_processor|alu1|csa|adder3|adder9|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\my_processor|alu_pc_in2|csa|adder3|adder8|C_out~0_combout ),
	.datab(\my_processor|alu1|csa|adder3|adder9|sum~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[8]~10 .lut_mask = 16'h96CC;
defparam \my_processor|pc_in[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \my_processor|pc1|pc[8].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[8].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082C2C;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder8|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder8|sum~combout  = \my_processor|pc1|pc[7].pc_dffe|q~q  $ (((\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|alu1|csa|adder3|adder5|w3~combout  & \my_processor|pc1|pc[6].pc_dffe|q~q ))))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(\my_processor|alu1|csa|adder3|adder5|w3~combout ),
	.datac(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datad(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder8|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder8|sum .lut_mask = 16'h7F80;
defparam \my_processor|alu1|csa|adder3|adder8|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \my_processor|pc_in[7]~9 (
// Equation(s):
// \my_processor|pc_in[7]~9_combout  = \my_processor|alu1|csa|adder3|adder8|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7] $ (\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder7|C_out~0_combout ),
	.datac(\my_processor|alu1|csa|adder3|adder8|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[7]~9 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \my_processor|pc1|pc[7].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[7].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder7|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder7|sum~combout  = \my_processor|pc1|pc[6].pc_dffe|q~q  $ (((\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder4|w3~combout ))))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datad(\my_processor|alu1|csa|adder3|adder4|w3~combout ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder7|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder7|sum .lut_mask = 16'h6CCC;
defparam \my_processor|alu1|csa|adder3|adder7|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \my_processor|pc_in[6]~8 (
// Equation(s):
// \my_processor|pc_in[6]~8_combout  = \my_processor|alu1|csa|adder3|adder7|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6] $ (\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder6|C_out~0_combout ),
	.datac(\my_processor|alu1|csa|adder3|adder7|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[6]~8 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \my_processor|pc1|pc[6].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[6].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041C1C;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \my_processor|pc_in[5]~7 (
// Equation(s):
// \my_processor|pc_in[5]~7_combout  = \my_processor|alu1|csa|adder3|adder6|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5] $ (\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout )))))

	.dataa(\my_processor|alu1|csa|adder3|adder6|sum~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|alu_pc_in2|csa|adder3|adder5|C_out~0_combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[5]~7 .lut_mask = 16'h96AA;
defparam \my_processor|pc_in[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \my_processor|pc1|pc[5].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[5].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder5|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder5|sum~combout  = \my_processor|pc1|pc[4].pc_dffe|q~q  $ (((\my_processor|pc1|pc[2].pc_dffe|q~q  & (\my_processor|pc1|pc[3].pc_dffe|q~q  & \my_processor|alu1|csa|adder3|adder2|w3~combout ))))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datac(\my_processor|alu1|csa|adder3|adder2|w3~combout ),
	.datad(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder5|sum .lut_mask = 16'h7F80;
defparam \my_processor|alu1|csa|adder3|adder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_processor|pc_in[4]~6 (
// Equation(s):
// \my_processor|pc_in[4]~6_combout  = \my_processor|alu1|csa|adder3|adder5|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\my_processor|alu_pc_in2|csa|adder3|adder4|C_out~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|alu1|csa|adder3|adder5|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[4]~6 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \my_processor|pc1|pc[4].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[4].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100C0C;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_processor|alu1|csa|adder3|adder4|sum (
// Equation(s):
// \my_processor|alu1|csa|adder3|adder4|sum~combout  = \my_processor|pc1|pc[3].pc_dffe|q~q  $ (((\my_processor|pc1|pc[1].pc_dffe|q~q  & (\my_processor|pc1|pc[0].pc_dffe|q~q  & \my_processor|pc1|pc[2].pc_dffe|q~q ))))

	.dataa(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datac(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datad(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu1|csa|adder3|adder4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu1|csa|adder3|adder4|sum .lut_mask = 16'h78F0;
defparam \my_processor|alu1|csa|adder3|adder4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_processor|pc_in[3]~5 (
// Equation(s):
// \my_processor|pc_in[3]~5_combout  = \my_processor|alu1|csa|adder3|adder4|sum~combout  $ (((\my_processor|pc_in~16_combout  & (\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\my_processor|alu_pc_in2|csa|adder3|adder3|C_out~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|alu1|csa|adder3|adder4|sum~combout ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[3]~5 .lut_mask = 16'h96F0;
defparam \my_processor|pc_in[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \my_processor|pc1|pc[3].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[3].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder3|sum (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder3|sum~combout  = \my_processor|pc1|pc[2].pc_dffe|q~q  $ (\my_imem|altsyncram_component|auto_generated|q_a [2] $ (\my_processor|alu1|csa|adder3|adder2|w3~combout  $ 
// (\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout )))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|alu1|csa|adder3|adder2|w3~combout ),
	.datad(\my_processor|alu_pc_in2|csa|adder3|adder2|C_out~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder3|sum .lut_mask = 16'h6996;
defparam \my_processor|alu_pc_in2|csa|adder3|adder3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_processor|pc_in[2]~4 (
// Equation(s):
// \my_processor|pc_in[2]~4_combout  = (\my_processor|pc_in~16_combout  & (((\my_processor|alu_pc_in2|csa|adder3|adder3|sum~combout )))) # (!\my_processor|pc_in~16_combout  & (\my_processor|alu1|csa|adder3|adder2|w3~combout  $ 
// (((\my_processor|pc1|pc[2].pc_dffe|q~q )))))

	.dataa(\my_processor|alu1|csa|adder3|adder2|w3~combout ),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder3|sum~combout ),
	.datac(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[2]~4 .lut_mask = 16'hCC5A;
defparam \my_processor|pc_in[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \my_processor|pc1|pc[2].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[2].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:/Users/zs149/Documents/github/550-cp4/halfTestCases.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010C0C;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_processor|alu_pc_in2|csa|adder3|adder2|sum~0 (
// Equation(s):
// \my_processor|alu_pc_in2|csa|adder3|adder2|sum~0_combout  = \my_imem|altsyncram_component|auto_generated|q_a [1] $ (((\my_imem|altsyncram_component|auto_generated|q_a [0] & !\my_processor|pc1|pc[0].pc_dffe|q~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|alu_pc_in2|csa|adder3|adder2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_pc_in2|csa|adder3|adder2|sum~0 .lut_mask = 16'hDD22;
defparam \my_processor|alu_pc_in2|csa|adder3|adder2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \my_processor|pc_in[1]~14 (
// Equation(s):
// \my_processor|pc_in[1]~14_combout  = \my_processor|pc1|pc[0].pc_dffe|q~q  $ (\my_processor|pc1|pc[1].pc_dffe|q~q  $ (((\my_processor|alu_pc_in2|csa|adder3|adder2|sum~0_combout  & \my_processor|pc_in~16_combout ))))

	.dataa(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datab(\my_processor|alu_pc_in2|csa|adder3|adder2|sum~0_combout ),
	.datac(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[1]~14 .lut_mask = 16'h965A;
defparam \my_processor|pc_in[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N9
dffeas \my_processor|pc1|pc[1].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[1].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_processor|pc_in[0]~3 (
// Equation(s):
// \my_processor|pc_in[0]~3_combout  = \my_processor|pc1|pc[0].pc_dffe|q~q  $ (((!\my_processor|pc_in~16_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datad(\my_processor|pc_in~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_in[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_in[0]~3 .lut_mask = 16'hA50F;
defparam \my_processor|pc_in[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \my_processor|pc1|pc[0].pc_dffe|q (
	.clk(!\pc_clk1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_in[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[0].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~16 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|ctrl_readRegB[2]~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|cmp3|ad4~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|cmp3|ad4~0_combout  & ((\my_processor|ctrl_readRegB[2]~13_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|ctrl_readRegB[2]~13_combout ),
	.datad(\my_processor|cmp3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~16 .lut_mask = 16'hE4F0;
defparam \my_processor|ctrl_readRegB[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \my_regfile|d1|d4|and0 (
// Equation(s):
// \my_regfile|d1|d4|and0~combout  = (!\my_processor|ctrl_readRegB[2]~16_combout  & (!\my_processor|ctrl_readRegB[0]~17_combout  & (!\my_processor|ctrl_readRegB[1]~15_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~15_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~14 (
// Equation(s):
// \my_regfile|data_readRegB[0]~14_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[0].df|q~q  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~14 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~11 (
// Equation(s):
// \my_regfile|data_readRegB[0]~11_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[0].df|q~q  & ((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~11 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~12 (
// Equation(s):
// \my_regfile|data_readRegB[0]~12_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[0].df|q~q  & ((\my_regfile|register[20].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~12 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~13 (
// Equation(s):
// \my_regfile|data_readRegB[0]~13_combout  = (\my_regfile|register[22].df|dffe_array[0].df|q~q  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d3|and6~combout ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~13 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~15 (
// Equation(s):
// \my_regfile|data_readRegB[0]~15_combout  = (\my_regfile|data_readRegB[0]~14_combout  & (\my_regfile|data_readRegB[0]~11_combout  & (\my_regfile|data_readRegB[0]~12_combout  & \my_regfile|data_readRegB[0]~13_combout )))

	.dataa(\my_regfile|data_readRegB[0]~14_combout ),
	.datab(\my_regfile|data_readRegB[0]~11_combout ),
	.datac(\my_regfile|data_readRegB[0]~12_combout ),
	.datad(\my_regfile|data_readRegB[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~15 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~0 (
// Equation(s):
// \my_regfile|data_readRegB[0]~0_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[0].df|q~q  & ((\my_regfile|register[2].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|d1|d1|and1~combout 
//  & (((\my_regfile|register[2].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~0 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~3 (
// Equation(s):
// \my_regfile|data_readRegB[0]~3_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[0].df|q~q  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|d1|d1|and5~combout 
//  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~3 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~1 (
// Equation(s):
// \my_regfile|data_readRegB[0]~1_combout  = (\my_processor|ctrl_readRegB[0]~17_combout ) # (((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (\my_processor|ctrl_readRegB[1]~15_combout )) # (!\my_regfile|d1|d1|and4~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~17_combout ),
	.datab(\my_regfile|d1|d1|and4~2_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~1 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~2 (
// Equation(s):
// \my_regfile|data_readRegB[0]~2_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[0]~1_combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|data_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~2 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~4 (
// Equation(s):
// \my_regfile|data_readRegB[0]~4_combout  = (\my_regfile|register[7].df|dffe_array[0].df|q~q  & (((\my_regfile|register[8].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~4 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~5 (
// Equation(s):
// \my_regfile|data_readRegB[0]~5_combout  = (\my_regfile|data_readRegB[0]~0_combout  & (\my_regfile|data_readRegB[0]~3_combout  & (\my_regfile|data_readRegB[0]~2_combout  & \my_regfile|data_readRegB[0]~4_combout )))

	.dataa(\my_regfile|data_readRegB[0]~0_combout ),
	.datab(\my_regfile|data_readRegB[0]~3_combout ),
	.datac(\my_regfile|data_readRegB[0]~2_combout ),
	.datad(\my_regfile|data_readRegB[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~5 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~19 (
// Equation(s):
// \my_regfile|data_readRegB[0]~19_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[0].df|q~q  & ((\my_regfile|register[31].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~19 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~18 (
// Equation(s):
// \my_regfile|data_readRegB[0]~18_combout  = ((\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~5_combout )

	.dataa(gnd),
	.datab(\my_regfile|d1|d0|and1~5_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~18 .lut_mask = 16'hF3FF;
defparam \my_regfile|data_readRegB[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~16 (
// Equation(s):
// \my_regfile|data_readRegB[0]~16_combout  = (\my_regfile|register[26].df|dffe_array[0].df|q~q  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~16 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~17 (
// Equation(s):
// \my_regfile|data_readRegB[0]~17_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[0].df|q~q  & ((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~17 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~20 (
// Equation(s):
// \my_regfile|data_readRegB[0]~20_combout  = (\my_regfile|data_readRegB[0]~19_combout  & (\my_regfile|data_readRegB[0]~18_combout  & (\my_regfile|data_readRegB[0]~16_combout  & \my_regfile|data_readRegB[0]~17_combout )))

	.dataa(\my_regfile|data_readRegB[0]~19_combout ),
	.datab(\my_regfile|data_readRegB[0]~18_combout ),
	.datac(\my_regfile|data_readRegB[0]~16_combout ),
	.datad(\my_regfile|data_readRegB[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~20 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~7 (
// Equation(s):
// \my_regfile|data_readRegB[0]~7_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[0].df|q~q  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~7 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~6 (
// Equation(s):
// \my_regfile|data_readRegB[0]~6_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[0].df|q~q  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~6 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~9 (
// Equation(s):
// \my_regfile|data_readRegB[0]~9_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[0].df|q~q  & ((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~9 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~8 (
// Equation(s):
// \my_regfile|data_readRegB[0]~8_combout  = (\my_regfile|register[14].df|dffe_array[0].df|q~q  & (((\my_regfile|register[13].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~8 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~10 (
// Equation(s):
// \my_regfile|data_readRegB[0]~10_combout  = (\my_regfile|data_readRegB[0]~7_combout  & (\my_regfile|data_readRegB[0]~6_combout  & (\my_regfile|data_readRegB[0]~9_combout  & \my_regfile|data_readRegB[0]~8_combout )))

	.dataa(\my_regfile|data_readRegB[0]~7_combout ),
	.datab(\my_regfile|data_readRegB[0]~6_combout ),
	.datac(\my_regfile|data_readRegB[0]~9_combout ),
	.datad(\my_regfile|data_readRegB[0]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~10 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~21 (
// Equation(s):
// \my_regfile|data_readRegB[0]~21_combout  = (\my_regfile|data_readRegB[0]~15_combout  & (\my_regfile|data_readRegB[0]~5_combout  & (\my_regfile|data_readRegB[0]~20_combout  & \my_regfile|data_readRegB[0]~10_combout )))

	.dataa(\my_regfile|data_readRegB[0]~15_combout ),
	.datab(\my_regfile|data_readRegB[0]~5_combout ),
	.datac(\my_regfile|data_readRegB[0]~20_combout ),
	.datad(\my_regfile|data_readRegB[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~21 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~779 (
// Equation(s):
// \my_regfile|data_readRegB[3]~779_combout  = (\my_regfile|data_readRegB[3]~87_combout  & \my_regfile|data_readRegB[3]~77_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[3]~87_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[3]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~779_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~779 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[3]~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~780 (
// Equation(s):
// \my_regfile|data_readRegB[4]~780_combout  = (\my_regfile|data_readRegB[4]~109_combout  & \my_regfile|data_readRegB[4]~99_combout )

	.dataa(\my_regfile|data_readRegB[4]~109_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[4]~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~780_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~780 .lut_mask = 16'hA0A0;
defparam \my_regfile|data_readRegB[4]~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~781 (
// Equation(s):
// \my_regfile|data_readRegB[5]~781_combout  = (\my_regfile|data_readRegB[5]~131_combout  & \my_regfile|data_readRegB[5]~121_combout )

	.dataa(\my_regfile|data_readRegB[5]~131_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[5]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~781_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~781 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[5]~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y65_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~782 (
// Equation(s):
// \my_regfile|data_readRegB[7]~782_combout  = (\my_regfile|data_readRegB[7]~175_combout  & \my_regfile|data_readRegB[7]~165_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[7]~175_combout ),
	.datad(\my_regfile|data_readRegB[7]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~782_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~782 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[7]~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~783 (
// Equation(s):
// \my_regfile|data_readRegB[8]~783_combout  = (\my_regfile|data_readRegB[8]~197_combout  & \my_regfile|data_readRegB[8]~187_combout )

	.dataa(\my_regfile|data_readRegB[8]~197_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~783_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~783 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[8]~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~784 (
// Equation(s):
// \my_regfile|data_readRegB[9]~784_combout  = (\my_regfile|data_readRegB[9]~219_combout  & \my_regfile|data_readRegB[9]~209_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[9]~219_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[9]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~784_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~784 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[9]~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~785 (
// Equation(s):
// \my_regfile|data_readRegB[10]~785_combout  = (\my_regfile|data_readRegB[10]~231_combout  & \my_regfile|data_readRegB[10]~241_combout )

	.dataa(\my_regfile|data_readRegB[10]~231_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[10]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~785_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~785 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[10]~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~786 (
// Equation(s):
// \my_regfile|data_readRegB[11]~786_combout  = (\my_regfile|data_readRegB[11]~263_combout  & \my_regfile|data_readRegB[11]~253_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~263_combout ),
	.datac(\my_regfile|data_readRegB[11]~253_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~786_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~786 .lut_mask = 16'hC0C0;
defparam \my_regfile|data_readRegB[11]~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~787 (
// Equation(s):
// \my_regfile|data_readRegB[12]~787_combout  = (\my_regfile|data_readRegB[12]~361_combout  & \my_regfile|data_readRegB[12]~351_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[12]~361_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[12]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~787_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~787 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[12]~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~788 (
// Equation(s):
// \my_regfile|data_readRegB[15]~788_combout  = (\my_regfile|data_readRegB[15]~722_combout  & \my_regfile|data_readRegB[15]~732_combout )

	.dataa(\my_regfile|data_readRegB[15]~722_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[15]~732_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~788_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~788 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[15]~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~789 (
// Equation(s):
// \my_regfile|data_readRegB[16]~789_combout  = (\my_regfile|data_readRegB[16]~679_combout  & \my_regfile|data_readRegB[16]~689_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~679_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[16]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~789_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~789 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[16]~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~790 (
// Equation(s):
// \my_regfile|data_readRegB[17]~790_combout  = (\my_regfile|data_readRegB[17]~700_combout  & \my_regfile|data_readRegB[17]~710_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~700_combout ),
	.datad(\my_regfile|data_readRegB[17]~710_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~790_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~790 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[17]~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~791 (
// Equation(s):
// \my_regfile|data_readRegB[19]~791_combout  = (\my_regfile|data_readRegB[19]~640_combout  & (\my_regfile|data_readRegB[19]~645_combout  & \my_regfile|data_readRegB[19]~635_combout ))

	.dataa(\my_regfile|data_readRegB[19]~640_combout ),
	.datab(\my_regfile|data_readRegB[19]~645_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[19]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~791_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~791 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[19]~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~792 (
// Equation(s):
// \my_regfile|data_readRegB[26]~792_combout  = (\my_regfile|data_readRegB[26]~482_combout  & (\my_regfile|data_readRegB[26]~487_combout  & \my_regfile|data_readRegB[26]~492_combout ))

	.dataa(\my_regfile|data_readRegB[26]~482_combout ),
	.datab(\my_regfile|data_readRegB[26]~487_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[26]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~792_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~792 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[26]~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~793 (
// Equation(s):
// \my_regfile|data_readRegB[28]~793_combout  = (\my_regfile|data_readRegB[28]~438_combout  & \my_regfile|data_readRegB[28]~448_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[28]~438_combout ),
	.datad(\my_regfile|data_readRegB[28]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~793_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~793 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[28]~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~794 (
// Equation(s):
// \my_regfile|data_readRegB[31]~794_combout  = (\my_regfile|data_readRegB[31]~383_combout  & (\my_regfile|data_readRegB[31]~368_combout  & \my_regfile|data_readRegB[31]~373_combout ))

	.dataa(\my_regfile|data_readRegB[31]~383_combout ),
	.datab(\my_regfile|data_readRegB[31]~368_combout ),
	.datac(\my_regfile|data_readRegB[31]~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~794_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~794 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[31]~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~768 (
// Equation(s):
// \my_regfile|data_readRegA[0]~768_combout  = (\my_regfile|data_readRegA[0]~735_combout  & \my_regfile|data_readRegA[0]~734_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~735_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[0]~734_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~768 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[0]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~769 (
// Equation(s):
// \my_regfile|data_readRegA[1]~769_combout  = (\my_regfile|data_readRegA[1]~219_combout  & \my_regfile|data_readRegA[1]~209_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[1]~219_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[1]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~769 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[1]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~770 (
// Equation(s):
// \my_regfile|data_readRegA[3]~770_combout  = (\my_regfile|data_readRegA[3]~231_combout  & \my_regfile|data_readRegA[3]~241_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~231_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[3]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~770 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[3]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~13 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~13_combout  = (\my_processor|ctrl_readRegA[3]~7_combout ) # ((!\my_processor|pc_in~2_combout  & \my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_processor|pc_in~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~13 .lut_mask = 16'hF5F0;
defparam \my_processor|ctrl_readRegA[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~14 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~14_combout  = (\my_processor|ctrl_readRegA[4]~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_processor|pc_in~2_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_processor|pc_in~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~14 .lut_mask = 16'hFF0A;
defparam \my_processor|ctrl_readRegA[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \my_processor|alu_opcode[3]~8 (
// Equation(s):
// \my_processor|alu_opcode[3]~8_combout  = (!\my_processor|cmp1|ad4~0_combout  & (!\my_processor|cmp2|ad4~0_combout  & (\my_processor|cmp3|ad4~combout  & \my_imem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_processor|cmp3|ad4~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[3]~8 .lut_mask = 16'h1000;
defparam \my_processor|alu_opcode[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \my_processor|alu_opcode[4]~9 (
// Equation(s):
// \my_processor|alu_opcode[4]~9_combout  = (!\my_processor|cmp1|ad4~0_combout  & (!\my_processor|cmp2|ad4~0_combout  & (\my_processor|cmp3|ad4~combout  & \my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_processor|cmp1|ad4~0_combout ),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_processor|cmp3|ad4~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[4]~9 .lut_mask = 16'h1000;
defparam \my_processor|alu_opcode[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign data_reg_write[0] = \data_reg_write[0]~output_o ;

assign data_reg_write[1] = \data_reg_write[1]~output_o ;

assign data_reg_write[2] = \data_reg_write[2]~output_o ;

assign data_reg_write[3] = \data_reg_write[3]~output_o ;

assign data_reg_write[4] = \data_reg_write[4]~output_o ;

assign data_reg_write[5] = \data_reg_write[5]~output_o ;

assign data_reg_write[6] = \data_reg_write[6]~output_o ;

assign data_reg_write[7] = \data_reg_write[7]~output_o ;

assign data_reg_write[8] = \data_reg_write[8]~output_o ;

assign data_reg_write[9] = \data_reg_write[9]~output_o ;

assign data_reg_write[10] = \data_reg_write[10]~output_o ;

assign data_reg_write[11] = \data_reg_write[11]~output_o ;

assign data_reg_write[12] = \data_reg_write[12]~output_o ;

assign data_reg_write[13] = \data_reg_write[13]~output_o ;

assign data_reg_write[14] = \data_reg_write[14]~output_o ;

assign data_reg_write[15] = \data_reg_write[15]~output_o ;

assign data_reg_write[16] = \data_reg_write[16]~output_o ;

assign data_reg_write[17] = \data_reg_write[17]~output_o ;

assign data_reg_write[18] = \data_reg_write[18]~output_o ;

assign data_reg_write[19] = \data_reg_write[19]~output_o ;

assign data_reg_write[20] = \data_reg_write[20]~output_o ;

assign data_reg_write[21] = \data_reg_write[21]~output_o ;

assign data_reg_write[22] = \data_reg_write[22]~output_o ;

assign data_reg_write[23] = \data_reg_write[23]~output_o ;

assign data_reg_write[24] = \data_reg_write[24]~output_o ;

assign data_reg_write[25] = \data_reg_write[25]~output_o ;

assign data_reg_write[26] = \data_reg_write[26]~output_o ;

assign data_reg_write[27] = \data_reg_write[27]~output_o ;

assign data_reg_write[28] = \data_reg_write[28]~output_o ;

assign data_reg_write[29] = \data_reg_write[29]~output_o ;

assign data_reg_write[30] = \data_reg_write[30]~output_o ;

assign data_reg_write[31] = \data_reg_write[31]~output_o ;

assign aluinput[0] = \aluinput[0]~output_o ;

assign aluinput[1] = \aluinput[1]~output_o ;

assign aluinput[2] = \aluinput[2]~output_o ;

assign aluinput[3] = \aluinput[3]~output_o ;

assign aluinput[4] = \aluinput[4]~output_o ;

assign aluinput[5] = \aluinput[5]~output_o ;

assign aluinput[6] = \aluinput[6]~output_o ;

assign aluinput[7] = \aluinput[7]~output_o ;

assign aluinput[8] = \aluinput[8]~output_o ;

assign aluinput[9] = \aluinput[9]~output_o ;

assign aluinput[10] = \aluinput[10]~output_o ;

assign aluinput[11] = \aluinput[11]~output_o ;

assign aluinput[12] = \aluinput[12]~output_o ;

assign aluinput[13] = \aluinput[13]~output_o ;

assign aluinput[14] = \aluinput[14]~output_o ;

assign aluinput[15] = \aluinput[15]~output_o ;

assign aluinput[16] = \aluinput[16]~output_o ;

assign aluinput[17] = \aluinput[17]~output_o ;

assign aluinput[18] = \aluinput[18]~output_o ;

assign aluinput[19] = \aluinput[19]~output_o ;

assign aluinput[20] = \aluinput[20]~output_o ;

assign aluinput[21] = \aluinput[21]~output_o ;

assign aluinput[22] = \aluinput[22]~output_o ;

assign aluinput[23] = \aluinput[23]~output_o ;

assign aluinput[24] = \aluinput[24]~output_o ;

assign aluinput[25] = \aluinput[25]~output_o ;

assign aluinput[26] = \aluinput[26]~output_o ;

assign aluinput[27] = \aluinput[27]~output_o ;

assign aluinput[28] = \aluinput[28]~output_o ;

assign aluinput[29] = \aluinput[29]~output_o ;

assign aluinput[30] = \aluinput[30]~output_o ;

assign aluinput[31] = \aluinput[31]~output_o ;

assign alu_opcode[0] = \alu_opcode[0]~output_o ;

assign alu_opcode[1] = \alu_opcode[1]~output_o ;

assign alu_opcode[2] = \alu_opcode[2]~output_o ;

assign alu_opcode[3] = \alu_opcode[3]~output_o ;

assign alu_opcode[4] = \alu_opcode[4]~output_o ;

assign sximmed[0] = \sximmed[0]~output_o ;

assign sximmed[1] = \sximmed[1]~output_o ;

assign sximmed[2] = \sximmed[2]~output_o ;

assign sximmed[3] = \sximmed[3]~output_o ;

assign sximmed[4] = \sximmed[4]~output_o ;

assign sximmed[5] = \sximmed[5]~output_o ;

assign sximmed[6] = \sximmed[6]~output_o ;

assign sximmed[7] = \sximmed[7]~output_o ;

assign sximmed[8] = \sximmed[8]~output_o ;

assign sximmed[9] = \sximmed[9]~output_o ;

assign sximmed[10] = \sximmed[10]~output_o ;

assign sximmed[11] = \sximmed[11]~output_o ;

assign sximmed[12] = \sximmed[12]~output_o ;

assign sximmed[13] = \sximmed[13]~output_o ;

assign sximmed[14] = \sximmed[14]~output_o ;

assign sximmed[15] = \sximmed[15]~output_o ;

assign sximmed[16] = \sximmed[16]~output_o ;

assign sximmed[17] = \sximmed[17]~output_o ;

assign sximmed[18] = \sximmed[18]~output_o ;

assign sximmed[19] = \sximmed[19]~output_o ;

assign sximmed[20] = \sximmed[20]~output_o ;

assign sximmed[21] = \sximmed[21]~output_o ;

assign sximmed[22] = \sximmed[22]~output_o ;

assign sximmed[23] = \sximmed[23]~output_o ;

assign sximmed[24] = \sximmed[24]~output_o ;

assign sximmed[25] = \sximmed[25]~output_o ;

assign sximmed[26] = \sximmed[26]~output_o ;

assign sximmed[27] = \sximmed[27]~output_o ;

assign sximmed[28] = \sximmed[28]~output_o ;

assign sximmed[29] = \sximmed[29]~output_o ;

assign sximmed[30] = \sximmed[30]~output_o ;

assign sximmed[31] = \sximmed[31]~output_o ;

assign data_writeTwo[0] = \data_writeTwo[0]~output_o ;

assign data_writeTwo[1] = \data_writeTwo[1]~output_o ;

assign data_writeTwo[2] = \data_writeTwo[2]~output_o ;

assign data_writeTwo[3] = \data_writeTwo[3]~output_o ;

assign data_writeTwo[4] = \data_writeTwo[4]~output_o ;

assign data_writeTwo[5] = \data_writeTwo[5]~output_o ;

assign data_writeTwo[6] = \data_writeTwo[6]~output_o ;

assign data_writeTwo[7] = \data_writeTwo[7]~output_o ;

assign data_writeTwo[8] = \data_writeTwo[8]~output_o ;

assign data_writeTwo[9] = \data_writeTwo[9]~output_o ;

assign data_writeTwo[10] = \data_writeTwo[10]~output_o ;

assign data_writeTwo[11] = \data_writeTwo[11]~output_o ;

assign data_writeTwo[12] = \data_writeTwo[12]~output_o ;

assign data_writeTwo[13] = \data_writeTwo[13]~output_o ;

assign data_writeTwo[14] = \data_writeTwo[14]~output_o ;

assign data_writeTwo[15] = \data_writeTwo[15]~output_o ;

assign data_writeTwo[16] = \data_writeTwo[16]~output_o ;

assign data_writeTwo[17] = \data_writeTwo[17]~output_o ;

assign data_writeTwo[18] = \data_writeTwo[18]~output_o ;

assign data_writeTwo[19] = \data_writeTwo[19]~output_o ;

assign data_writeTwo[20] = \data_writeTwo[20]~output_o ;

assign data_writeTwo[21] = \data_writeTwo[21]~output_o ;

assign data_writeTwo[22] = \data_writeTwo[22]~output_o ;

assign data_writeTwo[23] = \data_writeTwo[23]~output_o ;

assign data_writeTwo[24] = \data_writeTwo[24]~output_o ;

assign data_writeTwo[25] = \data_writeTwo[25]~output_o ;

assign data_writeTwo[26] = \data_writeTwo[26]~output_o ;

assign data_writeTwo[27] = \data_writeTwo[27]~output_o ;

assign data_writeTwo[28] = \data_writeTwo[28]~output_o ;

assign data_writeTwo[29] = \data_writeTwo[29]~output_o ;

assign data_writeTwo[30] = \data_writeTwo[30]~output_o ;

assign data_writeTwo[31] = \data_writeTwo[31]~output_o ;

assign enableTwo = \enableTwo~output_o ;

assign overflow = \overflow~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
