/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:43 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_BSP_CONTROL_INTR2_H__
#define BCHP_BSP_CONTROL_INTR2_H__

/***************************************************************************
 *BSP_CONTROL_INTR2 - BSP to HOST L2 interrupt control registers
 ***************************************************************************/
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS        0x00003b0b00 /* [RO][32] CPU interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET           0x00003b0b04 /* [WO][32] CPU interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR         0x00003b0b08 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   0x00003b0b0c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET      0x00003b0b10 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR    0x00003b0b14 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS        0x00003b0b18 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET           0x00003b0b1c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR         0x00003b0b20 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   0x00003b0b24 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET      0x00003b0b28 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR    0x00003b0b2c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_SHIFT          10

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_MASK   0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_SHIFT  8
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_MASK          0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_SHIFT         6
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_MASK            0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_SHIFT           5
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_SHIFT   4
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_SHIFT         3
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD_CR_INTR_MASK       0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD_CR_INTR_SHIFT      2
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD_CR_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD2_INTR_MASK         0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD2_INTR_SHIFT        1
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD2_INTR_DEFAULT      0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD1_INTR_MASK         0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD1_INTR_SHIFT        0
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OLOAD1_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_MASK              0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_SHIFT             10

/* BSP_CONTROL_INTR2 :: CPU_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_MASK  0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_MASK      0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_SHIFT     8
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_MASK   0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_SHIFT  7
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_MASK             0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_SHIFT            6
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_MASK               0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_SHIFT              5
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_DEFAULT            0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_SHIFT      4
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_SHIFT            3
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD_CR_INTR_MASK          0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD_CR_INTR_SHIFT         2
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD_CR_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD2_INTR_MASK            0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD2_INTR_SHIFT           1
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD2_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD1_INTR_MASK            0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD1_INTR_SHIFT           0
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OLOAD1_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_SHIFT           10

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_MASK    0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_SHIFT   8
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_MASK           0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_SHIFT          6
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_MASK             0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_SHIFT            5
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_SHIFT    4
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_SHIFT          3
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD_CR_INTR_SHIFT       2
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD_CR_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD2_INTR_SHIFT         1
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD2_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD1_INTR_SHIFT         0
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OLOAD1_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_SHIFT     10

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_MASK     0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_SHIFT    6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_MASK       0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_SHIFT      5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_SHIFT    3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD_CR_INTR_MASK  0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD2_INTR_MASK    0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD2_INTR_SHIFT   1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD1_INTR_MASK    0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD1_INTR_SHIFT   0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OLOAD1_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_SHIFT        10

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_MASK        0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_SHIFT       6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_MASK          0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_SHIFT         5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_DEFAULT       0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_SHIFT       3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD_CR_INTR_SHIFT    2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD_CR_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD2_INTR_SHIFT      1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD2_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD1_INTR_SHIFT      0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OLOAD1_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT      10

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_MASK      0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_SHIFT     6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_MASK        0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_SHIFT       5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_SHIFT     3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD_CR_INTR_SHIFT  2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD2_INTR_SHIFT    1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD2_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD1_INTR_SHIFT    0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OLOAD1_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_SHIFT          10

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_MASK   0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_SHIFT  8
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_MASK          0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_SHIFT         6
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_MASK            0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_SHIFT           5
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_SHIFT   4
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_SHIFT         3
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD_CR_INTR_MASK       0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD_CR_INTR_SHIFT      2
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD_CR_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD2_INTR_MASK         0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD2_INTR_SHIFT        1
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD2_INTR_DEFAULT      0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD1_INTR_MASK         0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD1_INTR_SHIFT        0
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OLOAD1_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_MASK              0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_SHIFT             10

/* BSP_CONTROL_INTR2 :: PCI_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_MASK  0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_MASK      0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_SHIFT     8
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_MASK   0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_SHIFT  7
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_MASK             0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_SHIFT            6
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_MASK               0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_SHIFT              5
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_DEFAULT            0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_SHIFT      4
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_SHIFT            3
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD_CR_INTR_MASK          0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD_CR_INTR_SHIFT         2
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD_CR_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD2_INTR_MASK            0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD2_INTR_SHIFT           1
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD2_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD1_INTR_MASK            0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD1_INTR_SHIFT           0
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OLOAD1_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_SHIFT           10

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_MASK    0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_SHIFT   8
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_MASK           0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_SHIFT          6
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_MASK             0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_SHIFT            5
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_SHIFT    4
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_SHIFT          3
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD_CR_INTR_SHIFT       2
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD_CR_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD2_INTR_SHIFT         1
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD2_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD1_INTR_SHIFT         0
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OLOAD1_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_SHIFT     10

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_MASK     0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_SHIFT    6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_MASK       0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_SHIFT      5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_SHIFT    3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD_CR_INTR_MASK  0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD2_INTR_MASK    0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD2_INTR_SHIFT   1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD1_INTR_MASK    0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD1_INTR_SHIFT   0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OLOAD1_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_SHIFT        10

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_MASK        0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_SHIFT       6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_MASK          0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_SHIFT         5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_DEFAULT       0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_SHIFT       3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD_CR_INTR_SHIFT    2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD_CR_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD2_INTR_SHIFT      1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD2_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD1_INTR_SHIFT      0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OLOAD1_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT      10

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_MASK      0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_SHIFT     6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_MASK        0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_SHIFT       5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_SHIFT     3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OLOAD_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD_CR_INTR_SHIFT  2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OLOAD2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD2_INTR_SHIFT    1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD2_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OLOAD1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD1_INTR_SHIFT    0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OLOAD1_INTR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_BSP_CONTROL_INTR2_H__ */

/* End of File */
