Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  8 17:04:24 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Print_timing_summary_routed.rpt -pb Print_timing_summary_routed.pb -rpx Print_timing_summary_routed.rpx -warn_on_violation
| Design       : Print
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line71/a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.501    -1503.080                    281                 1729        0.017        0.000                      0                 1729        3.000        0.000                       0                   555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
c1/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk50  {0.000 8.333}      16.667          60.000          
  clkfbout_clk50  {0.000 25.000}     50.000          20.000          
sys_clk_pin       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk50        9.848        0.000                      0                   59        0.227        0.000                      0                   59        7.833        0.000                       0                    28  
  clkfbout_clk50                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin             0.443        0.000                      0                 1389        0.066        0.000                      0                 1389        4.500        0.000                       0                   523  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk50  sys_clk_pin          -8.501    -1503.080                    281                  281        0.017        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  clk_out1_clk50

Setup :            0  Failing Endpoints,  Worst Slack        9.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.848ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X76Y41         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X76Y41         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X76Y41         FDRE (Setup_fdre_C_R)       -0.524    17.837    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         17.837    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.848    

Slack (MET) :             9.848ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X76Y41         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X76Y41         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X76Y41         FDRE (Setup_fdre_C_R)       -0.524    17.837    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.837    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.848    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.890ns (14.724%)  route 5.154ns (85.276%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.558     7.899    v2/v_cnt[10]_i_1_n_0
    SLICE_X74Y42         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X74Y42         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X74Y42         FDRE (Setup_fdre_C_R)       -0.524    17.837    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.837    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X77Y41         FDRE (Setup_fdre_C_R)       -0.429    17.932    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X77Y41         FDRE (Setup_fdre_C_R)       -0.429    17.932    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X77Y41         FDRE (Setup_fdre_C_R)       -0.429    17.932    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.890ns (14.508%)  route 5.245ns (85.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.648     7.989    v2/v_cnt[10]_i_1_n_0
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X77Y41         FDRE (Setup_fdre_C_R)       -0.429    17.932    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.890ns (14.823%)  route 5.114ns (85.177%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.518     7.859    v2/v_cnt[10]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.107    18.499    
                         clock uncertainty           -0.135    18.364    
    SLICE_X75Y41         FDRE (Setup_fdre_C_R)       -0.429    17.935    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.890ns (14.823%)  route 5.114ns (85.177%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.518     7.859    v2/v_cnt[10]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.107    18.499    
                         clock uncertainty           -0.135    18.364    
    SLICE_X75Y41         FDRE (Setup_fdre_C_R)       -0.429    17.935    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk50 rise@16.667ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.890ns (14.867%)  route 5.096ns (85.133%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852     1.854    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.518     2.372 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          3.086     5.459    v2/Q[0]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  v2/h_cnt[10]_i_3/O
                         net (fo=8, routed)           0.701     6.283    v2/h_cnt[10]_i_3_n_0
    SLICE_X73Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.407 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.810     7.217    v2/v_cnt[10]_i_4_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.341 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.500     7.841    v2/v_cnt[10]_i_1_n_0
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683    18.350    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.656 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.579    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722    18.392    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.104    18.496    
                         clock uncertainty           -0.135    18.361    
    SLICE_X77Y42         FDRE (Setup_fdre_C_R)       -0.429    17.932    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 10.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.285%)  route 0.170ns (47.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  v2/h_cnt_reg[8]/Q
                         net (fo=10, routed)          0.170     0.965    v2/h_addr[8]
    SLICE_X73Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.010 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.010    v2/p_0_in__0[10]
    SLICE_X73Y41         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X73Y41         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism             -0.237     0.691    
    SLICE_X73Y41         FDRE (Hold_fdre_C_D)         0.092     0.783    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.208ns (57.863%)  route 0.151ns (42.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.164     0.818 r  v2/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.151     0.970    v2/h_addr[6]
    SLICE_X74Y41         LUT3 (Prop_lut3_I2_O)        0.044     1.014 r  v2/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.014    v2/h_cnt[7]_i_1_n_0
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[7]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X74Y41         FDRE (Hold_fdre_C_D)         0.131     0.785    v2/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.164     0.818 r  v2/h_cnt_reg[6]/Q
                         net (fo=14, routed)          0.151     0.970    v2/h_addr[6]
    SLICE_X74Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.015 r  v2/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.015    v2/p_0_in__0[6]
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[6]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X74Y41         FDRE (Hold_fdre_C_D)         0.121     0.775    v2/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.797%)  route 0.170ns (48.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  v2/h_cnt_reg[8]/Q
                         net (fo=10, routed)          0.170     0.966    v2/h_addr[8]
    SLICE_X75Y40         LUT5 (Prop_lut5_I4_O)        0.042     1.008 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.008    v2/p_0_in__0[9]
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.107     0.761    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     0.633    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  v2/h_cnt_reg[1]/Q
                         net (fo=6, routed)           0.181     0.955    v2/h_addr[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.042     0.997 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.997    v2/p_0_in__0[2]
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.275     0.633    
    SLICE_X71Y42         FDRE (Hold_fdre_C_D)         0.107     0.740    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  v2/h_cnt_reg[8]/Q
                         net (fo=10, routed)          0.170     0.966    v2/h_addr[8]
    SLICE_X75Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.011 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.011    v2/p_0_in__0[8]
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.092     0.746    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.217%)  route 0.177ns (48.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     0.633    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  v2/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.177     0.951    v2/h_addr[0]
    SLICE_X71Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.996 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.996    v2/p_0_in__0[1]
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.907     0.909    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism             -0.275     0.633    
    SLICE_X71Y42         FDRE (Hold_fdre_C_D)         0.091     0.724    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  v2/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.183     0.978    v2/v_addr[10]
    SLICE_X75Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.023 r  v2/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.023    v2/p_0_in__1[10]
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X75Y41         FDRE (Hold_fdre_C_D)         0.091     0.745    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.184ns (44.075%)  route 0.233ns (55.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          0.233     1.029    v2/v_addr[6]
    SLICE_X77Y42         LUT3 (Prop_lut3_I1_O)        0.043     1.072 r  v2/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.072    v2/v_cnt[7]_i_1_n_0
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X77Y42         FDRE (Hold_fdre_C_D)         0.107     0.761    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.208ns (46.903%)  route 0.235ns (53.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.652     0.654    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.164     0.818 r  v2/h_cnt_reg[3]/Q
                         net (fo=15, routed)          0.235     1.054    v2/Q[0]
    SLICE_X74Y41         LUT5 (Prop_lut5_I4_O)        0.044     1.098 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.098    v2/p_0_in__0[4]
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.927     0.929    v2/CLK
    SLICE_X74Y41         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.274     0.654    
    SLICE_X74Y41         FDRE (Hold_fdre_C_D)         0.131     0.785    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk50
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X71Y42     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X73Y41     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X71Y42     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X71Y42     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X74Y41     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X74Y41     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X74Y43     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X74Y41     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X73Y44     v2/vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X73Y41     v2/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X74Y41     v2/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X74Y41     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X75Y40     v2/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X75Y40     v2/h_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X73Y41     v2/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X73Y41     v2/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X71Y42     v2/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50
  To Clock:  clkfbout_clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.199ns (36.365%)  route 5.598ns (63.635%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.795    10.681    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[3]
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.805 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.805    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.019 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.019    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X62Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    11.107 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.923    12.030    romdata[5]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.319    12.349 r  v1_i_8/O
                         net (fo=13, routed)          1.880    14.229    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.754    15.177    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.444    
                         clock uncertainty           -0.035    15.409    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.672    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 3.205ns (37.286%)  route 5.391ns (62.714%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           2.669    10.555    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[5]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.679    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    10.896 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.896    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X63Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    10.990 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.453    11.443    romdata[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.316    11.759 r  v1_i_6/O
                         net (fo=13, routed)          2.269    14.028    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.706    15.129    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.396    
                         clock uncertainty           -0.035    15.361    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.624    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 3.199ns (37.152%)  route 5.412ns (62.848%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.795    10.681    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[3]
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.805 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.805    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.019 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.019    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X62Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    11.107 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.923    12.030    romdata[5]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.319    12.349 r  v1_i_8/O
                         net (fo=13, routed)          1.694    14.043    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.757    15.180    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.447    
                         clock uncertainty           -0.035    15.412    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.675    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.199ns (37.385%)  route 5.358ns (62.615%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.795    10.681    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[3]
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.805 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.805    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.019 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.019    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X62Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    11.107 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.923    12.030    romdata[5]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.319    12.349 r  v1_i_8/O
                         net (fo=13, routed)          1.640    13.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.706    15.129    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.396    
                         clock uncertainty           -0.035    15.361    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.624    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.205ns (37.454%)  route 5.352ns (62.546%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           2.669    10.555    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[5]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.679    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    10.896 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.896    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X63Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    10.990 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.453    11.443    romdata[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.316    11.759 r  v1_i_6/O
                         net (fo=13, routed)          2.230    13.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.754    15.177    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.444    
                         clock uncertainty           -0.035    15.409    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.672    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 3.205ns (37.708%)  route 5.294ns (62.292%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           2.669    10.555    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[5]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.679    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    10.896 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.896    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X63Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    10.990 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.453    11.443    romdata[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.316    11.759 r  v1_i_6/O
                         net (fo=13, routed)          2.172    13.932    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.757    15.180    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.447    
                         clock uncertainty           -0.035    15.412    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.675    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 3.199ns (38.045%)  route 5.209ns (61.955%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.795    10.681    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[3]
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.805 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.805    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.019 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.019    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X62Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    11.107 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.923    12.030    romdata[5]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.319    12.349 r  v1_i_8/O
                         net (fo=13, routed)          1.492    13.841    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.711    15.134    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.401    
                         clock uncertainty           -0.035    15.366    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.629    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.205ns (38.053%)  route 5.217ns (61.947%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           2.669    10.555    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[5]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.679 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.679    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X63Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    10.896 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.896    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X63Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    10.990 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.453    11.443    romdata[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.316    11.759 r  v1_i_6/O
                         net (fo=13, routed)          2.095    13.855    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.762    15.185    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.452    
                         clock uncertainty           -0.035    15.417    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.680    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 3.199ns (38.032%)  route 5.212ns (61.968%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.795    10.681    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[3]
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.805 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.805    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.019 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.019    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X62Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    11.107 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.923    12.030    romdata[5]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.319    12.349 r  v1_i_8/O
                         net (fo=13, routed)          1.495    13.843    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.762    15.185    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.452    
                         clock uncertainty           -0.035    15.417    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.680    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 3.199ns (38.248%)  route 5.165ns (61.752%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.830     5.432    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.886 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           2.465    10.351    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[2]
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.475 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.475    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X62Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    10.689 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.689    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X62Y67         MUXF8 (Prop_muxf8_I1_O)      0.088    10.777 r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.431    11.208    romdata[4]
    SLICE_X62Y66         LUT4 (Prop_lut4_I1_O)        0.319    11.527 r  v1_i_9/O
                         net (fo=13, routed)          2.269    13.796    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.754    15.177    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.444    
                         clock uncertainty           -0.035    15.409    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.672    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 f1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/a0/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.218%)  route 0.234ns (58.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.555     1.474    f1/clk
    SLICE_X50Y72         FDRE                                         r  f1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  f1/out_reg/Q
                         net (fo=1, routed)           0.234     1.872    p1/a0/dd_reg_0
    SLICE_X52Y71         FDRE                                         r  p1/a0/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.822     1.987    p1/a0/clk
    SLICE_X52Y71         FDRE                                         r  p1/a0/dd_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.070     1.806    p1/a0/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 p5/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.690%)  route 0.265ns (65.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.563     1.482    p5/clk
    SLICE_X65Y66         FDRE                                         r  p5/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p5/x_reg[2]/Q
                         net (fo=52, routed)          0.265     1.889    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.872     2.037    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.741    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 p5/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.259%)  route 0.573ns (77.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.569     1.488    p5/clk
    SLICE_X66Y52         FDRE                                         r  p5/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  p5/y_reg[0]/Q
                         net (fo=52, routed)          0.573     2.225    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.952     2.117    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.867    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.050    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 p2/a0/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2/a1/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.392%)  route 0.374ns (72.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.553     1.472    p2/a0/clk
    SLICE_X49Y75         FDRE                                         r  p2/a0/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  p2/a0/dd_reg/Q
                         net (fo=1, routed)           0.374     1.987    p2/a1/dd_reg_1
    SLICE_X58Y69         FDRE                                         r  p2/a1/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.827     1.992    p2/a1/clk
    SLICE_X58Y69         FDRE                                         r  p2/a1/dd_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.059     1.800    p2/a1/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 p5/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.584%)  route 0.339ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.569     1.488    p5/clk
    SLICE_X66Y52         FDRE                                         r  p5/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  p5/y_reg[0]/Q
                         net (fo=52, routed)          0.339     1.992    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.909     2.074    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.778    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 p5/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.701%)  route 0.334ns (70.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.563     1.482    p5/clk
    SLICE_X65Y66         FDRE                                         r  p5/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p5/x_reg[3]/Q
                         net (fo=51, routed)          0.334     1.957    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.872     2.037    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.741    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 f3/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p3/a0/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.137%)  route 0.186ns (56.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.552     1.471    f3/clk
    SLICE_X57Y74         FDRE                                         r  f3/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  f3/out_reg/Q
                         net (fo=1, routed)           0.186     1.798    p3/a0/dd_reg_1
    SLICE_X58Y73         FDRE                                         r  p3/a0/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.822     1.987    p3/a0/clk
    SLICE_X58Y73         FDRE                                         r  p3/a0/dd_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.059     1.566    p3/a0/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 p5/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.275%)  route 0.329ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.561     1.480    p5/clk
    SLICE_X60Y66         FDRE                                         r  p5/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  p5/y_reg[5]/Q
                         net (fo=48, routed)          0.329     1.973    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.872     2.037    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.741    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p5/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.182%)  route 0.359ns (71.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.563     1.482    p5/clk
    SLICE_X65Y66         FDRE                                         r  p5/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  p5/x_reg[1]/Q
                         net (fo=52, routed)          0.359     1.983    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.872     2.037    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.741    r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 p1/a0/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/a1/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.483%)  route 0.199ns (58.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.554     1.473    p1/a0/clk
    SLICE_X52Y71         FDRE                                         r  p1/a0/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  p1/a0/dd_reg/Q
                         net (fo=1, routed)           0.199     1.813    p1/a1/d
    SLICE_X58Y70         FDRE                                         r  p1/a1/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.826     1.991    p1/a1/clk
    SLICE_X58Y70         FDRE                                         r  p1/a1/dd_reg/C
                         clock pessimism             -0.479     1.511    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.059     1.570    p1/a1/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y88  d4/cnt1_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y88  d4/cnt1_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y88  d4/cnt1_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y88  d4/cnt1_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y79  d1/cnt1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y79  d1/cnt1_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y79  d1/cnt1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y79  d1/cnt1_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y80  d1/cnt1_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y80  d1/cnt1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  d4/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  d4/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  d4/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  d4/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y81  d1/cnt1_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y81  d1/cnt1_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y81  d1/cnt1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y81  d1/cnt1_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y81  d1/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y81  d1/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  sys_clk_pin

Setup :          281  Failing Endpoints,  Worst Slack       -8.501ns,  Total Violation    -1503.080ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.501ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.085ns  (logic 2.333ns (16.564%)  route 11.752ns (83.436%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 24.976 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    29.099 f  v2/v1_i_15/O[3]
                         net (fo=20, routed)          1.892    30.991    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[14]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.306    31.297 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.309    32.606    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554    24.976    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    24.976    
                         clock uncertainty           -0.428    24.548    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.105    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                         -32.606    
  -------------------------------------------------------------------
                         slack                                 -8.501    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.080ns  (logic 2.346ns (16.662%)  route 11.734ns (83.338%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 24.977 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 f  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.775    30.894    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X69Y48         LUT4 (Prop_lut4_I0_O)        0.299    31.193 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.408    32.601    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.555    24.977    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    24.977    
                         clock uncertainty           -0.428    24.549    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.106    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                         -32.601    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.450ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.183ns  (logic 2.346ns (16.540%)  route 11.837ns (83.460%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 r  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.552    30.671    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[15]
    SLICE_X68Y43         LUT4 (Prop_lut4_I0_O)        0.299    30.970 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           1.734    32.704    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.703    25.126    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.126    
                         clock uncertainty           -0.428    24.697    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.254    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.254    
                         arrival time                         -32.704    
  -------------------------------------------------------------------
                         slack                                 -8.450    

Slack (VIOLATED) :        -8.419ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.162ns  (logic 2.346ns (16.565%)  route 11.816ns (83.435%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        3.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 25.136 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 r  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.977    31.096    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    SLICE_X63Y37         LUT3 (Prop_lut3_I2_O)        0.299    31.395 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           1.288    32.683    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.713    25.136    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    25.136    
                         clock uncertainty           -0.428    24.707    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.264    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -32.683    
  -------------------------------------------------------------------
                         slack                                 -8.419    

Slack (VIOLATED) :        -8.371ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.039ns  (logic 2.349ns (16.732%)  route 11.690ns (83.268%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    29.118 r  v2/v1_i_15/O[1]
                         net (fo=21, routed)          1.850    30.969    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[12]
    SLICE_X73Y57         LUT4 (Prop_lut4_I3_O)        0.303    31.272 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           1.288    32.560    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.638    25.060    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.060    
                         clock uncertainty           -0.428    24.632    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.189    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -32.560    
  -------------------------------------------------------------------
                         slack                                 -8.371    

Slack (VIOLATED) :        -8.366ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.164ns  (logic 2.349ns (16.584%)  route 11.815ns (83.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    29.118 r  v2/v1_i_15/O[1]
                         net (fo=21, routed)          1.559    30.677    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[12]
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.303    30.980 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           1.705    32.685    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.768    25.191    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.191    
                         clock uncertainty           -0.428    24.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.319    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.319    
                         arrival time                         -32.685    
  -------------------------------------------------------------------
                         slack                                 -8.366    

Slack (VIOLATED) :        -8.363ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.106ns  (logic 2.346ns (16.631%)  route 11.760ns (83.369%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        3.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 25.136 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 r  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.421    30.540    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[15]
    SLICE_X73Y42         LUT2 (Prop_lut2_I0_O)        0.299    30.839 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0/O
                         net (fo=2, routed)           1.788    32.627    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y15         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.713    25.136    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y15         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    25.136    
                         clock uncertainty           -0.428    24.707    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.264    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -32.627    
  -------------------------------------------------------------------
                         slack                                 -8.363    

Slack (VIOLATED) :        -8.351ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.140ns  (logic 2.346ns (16.592%)  route 11.794ns (83.408%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 25.182 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 f  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.877    30.997    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y32         LUT4 (Prop_lut4_I0_O)        0.299    31.296 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.365    32.661    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.759    25.182    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.182    
                         clock uncertainty           -0.428    24.753    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.310    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.310    
                         arrival time                         -32.661    
  -------------------------------------------------------------------
                         slack                                 -8.351    

Slack (VIOLATED) :        -8.338ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.085ns  (logic 2.346ns (16.656%)  route 11.739ns (83.344%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 25.140 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  v2/v1_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.884    v2/v1_i_15_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.119 r  v2/v1_i_14/O[0]
                         net (fo=20, routed)          1.762    30.881    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[15]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.299    31.180 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.426    32.606    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.717    25.140    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.140    
                         clock uncertainty           -0.428    24.711    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.268    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                         -32.606    
  -------------------------------------------------------------------
                         slack                                 -8.338    

Slack (VIOLATED) :        -8.336ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - clk_out1_clk50 rise@16.667ns)
  Data Path Delay:        14.074ns  (logic 2.333ns (16.576%)  route 11.741ns (83.424%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 25.131 - 20.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 18.521 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.809    18.476    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    14.554 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    16.573    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.669 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.852    18.521    v2/CLK
    SLICE_X77Y42         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.456    18.977 r  v2/v_cnt_reg[6]/Q
                         net (fo=17, routed)          3.055    22.032    v2/v_addr[6]
    SLICE_X76Y41         LUT5 (Prop_lut5_I0_O)        0.124    22.156 r  v2/v1_i_40/O
                         net (fo=6, routed)           1.503    23.659    v2/v1_i_40_n_0
    SLICE_X75Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.783 f  v2/v1_i_37/O
                         net (fo=28, routed)          2.199    25.982    v2/h_cnt_reg[9]_0
    SLICE_X72Y42         LUT4 (Prop_lut4_I0_O)        0.118    26.100 r  v2/pdata2_carry_i_5/O
                         net (fo=4, routed)           1.794    27.894    v2/s1/h[8]
    SLICE_X72Y42         LUT5 (Prop_lut5_I4_O)        0.326    28.220 r  v2/v1_i_35/O
                         net (fo=1, routed)           0.000    28.220    v2/v1_i_35_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.770 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.770    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    29.099 r  v2/v1_i_15/O[3]
                         net (fo=20, routed)          1.907    31.006    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X63Y32         LUT4 (Prop_lut4_I1_O)        0.306    31.312 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.283    32.595    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.708    25.131    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    25.131    
                         clock uncertainty           -0.428    24.702    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.259    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.259    
                         arrival time                         -32.595    
  -------------------------------------------------------------------
                         slack                                 -8.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.756ns (16.932%)  route 3.709ns (83.068%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     1.725    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.367     2.092 f  v2/v_cnt_reg[2]/Q
                         net (fo=17, routed)          1.876     3.968    v2/v_addr[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.100     4.068 r  v2/v1_i_41/O
                         net (fo=13, routed)          1.833     5.901    v2/v1_i_41_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I1_O)        0.100     6.001 r  v2/v1_i_27/O
                         net (fo=1, routed)           0.000     6.001    v2/v1_i_27_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     6.190 r  v2/v1_i_15/O[2]
                         net (fo=21, routed)          0.000     6.190    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.855     5.458    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.428     5.886    
    SLICE_X72Y43         FDRE (Hold_fdre_C_D)         0.287     6.173    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           6.190    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.108ns (24.612%)  route 3.394ns (75.388%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     1.725    v2/CLK
    SLICE_X77Y41         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDRE (Prop_fdre_C_Q)         0.337     2.062 r  v2/v_cnt_reg[1]/Q
                         net (fo=18, routed)          3.394     5.456    v2/v_addr[1]
    SLICE_X72Y42         LUT4 (Prop_lut4_I1_O)        0.263     5.719 r  v2/v1_i_32/O
                         net (fo=1, routed)           0.000     5.719    v2/s1/v[0]
    SLICE_X72Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.358     6.077 r  v2/v1_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.077    v2/v1_i_16_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     6.227 r  v2/v1_i_15/O[0]
                         net (fo=21, routed)          0.000     6.227    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.855     5.458    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.428     5.886    
    SLICE_X72Y43         FDRE (Hold_fdre_C_D)         0.287     6.173    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           6.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.741ns (16.453%)  route 3.763ns (83.547%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     1.725    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.367     2.092 f  v2/v_cnt_reg[2]/Q
                         net (fo=17, routed)          1.876     3.968    v2/v_addr[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.100     4.068 r  v2/v1_i_41/O
                         net (fo=13, routed)          1.887     5.955    v2/v1_i_41_n_0
    SLICE_X72Y43         LUT3 (Prop_lut3_I1_O)        0.100     6.055 r  v2/v1_i_28/O
                         net (fo=1, routed)           0.000     6.055    v2/s1/v[4]
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     6.229 r  v2/v1_i_15/O[1]
                         net (fo=21, routed)          0.000     6.229    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.855     5.458    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.428     5.886    
    SLICE_X72Y43         FDRE (Hold_fdre_C_D)         0.287     6.173    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           6.229    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.836ns (18.394%)  route 3.709ns (81.606%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     1.725    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.367     2.092 f  v2/v_cnt_reg[2]/Q
                         net (fo=17, routed)          1.876     3.968    v2/v_addr[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.100     4.068 r  v2/v1_i_41/O
                         net (fo=13, routed)          1.833     5.901    v2/v1_i_41_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I1_O)        0.100     6.001 r  v2/v1_i_27/O
                         net (fo=1, routed)           0.000     6.001    v2/v1_i_27_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     6.270 r  v2/v1_i_15/O[3]
                         net (fo=20, routed)          0.000     6.270    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.855     5.458    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y43         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.428     5.886    
    SLICE_X72Y43         FDRE (Hold_fdre_C_D)         0.287     6.173    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           6.270    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.756ns (16.615%)  route 3.794ns (83.385%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     1.725    v2/CLK
    SLICE_X75Y41         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.367     2.092 f  v2/v_cnt_reg[2]/Q
                         net (fo=17, routed)          1.876     3.968    v2/v_addr[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.100     4.068 r  v2/v1_i_41/O
                         net (fo=13, routed)          1.918     5.986    v2/v1_i_41_n_0
    SLICE_X72Y44         LUT6 (Prop_lut6_I2_O)        0.100     6.086 r  v2/v1_i_24/O
                         net (fo=1, routed)           0.000     6.086    v2/v1_i_24_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     6.275 r  v2/v1_i_14/O[0]
                         net (fo=20, routed)          0.000     6.275    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X72Y44         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.855     5.458    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y44         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.428     5.886    
    SLICE_X72Y44         FDRE (Hold_fdre_C_D)         0.287     6.173    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           6.275    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.578ns (12.322%)  route 4.113ns (87.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.337     2.013 r  v2/h_cnt_reg[2]/Q
                         net (fo=7, routed)           2.142     4.155    v2/h_addr[2]
    SLICE_X70Y43         LUT2 (Prop_lut2_I0_O)        0.241     4.396 r  v2/v1_i_23/O
                         net (fo=20, routed)          1.970     6.367    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.843     5.445    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.445    
                         clock uncertainty            0.428     5.874    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.360     6.234    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.234    
                         arrival time                           6.367    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.467ns (9.947%)  route 4.228ns (90.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.495ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.721     1.724    v2/CLK
    SLICE_X75Y40         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.367     2.091 r  v2/h_cnt_reg[8]/Q
                         net (fo=10, routed)          2.269     4.360    v2/h_addr[8]
    SLICE_X72Y45         LUT6 (Prop_lut6_I5_O)        0.100     4.460 r  v2/v1_i_17/O
                         net (fo=23, routed)          1.959     6.419    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y7          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.893     5.495    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.495    
                         clock uncertainty            0.428     5.924    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360     6.284    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.284    
                         arrival time                           6.419    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.578ns (12.304%)  route 4.120ns (87.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.337     2.013 r  v2/h_cnt_reg[2]/Q
                         net (fo=7, routed)           2.142     4.155    v2/h_addr[2]
    SLICE_X70Y43         LUT2 (Prop_lut2_I0_O)        0.241     4.396 r  v2/v1_i_23/O
                         net (fo=20, routed)          1.978     6.374    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.840     5.442    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.442    
                         clock uncertainty            0.428     5.871    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.360     6.231    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -6.231    
                         arrival time                           6.374    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.578ns (12.144%)  route 4.181ns (87.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.499ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.337     2.013 r  v2/h_cnt_reg[2]/Q
                         net (fo=7, routed)           2.142     4.155    v2/h_addr[2]
    SLICE_X70Y43         LUT2 (Prop_lut2_I0_O)        0.241     4.396 r  v2/v1_i_23/O
                         net (fo=20, routed)          2.039     6.435    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.897     5.499    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.499    
                         clock uncertainty            0.428     5.928    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     6.288    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.288    
                         arrival time                           6.435    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 0.578ns (12.280%)  route 4.129ns (87.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.673     1.676    v2/CLK
    SLICE_X71Y42         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_fdre_C_Q)         0.337     2.013 r  v2/h_cnt_reg[2]/Q
                         net (fo=7, routed)           2.142     4.155    v2/h_addr[2]
    SLICE_X70Y43         LUT2 (Prop_lut2_I0_O)        0.241     4.396 r  v2/v1_i_23/O
                         net (fo=20, routed)          1.987     6.383    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y15         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.843     5.445    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y15         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.445    
                         clock uncertainty            0.428     5.874    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.360     6.234    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.234    
                         arrival time                           6.383    
  -------------------------------------------------------------------
                         slack                                  0.149    





