##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyBUS_CLK(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
		5.11::Critical Path Report for (PPS(0)_PAD:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
		5.13::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
		5.14::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                     | Frequency: 37.60 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(routed)             | Frequency: 64.52 MHz  | Target: 72.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 72.00 MHz   | 
Clock: PPS(0)_PAD                    | N/A                   | Target: 100.00 MHz  | 
Clock: \Boundary32bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyBUS_CLK                     13888.9          -12710      6944.44          -546        13888.9          -8147       6944.44          -1900       
CyBUS_CLK                     CyBUS_CLK(routed)             13888.9          12129       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     PPS(0)_PAD                    555.556          8834        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     \Boundary32bit:CounterHW\/tc  13888.9          12238       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)             CyBUS_CLK                     13888.9          -20810      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)             CyBUS_CLK(routed)             13888.9          6140        N/A              N/A         N/A              N/A         6944.44          -805        
PPS(0)_PAD                    CyBUS_CLK                     555.556          -29311      N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK                     N/A              N/A         6944.44          -26753      N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK(routed)             13888.9          4554        N/A              N/A         N/A              N/A         13888.9          4554        

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase                
--------------------  ------------  ------------------------------  
ClockEnc(0)_PAD       25998         CyBUS_CLK:R                     
ClockEncDelay(0)_PAD  23639         CyBUS_CLK:R                     
Clock_tiktak(0)_PAD   32407         CyBUS_CLK(routed):R             
Compare(0)_PAD        24735         CyBUS_CLK:R                     
DOut1N(0)_PAD         25034         CyBUS_CLK:R                     
DOut1P(0)_PAD         24794         CyBUS_CLK:R                     
EN1(0)_PAD            23831         CyBUS_CLK:R                     
LED(0)_PAD            24048         CyBUS_CLK:R                     
LOAD(0)_PAD           36391         CyBUS_CLK:R                     
LOAD_1(0)_PAD         28422         CyBUS_CLK:R                     
Out_TikTak(0)_PAD     22177         CyBUS_CLK:R                     
Sh_out(0)_PAD         27916         CyBUS_CLK:R                     
TC(0)_PAD             25782         CyBUS_CLK:R                     
TC_word(0)_PAD        25665         \Boundary32bit:CounterHW\/tc:R  
TC_word(0)_PAD        25665         \Boundary32bit:CounterHW\/tc:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.60 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22369
-------------------------------------   ----- 
End-of-path arrival time (ps)           22369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22369  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22369  -12710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 64.52 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  6414
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18203

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      6396  13341   -805  FALL       1
Net_11403/q         macrocell15      3350  16691   -805  FALL       1
Net_11406/clk_en    macrocell41      2317  19008   -805  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 6140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  6414
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0      0   COMP  RISE       1
Net_11403/main_1    macrocell15      6396   6396   6140  RISE       1
Net_11403/q         macrocell15      3350   9746   6140  RISE       1
Net_11406/clk_en    macrocell41      2317  12063   6140  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  6414
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18203

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      6396  13341   -805  FALL       1
Net_11403/q         macrocell15      3350  16691   -805  FALL       1
Net_11406/clk_en    macrocell41      2317  19008   -805  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -20810p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       24054
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3510  22039  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  27169  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  27169  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  30469  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  30469  -20810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_11406/main_0
Capture Clock  : Net_11406/clock_0
Path slack     : 12129p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          6414
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             16793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell42   1250   1250  12129  RISE       1
Net_11406/main_0  macrocell41   3414   4664  12129  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22369
-------------------------------------   ----- 
End-of-path arrival time (ps)           22369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22369  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22369  -12710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -546p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_1/q                                  macrocell26      1250   1250   -546  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   2771   4021   -546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1


5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -8147p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       16026
-------------------------------------   ----- 
End-of-path arrival time (ps)           22971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell44         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell44      1250   8194  -8147  RISE       1
\Period:bSR:status_0\/main_1                macrocell11      2299  10493  -8147  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  13843  -8147  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   9127  22971  -8147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1


5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -1900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           12279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -1900  RISE       1
Net_686/main_0                            macrocell42      2924  12279  -1900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:R)
************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 8834p

Capture Clock Arrival Time                              0
+ Clock path delay                                  12617
+ Cycle adjust (CyBUS_CLK:R#6 vs. PPS(0)_PAD:R#8)     556
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13172

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   8834  RISE       1
Net_11269/ar_0                             macrocell39    2289   4339   8834  RISE       1

Capture Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
*******************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 12238p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     6244
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        16623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  12238  RISE       1
cydff_10/main_0                           macrocell40    2336   4386  12238  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1


5.11::Critical Path Report for (PPS(0)_PAD:R vs. CyBUS_CLK:R)
*************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -29311p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           26736
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell39      1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell18   5863  26736  -29311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1


5.12::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 4554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             6414
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                18203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0   1000   COMP  RISE       1
Net_11403/main_0              macrocell15   6982   7982   4554  RISE       1
Net_11403/q                   macrocell15   3350  11332   4554  RISE       1
Net_11406/clk_en              macrocell41   2317  13649   4554  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1


5.13::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 4554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             6414
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                32092

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           27538
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0  14889   COMP  FALL       1
Net_11403/main_0              macrocell15   6982  21871   4554  FALL       1
Net_11403/q                   macrocell15   3350  25221   4554  FALL       1
Net_11406/clk_en              macrocell41   2317  27538   4554  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1


5.14::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
*******************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -26753p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       21443
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell40      1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  18560  -26753  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   9127  27688  -26753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -29311p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           26736
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell39      1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell18   5863  26736  -29311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -29006p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13815
-------------------------------------   ----- 
End-of-path arrival time (ps)           26432
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell39      1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell17   5559  26432  -29006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -28970p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13779
-------------------------------------   ----- 
End-of-path arrival time (ps)           26395
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell39     1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  20873  -29311  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell6   5522  26395  -28970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -28969p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           26395
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell39     1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  20873  -29311  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell7   5521  26395  -28969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -28397p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           25822
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell39      1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell20   4949  25822  -28397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -28393p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13202
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell39      1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell19   4946  25819  -28393  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -27918p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           25343
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell39     1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  20873  -29311  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell8   4470  25343  -27918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -26753p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       21443
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell40      1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  18560  -26753  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   9127  27688  -26753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -25963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                          -500
---------------------------------------------------   ---- 
End-of-path required time (ps)                          56

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26018
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                        macrocell39    1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1         macrocell7     3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q              macrocell7     3350  20873  -29311  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell3   5145  26018  -25963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -24497p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                          -500
---------------------------------------------------   ---- 
End-of-path required time (ps)                          56

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           24553
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                       macrocell39    1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1        macrocell7     3656  17523  -29311  RISE       1
\usec_counter:CounterUDB:hwCapture\/q             macrocell7     3350  20873  -29311  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell6   3679  24553  -24497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -23866p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       18555
-------------------------------------   ----- 
End-of-path arrival time (ps)           24800
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell40      1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  18560  -26753  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell16   6240  24800  -23866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -22736p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                          -500
-------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                        6444

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       22936
-------------------------------------   ----- 
End-of-path arrival time (ps)           29181
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell40    1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0  macrocell11    7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q       macrocell11    3350  18560  -26753  RISE       1
\Period:bSR:StsReg\/status_0  statusicell5  10620  29181  -22736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell5        0   6944  FALL       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -22045p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       16735
-------------------------------------   ----- 
End-of-path arrival time (ps)           22979
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell40      1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  18560  -26753  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4419  22979  -22045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -21487p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6244
+ Data path delay                       16177
-------------------------------------   ----- 
End-of-path arrival time (ps)           22421
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell40      1250   7494  -26753  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      7716  15210  -26753  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  18560  -26753  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   3861  22421  -21487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -20810p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       24054
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3510  22039  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  27169  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  27169  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  30469  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  30469  -20810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : -20478p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2954

Launch Clock Arrival Time                       0
+ Clock path delay                      12617
+ Data path delay                        4906
-------------------------------------   ----- 
End-of-path arrival time (ps)           17523
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11269/q                                   macrocell39   1250  13867  -29311  RISE       1
\usec_counter:CounterUDB:prevCapture\/main_0  macrocell35   3656  17523  -20478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCapture\/clock_0               macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -17510p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       20754
-------------------------------------   ----- 
End-of-path arrival time (ps)           27169
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3510  22039  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  27169  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  27169  -17510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -15662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7829

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       17076
-------------------------------------   ----- 
End-of-path arrival time (ps)           23491
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell8   4962  23491  -15662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -14743p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7829

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       16158
-------------------------------------   ----- 
End-of-path arrival time (ps)           22572
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell7   4043  22572  -14743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -14210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7829

Launch Clock Arrival Time                       0
+ Clock path delay                       6414
+ Data path delay                       15624
-------------------------------------   ----- 
End-of-path arrival time (ps)           22039
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell41     1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     7515  15179  -20810  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  18529  -20810  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3510  22039  -14210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22369
-------------------------------------   ----- 
End-of-path arrival time (ps)           22369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22369  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22369  -12710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -11385p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         3434

Launch Clock Arrival Time                      0
+ Clock path delay                      6244
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           14820
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell40   1250   7494  -26753  RISE       1
\Period:bSR:load_reg\/main_0  macrocell44   7325  14820  -11385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell44         0   6944  FALL       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -9884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17763
-------------------------------------   ----- 
End-of-path arrival time (ps)           17763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell3    2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3691   5741  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   9091  -9884  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   8672  17763  -9884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -9410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19069
-------------------------------------   ----- 
End-of-path arrival time (ps)           19069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19069  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19069   -9410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -9317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17196
-------------------------------------   ----- 
End-of-path arrival time (ps)           17196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell3    2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3691   5741  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   9091  -9884  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell3   8105  17196  -9317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -6829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20218
-------------------------------------   ----- 
End-of-path arrival time (ps)           20218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1   macrocell1     3691   5741  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/q        macrocell1     3350   9091  -9884  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0   statusicell1  11127  20218  -6829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -6177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell20   6513  14006   -6177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -6110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15769
-------------------------------------   ----- 
End-of-path arrival time (ps)           15769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15769  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15769   -6110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -5625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13454
-------------------------------------   ----- 
End-of-path arrival time (ps)           13454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell19   5961  13454   -5625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell3    2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3691   5741  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   9091  -9884  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell1   4406  13497  -5618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -5049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12928
-------------------------------------   ----- 
End-of-path arrival time (ps)           12928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0               controlcell3    2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3691   5741  -9884  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   9091  -9884  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell2   3837  12928  -5049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -4792p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                      6414
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           15171
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11406/q                                      macrocell41   1250   7664  -20810  RISE       1
\usec_counter:CounterUDB:count_stored_i\/main_0  macrocell38   7506  15171   -4792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:count_stored_i\/clock_0            macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12223
-------------------------------------   ----- 
End-of-path arrival time (ps)           12223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell34     1250   1250  -4524  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell6      5331   6581  -4524  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350   9931  -4524  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2292  12223  -4524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -3376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell18   3712  11205   -3376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -2810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q            macrocell36      1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell14      2893   4143  -12710  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   7493  -12710  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3146  10639   -2810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -2699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell6   1370   1370  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell7      0   1370  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell7   1200   2570  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell8      0   2570  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell8   2260   4830  -2699  RISE       1
\usec_counter:CounterUDB:status_0\/main_0             macrocell8      2306   7136  -2699  RISE       1
\usec_counter:CounterUDB:status_0\/q                  macrocell8      3350  10486  -2699  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5602  16088  -2699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -1900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           12279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -1900  RISE       1
Net_686/main_0                            macrocell42      2924  12279  -1900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : -1900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           12279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -1900  RISE       1
Net_10946/main_0                          macrocell43      2924  12279  -1900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : -1871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           12250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -1900  RISE       1
cydff_1/main_0                            macrocell26      2895  12250  -1871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -1858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell9   2410   9354  -1858  RISE       1
Net_686/main_2                              macrocell42     2883  12237  -1858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_2
Capture Clock  : Net_10946/clock_0
Path slack     : -1858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell9   2410   9354  -1858  RISE       1
Net_10946/main_2                            macrocell43     2883  12237  -1858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  6414
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18203

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      6396  13341   -805  FALL       1
Net_11403/q         macrocell15      3350  16691   -805  FALL       1
Net_11406/clk_en    macrocell41      2317  19008   -805  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell17   1370   1370   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell18      0   1370   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell18   1200   2570   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell19      0   2570   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell19   1200   3770   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell20      0   3770   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell20   2260   6030   -607  RISE       1
\sec_counter:CounterUDB:status_0\/main_0             macrocell12      2302   8332   -607  RISE       1
\sec_counter:CounterUDB:status_0\/q                  macrocell12      3350  11682   -607  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2314  13996   -607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -546p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_1/q                                  macrocell26      1250   1250   -546  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   2771   4021   -546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13906
-------------------------------------   ----- 
End-of-path arrival time (ps)           13906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930   -517  RISE       1
\sec_counter:CounterUDB:status_2\/main_0             macrocell13      2305   8235   -517  RISE       1
\sec_counter:CounterUDB:status_2\/q                  macrocell13      3350  11585   -517  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell6     2320  13906   -517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -397p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10946/q                                  macrocell43      1250   1250   -397  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell12   2622   3872   -397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -81p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13470
-------------------------------------   ----- 
End-of-path arrival time (ps)           13470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell28    1250   1250  -9142  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell4     6556   7806    -81  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell4     3350  11156    -81  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2314  13470    -81  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell34   1250   1250  -4524  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell20   8982  10232    146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell34   1250   1250  -4524  RISE       1
My_wire_1/main_1  macrocell21   8982  10232    146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720    366  RISE       1
\usec_counter:CounterUDB:status_2\/main_0             macrocell9      2637   7357    366  RISE       1
\usec_counter:CounterUDB:status_2\/q                  macrocell9      3350  10707    366  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2316  13023    366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    721  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell18     4497   9657    721  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    721  RISE       1
My_wire_0/main_0                                    macrocell19     4497   9657    721  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450    366  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720    366  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell36     4891   9611    768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 1545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell34     1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell1   8993  10243   1545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 1592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell34     1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell3   8947  10197   1592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell34   1250   1250  -4524  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell18   7350   8600   1779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : 1779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell34   1250   1250  -4524  RISE       1
My_wire_0/main_1  macrocell19   7350   8600   1779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11518
-------------------------------------   ----- 
End-of-path arrival time (ps)           11518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell17    760    760   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell18      0    760   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell18   1210   1970   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell19      0   1970   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell19   1210   3180   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell20      0   3180   1871  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell20   2740   5920   1871  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     5598  11518   1871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell25   1250   1250   1966  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell18   7163   8413   1966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 1966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell25   1250   1250   1966  RISE       1
My_wire_0/main_2  macrocell19   7163   8413   1966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \sec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \sec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 2047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell17   1370   1370   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell18      0   1370   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell18   1200   2570   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell19      0   2570   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell19   1200   3770   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell20      0   3770   -607  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell20   2260   6030   -607  RISE       1
\sec_counter:CounterUDB:prevCompare\/main_0          macrocell46      2302   8332   2047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCompare\/clock_0                macrocell46         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 2053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    721  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell20     3166   8326   2053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : 2053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    721  RISE       1
My_wire_1/main_0                                    macrocell21     3166   8326   2053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 2144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660   -517  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930   -517  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell45      2305   8235   2144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/clock_0             macrocell45         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 2251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell34   1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell24   8288   9538   2251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell34    1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   8181   9431   2358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 2358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell34    1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell1   8181   9431   2358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell34     1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell4   8181   9431   2358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9276
-------------------------------------   ---- 
End-of-path arrival time (ps)           9276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell34     1250   1250  -4524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell2   8026   9276   2513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell27         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q         macrocell27    1250   1250   2605  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_1          macrocell5     3863   5113   2605  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q               macrocell5     3350   8463   2605  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2  statusicell2   2320  10784   2605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300   2780  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2618   4918   2780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 2832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell25   1250   1250   1966  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell20   6296   7546   2832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 2832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell25   1250   1250   1966  RISE       1
My_wire_1/main_3  macrocell21   6296   7546   2832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2952p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1210   8154   2952  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell9   3717  11871   2952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2956p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           11868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   2952  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell10   3713  11868   2956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2999p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           11824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2999  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell15   3670  11824   2999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3001p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           11822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2999  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell16   3668  11822   3001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   3029  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3640   4850   3029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   3029  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell2   3635   4845   3033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 3240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell34   1250   1250  -4524  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell29   5889   7139   3240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 3243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7136
-------------------------------------   ---- 
End-of-path arrival time (ps)           7136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell6   1370   1370  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell7      0   1370  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell7   1200   2570  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell8      0   2570  -2699  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell8   2260   4830  -2699  RISE       1
\usec_counter:CounterUDB:prevCompare\/main_0          macrocell37     2306   7136   3243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCompare\/clock_0               macrocell37         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4038p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   2952  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell12   2631  10786   4038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4041p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   2952  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell11   2627  10782   4041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4066p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2999  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2603  10757   4066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4069p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2999  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2600  10755   4069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   3029  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell4   2569   3779   4100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   3029  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell3   2565   3775   4104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 4316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell33   1250   1250   4316  RISE       1
Net_10749/clk_en  macrocell34   6223   7473   4316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2780  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell27     3564   5864   4515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/z0       datapathcell6    760    760   4539  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell7      0    760   4539  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/z0       datapathcell7   1210   1970   4539  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell8      0   1970   4539  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell8   2740   4710   4539  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4140   8850   4539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 4638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  -9884  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0   macrocell24    3691   5741   4638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 4832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9057
-------------------------------------   ---- 
End-of-path arrival time (ps)           9057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell30   1250   1250  -3292  RISE       1
Net_1037/ap_0  macrocell32   7807   9057   4832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 4832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9057
-------------------------------------   ---- 
End-of-path arrival time (ps)           9057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell30   1250   1250  -3292  RISE       1
cydff_8/ap_0  macrocell33   7807   9057   4832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 5345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell19   1250   1250   5345  RISE       1
My_wire_0/main_4  macrocell19   3784   5034   5345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell28   1250   1250  -9142  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell24   3749   4999   5380  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell23   1250   1250   5399  RISE       1
My_wire_2/main_2  macrocell23   3730   4980   5399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  -9884  RISE       1
Net_10511/ap_0                           macrocell30    6437   8487   5402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 5425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell32   1250   1250   5425  RISE       1
cydff_5/main_0  macrocell31   3704   4954   5425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 5695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell25   1250   1250   1966  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell22   3433   4683   5695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 5695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell25   1250   1250   1966  RISE       1
My_wire_2/main_0  macrocell23   3433   4683   5695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 5740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell30   1250   1250  -3292  RISE       1
cydff_5/ap_0  macrocell31   6899   8149   5740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 5959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell21   1250   1250   5959  RISE       1
My_wire_1/main_2  macrocell21   3170   4420   5959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 6084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6084  RISE       1
preouts_2/main_0                      macrocell25    2245   4295   6084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 6155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell34   1250   1250  -4524  RISE       1
preouts_2/clk_en  macrocell25   4384   5634   6155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 6212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell31   1250   1250   6212  RISE       1
Net_1037/main_0  macrocell32   2917   4167   6212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 6236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q      macrocell36   1250   1250  -12710  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_0  macrocell47   2893   4143    6236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell47         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell32   1250   1250   5425  RISE       1
Net_1037/main_1  macrocell32   2771   4021   6358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 6496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell42   1250   1250   6496  RISE       1
Net_686/main_1  macrocell42   2633   3883   6496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_10946/main_1
Capture Clock  : Net_10946/clock_0
Path slack     : 6496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell42   1250   1250   6496  RISE       1
Net_10946/main_1  macrocell43   2633   3883   6496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell18   1250   1250   6818  RISE       1
My_wire_0/main_3                      macrocell19   2311   3561   6818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell22   1250   1250   6889  RISE       1
My_wire_2/main_1                      macrocell23   2239   3489   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell20   1250   1250   6892  RISE       1
My_wire_1/main_4                      macrocell21   2237   3487   6892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290   6917  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    4182   6472   6917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 7263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell27   1250   1250   2605  RISE       1
Net_10511/clk_en                             macrocell30   3276   4526   7263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 7607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell30   1250   1250  -3292  RISE       1
preouts_2/ar_0  macrocell25   5032   6282   7607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 7741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell32   1250   1250   5425  RISE       1
cydff_8/clk_en  macrocell33   2798   4048   7741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell12   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell11      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell16   2480   9424   8209  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 8482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell30   1250   1250  -3292  RISE       1
Net_10749/ap_0  macrocell34   4157   5407   8482  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 8834p

Capture Clock Arrival Time                              0
+ Clock path delay                                  12617
+ Cycle adjust (CyBUS_CLK:R#6 vs. PPS(0)_PAD:R#8)     556
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13172

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   8834  RISE       1
Net_11269/ar_0                             macrocell39    2289   4339   8834  RISE       1

Capture Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7922   7922  RISE       1
Net_11269/clock_0                               macrocell39                    4695  12617  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell10    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell9       0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell11    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell10      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell14    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell13      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell15    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell14      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell2      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell2    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell3      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell3    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_11406/main_0
Capture Clock  : Net_11406/clock_0
Path slack     : 12129p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          6414
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             16793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell42   1250   1250  12129  RISE       1
Net_11406/main_0  macrocell41   3414   4664  12129  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell41      6414   6414  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 12238p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     6244
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        16623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  12238  RISE       1
cydff_10/main_0                           macrocell40    2336   4386  12238  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell40      5244   6244  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

