//                                                                             
// File:       ./bb_reg_map.vrh                                                
// Creator:    tyzhang                                                         
// Time:       Thursday Aug 23, 2012 [3:27:09 pm]                              
//                                                                             
// Path:       /localtrees/tyzhang/tianfang_hanw_depot/chips/rome/dev/doc/headers/wl_soc_mac
// Arguments:  /cad/denali/blueprint/3.7.4//Linux-64bit/blueprint -odir .      
//             -codegen ath_vrh.codegen -ath_vrh -Wdesc ./bb_reg_map.rdl       
//                                                                             
// Sources:    /localtrees/tyzhang/tianfang_hanw_depot/chips/rome/dev/doc/ip/R1_IP5/rtl/bb_2x2/blueprint/bb_reg_map.rdl
//             /localtrees/tyzhang/tianfang_hanw_depot/chips/rome/dev/doc/headers/wl_soc_mac/bb_reg_map_sysconfig.rdl
//             /localtrees/tyzhang/tianfang_hanw_depot/chips/rome/dev/env/blueprint/ath_vrh.pm
//             /cad/local/lib/perl/Pinfo.pm                                    
//                                                                             
// Blueprint:   3.7.4 (Fri Jan 9 05:41:17 PST 2009)                            
// Machine:    hanw                                                            
// OS:         Linux 2.6.9-89.ELlargesmp                                       
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
//                                                                             


#ifndef _BB_REG_MAP_H_
#define _BB_REG_MAP_H_
// 0x9800 (BB_TIMING_CONTROLS_1)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MSB                         31
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB                         31
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK                        0x80000000
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_GET(x)                      (((x) & PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK) >> PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_SET(x)                      (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB) & PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_RESET                       0
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MSB                   30
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB                   29
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK                  0x60000000
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK) >> PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB)
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB) & PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK)
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_RESET                 0
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MSB                  28
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB                  28
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK                 0x10000000
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK) >> PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB) & PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MSB                 27
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB                 27
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK                0x08000000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_RESET               0
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MSB                         26
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB                         25
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK                        0x06000000
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_GET(x)                      (((x) & PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK) >> PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_SET(x)                      (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB) & PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_RESET                       0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MSB               24
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB               24
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK              0x01000000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_RESET             0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MSB                      23
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB                      23
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK                     0x00800000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_GET(x)                   (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_RESET                    0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MSB                 22
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB                 22
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK                0x00400000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_RESET               0
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MSB                     21
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB                     20
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK                    0x00300000
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_GET(x)                  (((x) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK) >> PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_RESET                   0
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MSB                  19
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB                  18
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK                 0x000c0000
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK) >> PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MSB                  17
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB                  17
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK                 0x00020000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MSB                      16
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB                      13
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK                     0x0001e000
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_GET(x)                   (((x) & PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK) >> PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB) & PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_RESET                    0
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MSB                        12
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB                        7
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK                       0x00001f80
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_GET(x)                     (((x) & PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK) >> PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB)
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB) & PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK)
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_RESET                      0
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_MSB                             6
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB                             0
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK                            0x0000007f
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_GET(x)                          (((x) & PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK) >> PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB)
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_SET(x)                          (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB) & PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK)
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_RESET                           0
#define PHY_BB_TIMING_CONTROLS_1_ADDRESS                                 0x9800
#define PHY_BB_TIMING_CONTROLS_1_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_1_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROLS_1_RESET                                   0x00000000

// 0x9804 (BB_TIMING_CONTROLS_2)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MSB               31
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB               31
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK              0x80000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_RESET             0
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MSB                        30
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB                        30
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK                       0x40000000
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_GET(x)                     (((x) & PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK) >> PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB)
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB) & PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK)
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_RESET                      0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MSB                    29
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB                    29
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK                   0x20000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MSB              28
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB              28
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK             0x10000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MSB                    27
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB                    27
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK                   0x08000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MSB                    26
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB                    24
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK                   0x07000000
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK) >> PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MSB                 22
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB                 16
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK                0x007f0000
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK) >> PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_RESET               0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MSB                15
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB                15
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK               0x00008000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_RESET              0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MSB                 14
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB                 14
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK                0x00004000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_RESET               0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MSB              13
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB              13
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK             0x00002000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MSB              12
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB              12
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK             0x00001000
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK) >> PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB)
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB) & PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK)
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MSB             11
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB             0
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK            0x00000fff
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_GET(x)          (((x) & PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK) >> PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB)
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_SET(x)          (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB) & PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK)
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_RESET           0
#define PHY_BB_TIMING_CONTROLS_2_ADDRESS                                 0x9804
#define PHY_BB_TIMING_CONTROLS_2_HW_MASK                                 0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_SW_MASK                                 0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_2_SW_WRITE_MASK                           0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_RSTMASK                                 0x00800000
#define PHY_BB_TIMING_CONTROLS_2_RESET                                   0x00000000

// 0x9808 (BB_TIMING_CONTROLS_3)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MSB                31
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB                17
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK               0xfffe0000
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK) >> PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_RESET              0
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MSB                16
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB                13
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK               0x0001e000
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK) >> PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_RESET              0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MSB                   12
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB                   12
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK                  0x00001000
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_RESET                 0
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MSB               11
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB               11
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK              0x00000800
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK) >> PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB)
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB) & PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK)
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_RESET             0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MSB                  10
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB                  10
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK                 0x00000400
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_RESET                0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MSB                     9
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB                     9
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK                    0x00000200
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_GET(x)                  (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_RESET                   0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MSB                   8
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB                   8
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK                  0x00000100
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_RESET                 0
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MSB                 7
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB                 0
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK                0x000000ff
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK) >> PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB)
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB) & PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK)
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_RESET               0
#define PHY_BB_TIMING_CONTROLS_3_ADDRESS                                 0x9808
#define PHY_BB_TIMING_CONTROLS_3_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_3_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROLS_3_RESET                                   0x00000000

// 0x980c (BB_TIMING_CONTROL_4)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MSB                     31
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB                     31
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK                    0x80000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MSB                     29
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB                     29
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK                    0x20000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MSB                    28
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB                    28
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK                   0x10000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MSB                    27
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB                    21
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK                   0x0fe00000
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK) >> PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB)
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB) & PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK)
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MSB                   20
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB                   17
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK                  0x001e0000
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK) >> PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB)
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB) & PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK)
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_RESET                 0
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MSB                    16
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB                    16
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK                   0x00010000
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK) >> PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB)
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB) & PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK)
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MSB                     15
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB                     12
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK                    0x0000f000
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK) >> PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB)
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB) & PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK)
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_MSB                 11
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_LSB                 11
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_MASK                0x00000800
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_GET(x)              (((x) & PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_MASK) >> PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_LSB)
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_LSB) & PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_MASK)
#define PHY_BB_TIMING_CONTROL_4_USE_DATA_AS_PILOT_DF_RESET               0
#define PHY_BB_TIMING_CONTROL_4_ADDRESS                                  0x980c
#define PHY_BB_TIMING_CONTROL_4_HW_MASK                                  0xbffff800
#define PHY_BB_TIMING_CONTROL_4_SW_MASK                                  0xbffff800
#define PHY_BB_TIMING_CONTROL_4_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_4_SW_WRITE_MASK                            0xbffff800
#define PHY_BB_TIMING_CONTROL_4_RSTMASK                                  0x40010fff
#define PHY_BB_TIMING_CONTROL_4_RESET                                    0x00000000

// 0x9810 (BB_TIMING_CONTROL_5)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MSB                   31
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB                   30
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK                  0xc0000000
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_RESET                 0
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MSB               29
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB               23
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK              0x3f800000
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_GET(x)            (((x) & PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_RESET             0
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MSB                           22
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB                           16
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK                          0x007f0000
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_GET(x)                        (((x) & PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK) >> PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB)
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_SET(x)                        (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB) & PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK)
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_RESET                         0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MSB                    15
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB                    15
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK                   0x00008000
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_RESET                  0
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MSB                          7
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB                          1
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK                         0x000000fe
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_GET(x)                       (((x) & PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK) >> PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB)
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_SET(x)                       (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB) & PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK)
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_RESET                        0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MSB                   0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB                   0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK                  0x00000001
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_RESET                 0
#define PHY_BB_TIMING_CONTROL_5_ADDRESS                                  0x9810
#define PHY_BB_TIMING_CONTROL_5_HW_MASK                                  0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_SW_MASK                                  0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_5_SW_WRITE_MASK                            0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_RSTMASK                                  0x00007f00
#define PHY_BB_TIMING_CONTROL_5_RESET                                    0x00000000

// 0x9814 (BB_TIMING_CONTROL_6)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MSB            27
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB            21
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK           0x0fe00000
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_GET(x)         (((x) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_SET(x)         (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_RESET          0
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MSB                    20
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB                    15
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK                   0x001f8000
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_RESET                  0
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MSB            14
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB            8
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK           0x00007f00
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_GET(x)         (((x) & PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_SET(x)         (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_RESET          0
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MSB                       7
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB                       0
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK                      0x000000ff
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_GET(x)                    (((x) & PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_SET(x)                    (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB) & PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_RESET                     0
#define PHY_BB_TIMING_CONTROL_6_ADDRESS                                  0x9814
#define PHY_BB_TIMING_CONTROL_6_HW_MASK                                  0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_SW_MASK                                  0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_6_SW_WRITE_MASK                            0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_RSTMASK                                  0xf0000000
#define PHY_BB_TIMING_CONTROL_6_RESET                                    0x00000000

// 0x9818 (BB_TIMING_CONTROL_11)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MSB          31
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB          31
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK         0x80000000
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_GET(x)       (((x) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK) >> PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_SET(x)       (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_RESET        0
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MSB              30
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB              30
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK             0x40000000
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_GET(x)           (((x) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK) >> PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_RESET            0
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MSB                        29
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB                        20
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK                       0x3ff00000
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_GET(x)                     (((x) & PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK) >> PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB)
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB) & PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK)
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_RESET                      0
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MSB                    19
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB                    0
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK                   0x000fffff
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK) >> PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB)
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB) & PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK)
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_RESET                  0
#define PHY_BB_TIMING_CONTROL_11_ADDRESS                                 0x9818
#define PHY_BB_TIMING_CONTROL_11_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROL_11_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROL_11_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_11_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROL_11_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROL_11_RESET                                   0x00000000

// 0x981c (BB_SPUR_MASK_CONTROLS)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MSB            26
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB            26
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK           0x04000000
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_GET(x)         (((x) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_SET(x)         (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_RESET          0
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MSB                     25
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB                     18
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK                    0x03fc0000
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_GET(x)                  (((x) & PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_SET(x)                  (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB) & PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_RESET                   0
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MSB                    17
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB                    17
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK                   0x00020000
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_GET(x)                 (((x) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_SET(x)                 (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_RESET                  0
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MSB                   8
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB                   8
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK                  0x00000100
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_GET(x)                (((x) & PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_SET(x)                (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB) & PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_RESET                 0
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MSB                   7
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB                   0
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK                  0x000000ff
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_GET(x)                (((x) & PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_SET(x)                (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB) & PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_RESET                 0
#define PHY_BB_SPUR_MASK_CONTROLS_ADDRESS                                0x981c
#define PHY_BB_SPUR_MASK_CONTROLS_HW_MASK                                0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_SW_MASK                                0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_HW_WRITE_MASK                          0x00000000
#define PHY_BB_SPUR_MASK_CONTROLS_SW_WRITE_MASK                          0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_RSTMASK                                0xf801fe00
#define PHY_BB_SPUR_MASK_CONTROLS_RESET                                  0x00000000

// 0x9820 (BB_FIND_SIGNAL_LOW)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MSB                        30
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB                        24
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK                       0x7f000000
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_GET(x)                     (((x) & PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK) >> PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_SET(x)                     (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB) & PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_RESET                      0
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MSB                          23
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB                          20
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK                         0x00f00000
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_GET(x)                       (((x) & PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_SET(x)                       (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_RESET                        0
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MSB                            19
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB                            12
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK                           0x000ff000
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_GET(x)                         (((x) & PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_SET(x)                         (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_RESET                          0
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MSB                           11
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB                           6
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK                          0x00000fc0
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_RESET                         0
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MSB                           5
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB                           0
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK                          0x0000003f
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_RESET                         0
#define PHY_BB_FIND_SIGNAL_LOW_ADDRESS                                   0x9820
#define PHY_BB_FIND_SIGNAL_LOW_HW_MASK                                   0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_SW_MASK                                   0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_HW_WRITE_MASK                             0x00000000
#define PHY_BB_FIND_SIGNAL_LOW_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_RSTMASK                                   0x80000000
#define PHY_BB_FIND_SIGNAL_LOW_RESET                                     0x00000000

// 0x9824 (BB_SFCORR)
#define PHY_BB_SFCORR_M2_THRES_MSB                                       30
#define PHY_BB_SFCORR_M2_THRES_LSB                                       24
#define PHY_BB_SFCORR_M2_THRES_MASK                                      0x7f000000
#define PHY_BB_SFCORR_M2_THRES_GET(x)                                    (((x) & PHY_BB_SFCORR_M2_THRES_MASK) >> PHY_BB_SFCORR_M2_THRES_LSB)
#define PHY_BB_SFCORR_M2_THRES_SET(x)                                    (((0 | (x)) << PHY_BB_SFCORR_M2_THRES_LSB) & PHY_BB_SFCORR_M2_THRES_MASK)
#define PHY_BB_SFCORR_M2_THRES_RESET                                     0
#define PHY_BB_SFCORR_M1_THRES_MSB                                       23
#define PHY_BB_SFCORR_M1_THRES_LSB                                       17
#define PHY_BB_SFCORR_M1_THRES_MASK                                      0x00fe0000
#define PHY_BB_SFCORR_M1_THRES_GET(x)                                    (((x) & PHY_BB_SFCORR_M1_THRES_MASK) >> PHY_BB_SFCORR_M1_THRES_LSB)
#define PHY_BB_SFCORR_M1_THRES_SET(x)                                    (((0 | (x)) << PHY_BB_SFCORR_M1_THRES_LSB) & PHY_BB_SFCORR_M1_THRES_MASK)
#define PHY_BB_SFCORR_M1_THRES_RESET                                     0
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_MSB                                  16
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB                                  11
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK                                 0x0001f800
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_GET(x)                               (((x) & PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK) >> PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB)
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_SET(x)                               (((0 | (x)) << PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB) & PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK)
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_RESET                                0
#define PHY_BB_SFCORR_ADCSAT_THRESH_MSB                                  10
#define PHY_BB_SFCORR_ADCSAT_THRESH_LSB                                  5
#define PHY_BB_SFCORR_ADCSAT_THRESH_MASK                                 0x000007e0
#define PHY_BB_SFCORR_ADCSAT_THRESH_GET(x)                               (((x) & PHY_BB_SFCORR_ADCSAT_THRESH_MASK) >> PHY_BB_SFCORR_ADCSAT_THRESH_LSB)
#define PHY_BB_SFCORR_ADCSAT_THRESH_SET(x)                               (((0 | (x)) << PHY_BB_SFCORR_ADCSAT_THRESH_LSB) & PHY_BB_SFCORR_ADCSAT_THRESH_MASK)
#define PHY_BB_SFCORR_ADCSAT_THRESH_RESET                                0
#define PHY_BB_SFCORR_M2COUNT_THR_MSB                                    4
#define PHY_BB_SFCORR_M2COUNT_THR_LSB                                    0
#define PHY_BB_SFCORR_M2COUNT_THR_MASK                                   0x0000001f
#define PHY_BB_SFCORR_M2COUNT_THR_GET(x)                                 (((x) & PHY_BB_SFCORR_M2COUNT_THR_MASK) >> PHY_BB_SFCORR_M2COUNT_THR_LSB)
#define PHY_BB_SFCORR_M2COUNT_THR_SET(x)                                 (((0 | (x)) << PHY_BB_SFCORR_M2COUNT_THR_LSB) & PHY_BB_SFCORR_M2COUNT_THR_MASK)
#define PHY_BB_SFCORR_M2COUNT_THR_RESET                                  0
#define PHY_BB_SFCORR_ADDRESS                                            0x9824
#define PHY_BB_SFCORR_HW_MASK                                            0x7fffffff
#define PHY_BB_SFCORR_SW_MASK                                            0x7fffffff
#define PHY_BB_SFCORR_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_SFCORR_SW_WRITE_MASK                                      0x7fffffff
#define PHY_BB_SFCORR_RSTMASK                                            0x80000000
#define PHY_BB_SFCORR_RESET                                              0x00000000

// 0x9828 (BB_SELF_CORR_LOW)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MSB                           27
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB                           21
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK                          0x0fe00000
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_GET(x)                        (((x) & PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_SET(x)                        (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_RESET                         0
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MSB                           20
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB                           14
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK                          0x001fc000
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_GET(x)                        (((x) & PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_SET(x)                        (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_RESET                         0
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MSB                         13
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB                         8
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK                        0x00003f00
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_GET(x)                      (((x) & PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_SET(x)                      (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_RESET                       0
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MSB                         7
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB                         1
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK                        0x000000fe
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_GET(x)                      (((x) & PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_SET(x)                      (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_RESET                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MSB                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK                      0x00000001
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_GET(x)                    (((x) & PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_SET(x)                    (((0 | (x)) << PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB) & PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_RESET                     0
#define PHY_BB_SELF_CORR_LOW_ADDRESS                                     0x9828
#define PHY_BB_SELF_CORR_LOW_HW_MASK                                     0x0fffffff
#define PHY_BB_SELF_CORR_LOW_SW_MASK                                     0x0fffffff
#define PHY_BB_SELF_CORR_LOW_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SELF_CORR_LOW_SW_WRITE_MASK                               0x0fffffff
#define PHY_BB_SELF_CORR_LOW_RSTMASK                                     0xf0000000
#define PHY_BB_SELF_CORR_LOW_RESET                                       0x00000000

// 0x982c (BB_TIMING_CONTROL_12)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MSB                19
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB                0
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK               0x000fffff
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK) >> PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB) & PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_RESET              0
#define PHY_BB_TIMING_CONTROL_12_ADDRESS                                 0x982c
#define PHY_BB_TIMING_CONTROL_12_HW_MASK                                 0x000fffff
#define PHY_BB_TIMING_CONTROL_12_SW_MASK                                 0x000fffff
#define PHY_BB_TIMING_CONTROL_12_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_12_SW_WRITE_MASK                           0x000fffff
#define PHY_BB_TIMING_CONTROL_12_RSTMASK                                 0xfff00000
#define PHY_BB_TIMING_CONTROL_12_RESET                                   0x00000000

// 0x9834 (BB_RADAR_DETECTION)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MSB                   30
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB                   24
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK                  0x7f000000
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB) & PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_RESET                 0
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MSB                     23
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB                     18
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK                    0x00fc0000
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_RESET                   0
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MSB                   17
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB                   12
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK                  0x0003f000
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_RESET                 0
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MSB                     11
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB                     6
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK                    0x00000fc0
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_RESET                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MSB                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK                  0x00000001
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB) & PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_RESET                 0
#define PHY_BB_RADAR_DETECTION_ADDRESS                                   0x9834
#define PHY_BB_RADAR_DETECTION_HW_MASK                                   0x7fffffc1
#define PHY_BB_RADAR_DETECTION_SW_MASK                                   0x7fffffc1
#define PHY_BB_RADAR_DETECTION_HW_WRITE_MASK                             0x00000000
#define PHY_BB_RADAR_DETECTION_SW_WRITE_MASK                             0x7fffffc1
#define PHY_BB_RADAR_DETECTION_RSTMASK                                   0x8000003e
#define PHY_BB_RADAR_DETECTION_RESET                                     0x00000000

// 0x9838 (BB_RADAR_DETECTION_2)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MSB             30
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB             30
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK            0x40000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_GET(x)          (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_SET(x)          (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_RESET           0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MSB           29
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB           29
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK          0x20000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_GET(x)        (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_SET(x)        (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_RESET         0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MSB          28
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB          28
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK         0x10000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_GET(x)       (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_SET(x)       (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_RESET        0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MSB         27
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB         27
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK        0x08000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_GET(x)      (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_SET(x)      (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_RESET       0
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MSB                 20
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB                 16
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK                0x001f0000
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_GET(x)              (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_SET(x)              (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_RESET               0
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MSB                12
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB                8
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK               0x00001f00
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_GET(x)             (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_SET(x)             (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_RESET              0
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MSB                     7
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB                     0
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK                    0x000000ff
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_RESET                   0
#define PHY_BB_RADAR_DETECTION_2_ADDRESS                                 0x9838
#define PHY_BB_RADAR_DETECTION_2_HW_MASK                                 0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_SW_MASK                                 0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_RADAR_DETECTION_2_SW_WRITE_MASK                           0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_RSTMASK                                 0x87e0e000
#define PHY_BB_RADAR_DETECTION_2_RESET                                   0x00000000

// 0x983c (BB_EXTENSION_RADAR)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MSB                       31
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB                       23
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK                      0xff800000
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_GET(x)                    (((x) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK) >> PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_SET(x)                    (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_RESET                     511
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_MSB                22
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_LSB                22
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_MASK               0x00400000
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_GET(x)             (((x) & PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_MASK) >> PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_LSB)
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_SET(x)             (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_LSB) & PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_MASK)
#define PHY_BB_EXTENSION_RADAR_RADAR_FFT_DATAPATH_SEL_RESET              1
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MSB               21
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB               21
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK              0x00200000
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_GET(x)            (((x) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK) >> PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_SET(x)            (((0 | (x)) << PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_RESET             1
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MSB               20
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB               20
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK              0x00100000
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_GET(x)            (((x) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK) >> PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_SET(x)            (((0 | (x)) << PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_RESET             1
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MSB                  16
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB                  8
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK                 0x0001ff00
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_GET(x)               (((x) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK) >> PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_SET(x)               (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_RESET                511
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MSB                5
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB                0
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK               0x0000003f
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_GET(x)             (((x) & PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK) >> PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB)
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_SET(x)             (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB) & PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK)
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_RESET              15
#define PHY_BB_EXTENSION_RADAR_ADDRESS                                   0x983c
#define PHY_BB_EXTENSION_RADAR_HW_MASK                                   0xfff1ff3f
#define PHY_BB_EXTENSION_RADAR_SW_MASK                                   0xfff1ff3f
#define PHY_BB_EXTENSION_RADAR_HW_WRITE_MASK                             0x00000000
#define PHY_BB_EXTENSION_RADAR_SW_WRITE_MASK                             0xfff1ff3f
#define PHY_BB_EXTENSION_RADAR_RSTMASK                                   0xffffffff
#define PHY_BB_EXTENSION_RADAR_RESET                                     0xfff1ff0f

// 0x9880 (BB_MULTICHAIN_CONTROL)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MSB                31
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB                31
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK               0x80000000
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MSB             30
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB             30
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK            0x40000000
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_GET(x)          (((x) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_RESET           0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MSB                   29
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB                   29
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK                  0x20000000
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_GET(x)                (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_SET(x)                (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_RESET                 0
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MSB                28
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB                22
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK               0x1fc00000
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MSB                       20
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB                       10
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK                      0x001ffc00
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_GET(x)                    (((x) & PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB) & PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_RESET                     0
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MSB                 9
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB                 9
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK                0x00000200
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_GET(x)              (((x) & PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK) >> PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_SET(x)              (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB) & PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_RESET               0
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MSB                       8
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB                       8
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK                      0x00000100
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_GET(x)                    (((x) & PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK) >> PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB) & PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_RESET                     0
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MSB                7
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB                1
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK               0x000000fe
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MSB             0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB             0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK            0x00000001
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_GET(x)          (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_RESET           0
#define PHY_BB_MULTICHAIN_CONTROL_ADDRESS                                0x9880
#define PHY_BB_MULTICHAIN_CONTROL_HW_MASK                                0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_SW_MASK                                0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_HW_WRITE_MASK                          0x00000000
#define PHY_BB_MULTICHAIN_CONTROL_SW_WRITE_MASK                          0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_RSTMASK                                0xc0200301
#define PHY_BB_MULTICHAIN_CONTROL_RESET                                  0x00000000

// 0x9884 (BB_PER_CHAIN_CSD)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MSB                  26
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB                  23
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK                 0x07800000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MSB                  22
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB                  19
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK                 0x00780000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MSB                  18
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB                  15
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK                 0x00078000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MSB                        14
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB                        10
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK                       0x00007c00
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_RESET                      4
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MSB                        9
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB                        5
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK                       0x000003e0
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_RESET                      2
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MSB                        4
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB                        0
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK                       0x0000001f
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_RESET                      2
#define PHY_BB_PER_CHAIN_CSD_ADDRESS                                     0x9884
#define PHY_BB_PER_CHAIN_CSD_HW_MASK                                     0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_SW_MASK                                     0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_HW_WRITE_MASK                               0x00000000
#define PHY_BB_PER_CHAIN_CSD_SW_WRITE_MASK                               0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_RSTMASK                                     0xffffffff
#define PHY_BB_PER_CHAIN_CSD_RESET                                       0x00889042

// 0x9888 (BB_PRE_EMPHASIS_BW20_B0)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_ADDRESS                              0x9888
#define PHY_BB_PRE_EMPHASIS_BW20_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW20_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_RESET                                0x00000000

// 0x988c (BB_PRE_EMPHASIS_BW40_B0)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_ADDRESS                              0x988c
#define PHY_BB_PRE_EMPHASIS_BW40_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW40_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_RESET                                0x00000000

// 0x9890 (BB_PRE_EMPHASIS_BW80_B0)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_ADDRESS                              0x9890
#define PHY_BB_PRE_EMPHASIS_BW80_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW80_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_RESET                                0x00000000

// 0x9894 (BB_CHN_TABLES_INTF_ADDR)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MSB               31
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB               31
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK              0x80000000
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_GET(x)            (((x) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK) >> PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_SET(x)            (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_RESET             0
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MSB                  17
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB                  2
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK                 0x0003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_GET(x)               (((x) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK) >> PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_SET(x)               (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_RESET                0
#define PHY_BB_CHN_TABLES_INTF_ADDR_ADDRESS                              0x9894
#define PHY_BB_CHN_TABLES_INTF_ADDR_HW_MASK                              0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_SW_MASK                              0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CHN_TABLES_INTF_ADDR_SW_WRITE_MASK                        0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_RSTMASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_ADDR_RESET                                0x00000000

// 0x9898 (BB_CHN_TABLES_INTF_DATA)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MSB                  31
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB                  0
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK                 0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_GET(x)               (((x) & PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK) >> PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_SET(x)               (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB) & PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_RESET                0
#define PHY_BB_CHN_TABLES_INTF_DATA_ADDRESS                              0x9898
#define PHY_BB_CHN_TABLES_INTF_DATA_HW_MASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_SW_MASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_HW_WRITE_MASK                        0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_RSTMASK                              0x00000000
#define PHY_BB_CHN_TABLES_INTF_DATA_RESET                                0x00000000

// 0x98a4 (BB_TSTDAC_CONSTANT)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MSB                  21
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB                  11
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK                 0x003ff800
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_GET(x)               (((x) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK) >> PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_SET(x)               (((0 | (x)) << PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_RESET                0
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MSB                  10
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB                  0
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK                 0x000007ff
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_GET(x)               (((x) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK) >> PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_SET(x)               (((0 | (x)) << PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_RESET                0
#define PHY_BB_TSTDAC_CONSTANT_ADDRESS                                   0x98a4
#define PHY_BB_TSTDAC_CONSTANT_HW_MASK                                   0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_SW_MASK                                   0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_HW_WRITE_MASK                             0x00000000
#define PHY_BB_TSTDAC_CONSTANT_SW_WRITE_MASK                             0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_RSTMASK                                   0xffc00000
#define PHY_BB_TSTDAC_CONSTANT_RESET                                     0x00000000

// 0x98a8 (BB_SPUR_REPORT_B0)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MSB              31
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB              16
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK             0xffff0000
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_GET(x)           (((x) & PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK) >> PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_SET(x)           (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB) & PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_RESET            0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MSB                           15
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB                           8
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK                          0x0000ff00
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK) >> PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_RESET                         0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MSB                           7
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB                           0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK                          0x000000ff
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK) >> PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_RESET                         0
#define PHY_BB_SPUR_REPORT_B0_ADDRESS                                    0x98a8
#define PHY_BB_SPUR_REPORT_B0_HW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B0_SW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B0_HW_WRITE_MASK                              0xffffffff
#define PHY_BB_SPUR_REPORT_B0_SW_WRITE_MASK                              0x00000000
#define PHY_BB_SPUR_REPORT_B0_RSTMASK                                    0x00000000
#define PHY_BB_SPUR_REPORT_B0_RESET                                      0x00000000

// 0x98b0 (BB_TXIQCAL_CONTROL_3)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MSB                        31
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB                        31
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK                       0x80000000
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_GET(x)                     (((x) & PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_SET(x)                     (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_RESET                      0
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MSB                     30
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB                     29
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK                    0x60000000
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_RESET                   0
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MSB                         26
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB                         25
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK                        0x06000000
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_RESET                       1
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MSB                         24
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB                         24
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK                        0x01000000
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_RESET                       0
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MSB                          23
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB                          22
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK                         0x00c00000
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_RESET                        1
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MSB                 21
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB                 12
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK                0x003ff000
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_GET(x)              (((x) & PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_SET(x)              (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB) & PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_RESET               128
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MSB                          11
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB                          6
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK                         0x00000fc0
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_RESET                        46
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MSB                         5
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB                         0
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK                        0x0000003f
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_RESET                       62
#define PHY_BB_TXIQCAL_CONTROL_3_ADDRESS                                 0x98b0
#define PHY_BB_TXIQCAL_CONTROL_3_HW_MASK                                 0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_SW_MASK                                 0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_3_SW_WRITE_MASK                           0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_3_RESET                                   0x02480bbe

// 0x98bc (BB_GREEN_TX_CONTROL_1)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MSB                        1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB                        1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK                       0x00000002
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_GET(x)                     (((x) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK) >> PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_SET(x)                     (((0 | (x)) << PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_RESET                      1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MSB                    0
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB                    0
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK                   0x00000001
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_GET(x)                 (((x) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK) >> PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_SET(x)                 (((0 | (x)) << PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_RESET                  0
#define PHY_BB_GREEN_TX_CONTROL_1_ADDRESS                                0x98bc
#define PHY_BB_GREEN_TX_CONTROL_1_HW_MASK                                0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_SW_MASK                                0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_HW_WRITE_MASK                          0x00000000
#define PHY_BB_GREEN_TX_CONTROL_1_SW_WRITE_MASK                          0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_RSTMASK                                0xffffffff
#define PHY_BB_GREEN_TX_CONTROL_1_RESET                                  0x00000002

// 0x98c0 (BB_IQ_ADC_MEAS_0_B0)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK) >> PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB) & PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_0_B0_ADDRESS                                  0x98c0
#define PHY_BB_IQ_ADC_MEAS_0_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B0_RESET                                    0x00000000

// 0x98c4 (BB_IQ_ADC_MEAS_1_B0)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK) >> PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB) & PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_1_B0_ADDRESS                                  0x98c4
#define PHY_BB_IQ_ADC_MEAS_1_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B0_RESET                                    0x00000000

// 0x98c8 (BB_IQ_ADC_MEAS_2_B0)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK) >> PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB) & PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_2_B0_ADDRESS                                  0x98c8
#define PHY_BB_IQ_ADC_MEAS_2_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B0_RESET                                    0x00000000

// 0x98cc (BB_IQ_ADC_MEAS_3_B0)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK) >> PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB) & PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_3_B0_ADDRESS                                  0x98cc
#define PHY_BB_IQ_ADC_MEAS_3_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B0_RESET                                    0x00000000

// 0x98d0 (BB_TX_PHASE_RAMP_B0)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MSB                24
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB                17
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK               0x01fe0000
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_GET(x)             (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_SET(x)             (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_RESET              0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MSB                 16
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB                 7
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK                0x0001ff80
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MSB                 6
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB                 1
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK                0x0000007e
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MSB               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK              0x00000001
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_GET(x)            (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_SET(x)            (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_RESET             0
#define PHY_BB_TX_PHASE_RAMP_B0_ADDRESS                                  0x98d0
#define PHY_BB_TX_PHASE_RAMP_B0_HW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_SW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TX_PHASE_RAMP_B0_SW_WRITE_MASK                            0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_RSTMASK                                  0xfe000000
#define PHY_BB_TX_PHASE_RAMP_B0_RESET                                    0x00000000

// 0x98d4 (BB_ADC_GAIN_CORR_B0)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_MSB                 18
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB                 18
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK                0x00040000
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_GET(x)              (((x) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK) >> PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_SET(x)              (((0 | (x)) << PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_ENABLE_RESET               0
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MSB              17
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB              9
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK             0x0003fe00
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_GET(x)           (((x) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_SET(x)           (((0 | (x)) << PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_RESET            32
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MSB              8
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB              0
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK             0x000001ff
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_GET(x)           (((x) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_SET(x)           (((0 | (x)) << PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB) & PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_RESET            32
#define PHY_BB_ADC_GAIN_CORR_B0_ADDRESS                                  0x98d4
#define PHY_BB_ADC_GAIN_CORR_B0_HW_MASK                                  0x0007ffff
#define PHY_BB_ADC_GAIN_CORR_B0_SW_MASK                                  0x0007ffff
#define PHY_BB_ADC_GAIN_CORR_B0_HW_WRITE_MASK                            0x00000000
#define PHY_BB_ADC_GAIN_CORR_B0_SW_WRITE_MASK                            0x0007ffff
#define PHY_BB_ADC_GAIN_CORR_B0_RSTMASK                                  0xffffffff
#define PHY_BB_ADC_GAIN_CORR_B0_RESET                                    0x00004020

// 0x98d8 (BB_ADC_DC_CORR_B0)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_MSB                     18
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB                     18
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK                    0x00040000
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_GET(x)                  (((x) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK) >> PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_SET(x)                  (((0 | (x)) << PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_ENABLE_RESET                   0
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MSB                  17
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB                  9
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK                 0x0003fe00
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_GET(x)               (((x) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK) >> PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_SET(x)               (((0 | (x)) << PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_RESET                0
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MSB                  8
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB                  0
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK                 0x000001ff
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_GET(x)               (((x) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK) >> PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_SET(x)               (((0 | (x)) << PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB) & PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK)
#define PHY_BB_ADC_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_RESET                0
#define PHY_BB_ADC_DC_CORR_B0_ADDRESS                                    0x98d8
#define PHY_BB_ADC_DC_CORR_B0_HW_MASK                                    0x0007ffff
#define PHY_BB_ADC_DC_CORR_B0_SW_MASK                                    0x0007ffff
#define PHY_BB_ADC_DC_CORR_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_ADC_DC_CORR_B0_SW_WRITE_MASK                              0x0007ffff
#define PHY_BB_ADC_DC_CORR_B0_RSTMASK                                    0xffffffff
#define PHY_BB_ADC_DC_CORR_B0_RESET                                      0x00000000

// 0x98dc (BB_RX_IQ_CORR_B0)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MSB                 1
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB                 1
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK                0x00000002
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_GET(x)              (((x) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK) >> PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_SET(x)              (((0 | (x)) << PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_RESET               0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MSB                        0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB                        0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK                       0x00000001
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_GET(x)                     (((x) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK) >> PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_SET(x)                     (((0 | (x)) << PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_RESET                      0
#define PHY_BB_RX_IQ_CORR_B0_ADDRESS                                     0x98dc
#define PHY_BB_RX_IQ_CORR_B0_HW_MASK                                     0x00000003
#define PHY_BB_RX_IQ_CORR_B0_SW_MASK                                     0x00000003
#define PHY_BB_RX_IQ_CORR_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_IQ_CORR_B0_SW_WRITE_MASK                               0x00000003
#define PHY_BB_RX_IQ_CORR_B0_RSTMASK                                     0xffffffff
#define PHY_BB_RX_IQ_CORR_B0_RESET                                       0x00000000

// 0x98e0 (BB_RX_IQ_CORR_LOOPBACK_B0)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MSB         18
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB         18
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK        0x00040000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_GET(x)      (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_SET(x)      (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_RESET       0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MSB     17
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB     9
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK    0x0003fe00
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MSB     8
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB     0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK    0x000001ff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_ADDRESS                            0x98e0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_HW_MASK                            0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_SW_MASK                            0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_HW_WRITE_MASK                      0x00000000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_SW_WRITE_MASK                      0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_RSTMASK                            0xfffc0000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_RESET                              0x00000000

// 0x98e4 (BB_PAPRD_AM2AM_MASK)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MSB                     30
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB                     0
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK) >> PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB) & PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_RESET                   0
#define PHY_BB_PAPRD_AM2AM_MASK_ADDRESS                                  0x98e4
#define PHY_BB_PAPRD_AM2AM_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_AM2AM_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_AM2AM_MASK_RESET                                    0x00000000

// 0x98e8 (BB_PAPRD_AM2PM_MASK)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MSB                     30
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB                     0
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK) >> PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB) & PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_RESET                   0
#define PHY_BB_PAPRD_AM2PM_MASK_ADDRESS                                  0x98e8
#define PHY_BB_PAPRD_AM2PM_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_AM2PM_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_AM2PM_MASK_RESET                                    0x00000000

// 0x98ec (BB_PAPRD_HT40_MASK)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MSB                       30
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB                       0
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK                      0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_GET(x)                    (((x) & PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK) >> PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_SET(x)                    (((0 | (x)) << PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB) & PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_RESET                     0
#define PHY_BB_PAPRD_HT40_MASK_ADDRESS                                   0x98ec
#define PHY_BB_PAPRD_HT40_MASK_HW_MASK                                   0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_SW_MASK                                   0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PAPRD_HT40_MASK_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_RSTMASK                                   0x80000000
#define PHY_BB_PAPRD_HT40_MASK_RESET                                     0x00000000

// 0x98f0 (BB_PAPRD_CTRL0_B0)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_MSB                 31
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_LSB                 2
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_MASK                0xfffffffc
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_MASK) >> PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_LSB)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_LSB) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_MASK)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_5_0_0_RESET               0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MSB                         0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB                         0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK                        0x00000001
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_GET(x)                      (((x) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_SET(x)                      (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_RESET                       0
#define PHY_BB_PAPRD_CTRL0_B0_ADDRESS                                    0x98f0
#define PHY_BB_PAPRD_CTRL0_B0_HW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_SW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL0_B0_SW_WRITE_MASK                              0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_RSTMASK                                    0x00000003
#define PHY_BB_PAPRD_CTRL0_B0_RESET                                      0x00000000

// 0x98f4 (BB_PAPRD_CTRL1_B0)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MSB              29
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB              29
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK             0x20000000
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_GET(x)           (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_SET(x)           (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_RESET            0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MSB                 13
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB                 8
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK                0x00003f00
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_RESET               0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MSB                 7
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB                 2
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK                0x000000fc
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_RESET               0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MSB          1
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB          1
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK         0x00000002
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_RESET        0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MSB          0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB          0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK         0x00000001
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_RESET        0
#define PHY_BB_PAPRD_CTRL1_B0_ADDRESS                                    0x98f4
#define PHY_BB_PAPRD_CTRL1_B0_HW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_SW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL1_B0_SW_WRITE_MASK                              0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_RSTMASK                                    0xffffc003
#define PHY_BB_PAPRD_CTRL1_B0_RESET                                      0x00000000

// 0x98f8 (BB_PAPRD_CTRL2_B0)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_MSB                      31
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_LSB                      27
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_MASK                     0xf8000000
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_GET(x)                   (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_SET(x)                   (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_MAG_THRSH_0_RESET                    0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_MSB                  26
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_LSB                  24
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_MASK                 0x07000000
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_GET(x)               (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_SET(x)               (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_TABLE_RFBMODE_0_RESET                0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MSB           23
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB           18
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK          0x00fc0000
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_GET(x)        (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_SET(x)        (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_RESET         0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MSB               17
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB               0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK              0x0003ffff
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_GET(x)            (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_SET(x)            (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_RESET             0
#define PHY_BB_PAPRD_CTRL2_B0_ADDRESS                                    0x98f8
#define PHY_BB_PAPRD_CTRL2_B0_HW_MASK                                    0xffffffff
#define PHY_BB_PAPRD_CTRL2_B0_SW_MASK                                    0xffffffff
#define PHY_BB_PAPRD_CTRL2_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL2_B0_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_PAPRD_CTRL2_B0_RSTMASK                                    0x00000000
#define PHY_BB_PAPRD_CTRL2_B0_RESET                                      0x00000000

// 0x98fc (BB_PAPRD_VHT80_MASK)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MSB                     30
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB                     0
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK) >> PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB) & PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_RESET                   0
#define PHY_BB_PAPRD_VHT80_MASK_ADDRESS                                  0x98fc
#define PHY_BB_PAPRD_VHT80_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_VHT80_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_VHT80_MASK_RESET                                    0x00000000

// 0x9c00 (BB_TIMING_CONTROL_3A)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MSB                30
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB                25
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK               0x7e000000
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_RESET              53
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MSB                     24
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB                     18
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK                    0x01fc0000
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_RESET                   125
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MSB                      17
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB                      11
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK                     0x0003f800
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_GET(x)                   (((x) & PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB) & PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_RESET                    30
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MSB                10
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB                10
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK               0x00000400
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK) >> PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB)
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB) & PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK)
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_RESET              0
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MSB               9
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB               9
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK              0x00000200
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_GET(x)            (((x) & PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK) >> PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB)
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB) & PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK)
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_RESET             0
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MSB                  8
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB                  8
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK                 0x00000100
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_GET(x)               (((x) & PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK) >> PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB)
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB) & PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK)
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_RESET                1
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MSB                     6
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB                     0
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK                    0x0000007f
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_RESET                   0
#define PHY_BB_TIMING_CONTROL_3A_ADDRESS                                 0x9c00
#define PHY_BB_TIMING_CONTROL_3A_HW_MASK                                 0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_SW_MASK                                 0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_3A_SW_WRITE_MASK                           0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_RSTMASK                                 0xffffff80
#define PHY_BB_TIMING_CONTROL_3A_RESET                                   0x6bf4f100

// 0x9c04 (BB_LDPC_CNTL1)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MSB                          31
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB                          0
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK                         0xffffffff
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_GET(x)                       (((x) & PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK) >> PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_SET(x)                       (((0 | (x)) << PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB) & PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_RESET                        4294967125
#define PHY_BB_LDPC_CNTL1_ADDRESS                                        0x9c04
#define PHY_BB_LDPC_CNTL1_HW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_SW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL1_SW_WRITE_MASK                                  0xffffffff
#define PHY_BB_LDPC_CNTL1_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_RESET                                          0xffffff55

// 0x9c08 (BB_LDPC_CNTL2)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MSB                           27
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB                           27
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK                          0x08000000
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_GET(x)                        (((x) & PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK) >> PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_SET(x)                        (((0 | (x)) << PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB) & PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_RESET                         0
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MSB                        26
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB                        16
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK                       0x07ff0000
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_GET(x)                     (((x) & PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK) >> PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB)
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_SET(x)                     (((0 | (x)) << PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB) & PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK)
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_RESET                      800
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MSB                          15
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB                          0
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK                         0x0000ffff
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_GET(x)                       (((x) & PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK) >> PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB)
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_SET(x)                       (((0 | (x)) << PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB) & PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK)
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_RESET                        0
#define PHY_BB_LDPC_CNTL2_ADDRESS                                        0x9c08
#define PHY_BB_LDPC_CNTL2_HW_MASK                                        0x0fffffff
#define PHY_BB_LDPC_CNTL2_SW_MASK                                        0x0fffffff
#define PHY_BB_LDPC_CNTL2_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL2_SW_WRITE_MASK                                  0x0fffffff
#define PHY_BB_LDPC_CNTL2_RSTMASK                                        0xffff0000
#define PHY_BB_LDPC_CNTL2_RESET                                          0x03200000

// 0x9c0c (BB_VIT_SPUR_MASK_A)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK) >> PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK) >> PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_A_ADDRESS                                   0x9c0c
#define PHY_BB_VIT_SPUR_MASK_A_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_A_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_A_RESET                                     0x00000000

// 0x9c10 (BB_VIT_SPUR_MASK_B)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK) >> PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK) >> PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_B_ADDRESS                                   0x9c10
#define PHY_BB_VIT_SPUR_MASK_B_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_B_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_B_RESET                                     0x00000000

// 0x9c14 (BB_PILOT_SPUR_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MSB                   25
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB                   18
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK                  0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_GET(x)                (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_SET(x)                (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_RESET                 0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MSB                       17
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB                       13
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK                      0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_GET(x)                    (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_SET(x)                    (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_RESET                     0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MSB                   12
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB                   5
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK                  0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_GET(x)                (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_SET(x)                (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_RESET                 0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MSB                       4
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB                       0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK                      0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_GET(x)                    (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_SET(x)                    (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_RESET                     0
#define PHY_BB_PILOT_SPUR_MASK_ADDRESS                                   0x9c14
#define PHY_BB_PILOT_SPUR_MASK_HW_MASK                                   0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_SW_MASK                                   0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PILOT_SPUR_MASK_SW_WRITE_MASK                             0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_RSTMASK                                   0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_RESET                                     0x00000000

// 0x9c18 (BB_CHAN_SPUR_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MSB                     25
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB                     18
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK                    0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_GET(x)                  (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_RESET                   0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MSB                         17
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB                         13
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK                        0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_GET(x)                      (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_SET(x)                      (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_RESET                       0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MSB                     12
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB                     5
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK                    0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_GET(x)                  (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_RESET                   0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MSB                         4
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB                         0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK                        0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_GET(x)                      (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_SET(x)                      (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_RESET                       0
#define PHY_BB_CHAN_SPUR_MASK_ADDRESS                                    0x9c18
#define PHY_BB_CHAN_SPUR_MASK_HW_MASK                                    0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_SW_MASK                                    0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_HW_WRITE_MASK                              0x00000000
#define PHY_BB_CHAN_SPUR_MASK_SW_WRITE_MASK                              0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_RSTMASK                                    0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_RESET                                      0x00000000

// 0x9c1c (BB_SHORT_GI_DELTA_SLOPE)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MSB    18
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB    4
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK   0x0007fff0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_GET(x) (((x) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK) >> PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_SET(x) (((0 | (x)) << PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_RESET  0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MSB    3
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB    0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK   0x0000000f
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_GET(x) (((x) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK) >> PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_SET(x) (((0 | (x)) << PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_RESET  0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_ADDRESS                              0x9c1c
#define PHY_BB_SHORT_GI_DELTA_SLOPE_HW_MASK                              0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_SW_MASK                              0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_HW_WRITE_MASK                        0x00000000
#define PHY_BB_SHORT_GI_DELTA_SLOPE_SW_WRITE_MASK                        0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_RSTMASK                              0xfff80000
#define PHY_BB_SHORT_GI_DELTA_SLOPE_RESET                                0x00000000

// 0x9c20 (BB_ML_CNTL1)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MSB                         31
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB                         30
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK                        0xc0000000
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_GET(x)                      (((x) & PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK) >> PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_SET(x)                      (((0 | (x)) << PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB) & PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_RESET                       0
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MSB                        29
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB                        0
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK                       0x3fffffff
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_GET(x)                     (((x) & PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK) >> PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB)
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_SET(x)                     (((0 | (x)) << PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB) & PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK)
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_RESET                      0
#define PHY_BB_ML_CNTL1_ADDRESS                                          0x9c20
#define PHY_BB_ML_CNTL1_HW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL1_SW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL1_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ML_CNTL1_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ML_CNTL1_RSTMASK                                          0x00000000
#define PHY_BB_ML_CNTL1_RESET                                            0x00000000

// 0x9c24 (BB_ML_CNTL2)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MSB                         31
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB                         30
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK                        0xc0000000
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_GET(x)                      (((x) & PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK) >> PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_SET(x)                      (((0 | (x)) << PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB) & PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_RESET                       0
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MSB                        29
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB                        0
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK                       0x3fffffff
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_GET(x)                     (((x) & PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK) >> PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB)
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_SET(x)                     (((0 | (x)) << PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB) & PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK)
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_RESET                      0
#define PHY_BB_ML_CNTL2_ADDRESS                                          0x9c24
#define PHY_BB_ML_CNTL2_HW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL2_SW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL2_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ML_CNTL2_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ML_CNTL2_RSTMASK                                          0x00000000
#define PHY_BB_ML_CNTL2_RESET                                            0x00000000

// 0x9c28 (BB_TSTADC)
#define PHY_BB_TSTADC_TSTADC_OUT_I_MSB                                   19
#define PHY_BB_TSTADC_TSTADC_OUT_I_LSB                                   10
#define PHY_BB_TSTADC_TSTADC_OUT_I_MASK                                  0x000ffc00
#define PHY_BB_TSTADC_TSTADC_OUT_I_GET(x)                                (((x) & PHY_BB_TSTADC_TSTADC_OUT_I_MASK) >> PHY_BB_TSTADC_TSTADC_OUT_I_LSB)
#define PHY_BB_TSTADC_TSTADC_OUT_I_SET(x)                                (((0 | (x)) << PHY_BB_TSTADC_TSTADC_OUT_I_LSB) & PHY_BB_TSTADC_TSTADC_OUT_I_MASK)
#define PHY_BB_TSTADC_TSTADC_OUT_I_RESET                                 0
#define PHY_BB_TSTADC_TSTADC_OUT_Q_MSB                                   9
#define PHY_BB_TSTADC_TSTADC_OUT_Q_LSB                                   0
#define PHY_BB_TSTADC_TSTADC_OUT_Q_MASK                                  0x000003ff
#define PHY_BB_TSTADC_TSTADC_OUT_Q_GET(x)                                (((x) & PHY_BB_TSTADC_TSTADC_OUT_Q_MASK) >> PHY_BB_TSTADC_TSTADC_OUT_Q_LSB)
#define PHY_BB_TSTADC_TSTADC_OUT_Q_SET(x)                                (((0 | (x)) << PHY_BB_TSTADC_TSTADC_OUT_Q_LSB) & PHY_BB_TSTADC_TSTADC_OUT_Q_MASK)
#define PHY_BB_TSTADC_TSTADC_OUT_Q_RESET                                 0
#define PHY_BB_TSTADC_ADDRESS                                            0x9c28
#define PHY_BB_TSTADC_HW_MASK                                            0x000fffff
#define PHY_BB_TSTADC_SW_MASK                                            0x000fffff
#define PHY_BB_TSTADC_HW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TSTADC_SW_WRITE_MASK                                      0x00000000
#define PHY_BB_TSTADC_RSTMASK                                            0xfff00000
#define PHY_BB_TSTADC_RESET                                              0x00000000

// 0x9c2c (BB_VIT_SPUR_MASK_C)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK) >> PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK) >> PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_C_ADDRESS                                   0x9c2c
#define PHY_BB_VIT_SPUR_MASK_C_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_C_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_C_RESET                                     0x00000000

// 0x9c30 (BB_VIT_SPUR_MASK_D)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK) >> PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK) >> PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_D_ADDRESS                                   0x9c30
#define PHY_BB_VIT_SPUR_MASK_D_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_D_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_D_RESET                                     0x00000000

// 0x9c34 (BB_PILOT_SPUR_MASK_CD)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_CD_ADDRESS                                0x9c34
#define PHY_BB_PILOT_SPUR_MASK_CD_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_CD_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_RESET                                  0x00000000

// 0x9c38 (BB_CHAN_SPUR_MASK_CD)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_CD_ADDRESS                                 0x9c38
#define PHY_BB_CHAN_SPUR_MASK_CD_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_CD_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_RESET                                   0x00000000

// 0x9c3c (BB_VIT_SPUR_MASK_E)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK) >> PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK) >> PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_E_ADDRESS                                   0x9c3c
#define PHY_BB_VIT_SPUR_MASK_E_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_E_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_E_RESET                                     0x00000000

// 0x9c40 (BB_VIT_SPUR_MASK_F)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK) >> PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK) >> PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_F_ADDRESS                                   0x9c40
#define PHY_BB_VIT_SPUR_MASK_F_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_F_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_F_RESET                                     0x00000000

// 0x9c44 (BB_PILOT_SPUR_MASK_EF)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_EF_ADDRESS                                0x9c44
#define PHY_BB_PILOT_SPUR_MASK_EF_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_EF_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_RESET                                  0x00000000

// 0x9c48 (BB_CHAN_SPUR_MASK_EF)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_EF_ADDRESS                                 0x9c48
#define PHY_BB_CHAN_SPUR_MASK_EF_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_EF_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_RESET                                   0x00000000

// 0x9c4c (BB_VIT_SPUR_MASK_G)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK) >> PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK) >> PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_G_ADDRESS                                   0x9c4c
#define PHY_BB_VIT_SPUR_MASK_G_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_G_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_G_RESET                                     0x00000000

// 0x9c50 (BB_VIT_SPUR_MASK_H)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK) >> PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK) >> PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_H_ADDRESS                                   0x9c50
#define PHY_BB_VIT_SPUR_MASK_H_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_H_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_H_RESET                                     0x00000000

// 0x9c54 (BB_PILOT_SPUR_MASK_GH)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_GH_ADDRESS                                0x9c54
#define PHY_BB_PILOT_SPUR_MASK_GH_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_GH_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_RESET                                  0x00000000

// 0x9c58 (BB_CHAN_SPUR_MASK_GH)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_GH_ADDRESS                                 0x9c58
#define PHY_BB_CHAN_SPUR_MASK_GH_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_GH_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_RESET                                   0x00000000

// 0x9c5c (BB_LDPC_CNTL3)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MSB                      31
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB                      21
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK                     0xffe00000
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_GET(x)                   (((x) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_SET(x)                   (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_RESET                    70
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MSB                       20
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB                       10
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK                      0x001ffc00
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_GET(x)                    (((x) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_SET(x)                    (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_RESET                     50
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MSB                        9
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB                        0
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK                       0x000003ff
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_GET(x)                     (((x) & PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_SET(x)                     (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB) & PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_RESET                      330
#define PHY_BB_LDPC_CNTL3_ADDRESS                                        0x9c5c
#define PHY_BB_LDPC_CNTL3_HW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_SW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL3_SW_WRITE_MASK                                  0xffffffff
#define PHY_BB_LDPC_CNTL3_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_RESET                                          0x08c0c94a

// 0x9c60 (BB_LDPC_CNTL4)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MSB                   12
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB                   12
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK                  0x00001000
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_GET(x)                (((x) & PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK) >> PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_SET(x)                (((0 | (x)) << PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB) & PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_RESET                 0
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MSB                 11
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB                 0
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK                0x00000fff
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_GET(x)              (((x) & PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK) >> PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB)
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_SET(x)              (((0 | (x)) << PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB) & PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK)
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_RESET               510
#define PHY_BB_LDPC_CNTL4_ADDRESS                                        0x9c60
#define PHY_BB_LDPC_CNTL4_HW_MASK                                        0x00001fff
#define PHY_BB_LDPC_CNTL4_SW_MASK                                        0x00001fff
#define PHY_BB_LDPC_CNTL4_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL4_SW_WRITE_MASK                                  0x00001fff
#define PHY_BB_LDPC_CNTL4_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL4_RESET                                          0x000001fe

// 0x9c64 (BB_GID_UPA_ENTRY_0_TO_15)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MSB             31
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB             30
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK            0xc0000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MSB             29
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB             28
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK            0x30000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MSB             27
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB             26
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK            0x0c000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MSB             25
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB             24
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK            0x03000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MSB             23
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB             22
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK            0x00c00000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MSB             21
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB             20
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK            0x00300000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MSB              19
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB              18
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK             0x000c0000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MSB              17
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB              16
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK             0x00030000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MSB              15
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB              14
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK             0x0000c000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MSB              13
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB              12
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK             0x00003000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MSB              11
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB              10
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK             0x00000c00
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MSB              9
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB              8
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK             0x00000300
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MSB              7
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB              6
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK             0x000000c0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MSB              5
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB              4
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK             0x00000030
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MSB              3
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB              2
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK             0x0000000c
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MSB              1
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB              0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK             0x00000003
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_ADDRESS                             0x9c64
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_HW_MASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_SW_MASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_HW_WRITE_MASK                       0x00000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_SW_WRITE_MASK                       0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_RSTMASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_RESET                               0x00000000

// 0x9c68 (BB_GID_UPA_ENTRY_16_TO_31)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MSB            31
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB            30
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MSB            29
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB            28
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MSB            27
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB            26
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MSB            25
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB            24
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MSB            23
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB            22
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MSB            21
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB            20
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MSB            19
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB            18
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MSB            17
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB            16
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MSB            15
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB            14
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MSB            13
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB            12
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MSB            11
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB            10
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MSB            9
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB            8
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MSB            7
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB            6
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MSB            5
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB            4
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MSB            3
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB            2
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MSB            1
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB            0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_ADDRESS                            0x9c68
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_RESET                              0x00000000

// 0x9c6c (BB_GID_UPA_ENTRY_32_TO_47)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MSB            31
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB            30
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MSB            29
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB            28
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MSB            27
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB            26
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MSB            25
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB            24
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MSB            23
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB            22
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MSB            21
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB            20
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MSB            19
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB            18
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MSB            17
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB            16
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MSB            15
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB            14
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MSB            13
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB            12
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MSB            11
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB            10
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MSB            9
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB            8
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MSB            7
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB            6
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MSB            5
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB            4
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MSB            3
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB            2
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MSB            1
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB            0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_ADDRESS                            0x9c6c
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_RESET                              0x00000000

// 0x9c70 (BB_GID_UPA_ENTRY_48_TO_63)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MSB            31
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB            30
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MSB            29
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB            28
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MSB            27
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB            26
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MSB            25
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB            24
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MSB            23
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB            22
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MSB            21
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB            20
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MSB            19
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB            18
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MSB            17
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB            16
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MSB            15
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB            14
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MSB            13
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB            12
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MSB            11
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB            10
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MSB            9
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB            8
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MSB            7
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB            6
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MSB            5
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB            4
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MSB            3
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB            2
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MSB            1
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB            0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_ADDRESS                            0x9c70
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_RESET                              0x00000000

// 0x9c74 (BB_LSIG_RELIABILITY_CNTL)
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_MSB           31
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_LSB           31
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_MASK          0x80000000
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_GET(x)        (((x) & PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_MASK) >> PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_LSB)
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_SET(x)        (((0 | (x)) << PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_LSB) & PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_MASK)
#define PHY_BB_LSIG_RELIABILITY_CNTL_ENABLE_LSIG_VIT_CHECK_RESET         0
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_MSB         18
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_LSB         8
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_MASK        0x0007ff00
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_GET(x)      (((x) & PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_MASK) >> PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_LSB)
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_SET(x)      (((0 | (x)) << PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_LSB) & PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_MASK)
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MIN_S0_63_DIFF_THR_RESET       4
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_MSB                 7
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_LSB                 0
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_MASK                0x000000ff
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_GET(x)              (((x) & PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_MASK) >> PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_LSB)
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_SET(x)              (((0 | (x)) << PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_LSB) & PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_MASK)
#define PHY_BB_LSIG_RELIABILITY_CNTL_LSIG_MAX_S0_THR_RESET               28
#define PHY_BB_LSIG_RELIABILITY_CNTL_ADDRESS                             0x9c74
#define PHY_BB_LSIG_RELIABILITY_CNTL_HW_MASK                             0x8007ffff
#define PHY_BB_LSIG_RELIABILITY_CNTL_SW_MASK                             0x8007ffff
#define PHY_BB_LSIG_RELIABILITY_CNTL_HW_WRITE_MASK                       0x00000000
#define PHY_BB_LSIG_RELIABILITY_CNTL_SW_WRITE_MASK                       0x8007ffff
#define PHY_BB_LSIG_RELIABILITY_CNTL_RSTMASK                             0xffffffff
#define PHY_BB_LSIG_RELIABILITY_CNTL_RESET                               0x0000041c

// 0x9c78 (BB_MMSE_CNTL)
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_MSB                 14
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_LSB                 11
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_MASK                0x00007800
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_GET(x)              (((x) & PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_MASK) >> PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_LSB)
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_SET(x)              (((0 | (x)) << PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_LSB) & PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_MASK)
#define PHY_BB_MMSE_CNTL_MMSE_IS_NOISE_PWR_EXP_SHIFT_RESET               15
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_MSB                       10
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_LSB                       9
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_MASK                      0x00000600
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_GET(x)                    (((x) & PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_MASK) >> PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_LSB)
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_SET(x)                    (((0 | (x)) << PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_LSB) & PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_MASK)
#define PHY_BB_MMSE_CNTL_MMSE_IS_MAX_SNR_LEVEL_RESET                     0
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_MSB                     8
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_LSB                     6
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_MASK                    0x000001c0
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_GET(x)                  (((x) & PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_MASK) >> PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_LSB)
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_SET(x)                  (((0 | (x)) << PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_LSB) & PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_MASK)
#define PHY_BB_MMSE_CNTL_MMSE_IS_SNR_CORR_FACTOR_RESET                   3
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_MSB                          5
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_LSB                          1
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_MASK                         0x0000003e
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_GET(x)                       (((x) & PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_MASK) >> PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_LSB)
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_SET(x)                       (((0 | (x)) << PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_LSB) & PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_MASK)
#define PHY_BB_MMSE_CNTL_MMSE_IS_FORCED_SNR_RESET                        0
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_MSB                                 0
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_LSB                                 0
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_MASK                                0x00000001
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_GET(x)                              (((x) & PHY_BB_MMSE_CNTL_USE_MMSE_IC_MASK) >> PHY_BB_MMSE_CNTL_USE_MMSE_IC_LSB)
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_SET(x)                              (((0 | (x)) << PHY_BB_MMSE_CNTL_USE_MMSE_IC_LSB) & PHY_BB_MMSE_CNTL_USE_MMSE_IC_MASK)
#define PHY_BB_MMSE_CNTL_USE_MMSE_IC_RESET                               0
#define PHY_BB_MMSE_CNTL_ADDRESS                                         0x9c78
#define PHY_BB_MMSE_CNTL_HW_MASK                                         0x00007fff
#define PHY_BB_MMSE_CNTL_SW_MASK                                         0x00007fff
#define PHY_BB_MMSE_CNTL_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_MMSE_CNTL_SW_WRITE_MASK                                   0x00007fff
#define PHY_BB_MMSE_CNTL_RSTMASK                                         0xffffffff
#define PHY_BB_MMSE_CNTL_RESET                                           0x000078c0

// 0x9d00 (BB_BBB_RX_CTRL_1)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MSB                         24
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB                         24
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK                        0x01000000
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_GET(x)                      (((x) & PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK) >> PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_SET(x)                      (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB) & PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_RESET                       0
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MSB                          23
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB                          21
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK                         0x00e00000
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK) >> PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB)
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB) & PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK)
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_RESET                        0
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MSB                           20
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB                           16
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK                          0x001f0000
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_GET(x)                        (((x) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_SET(x)                        (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_RESET                         0
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MSB                            15
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB                            11
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK                           0x0000f800
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_RESET                          0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MSB                       10
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB                       8
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK                      0x00000700
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_GET(x)                    (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_SET(x)                    (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_RESET                     0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MSB                    7
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB                    3
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK                   0x000000f8
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_RESET                  0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MSB                  2
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB                  0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK                 0x00000007
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_RESET                0
#define PHY_BB_BBB_RX_CTRL_1_ADDRESS                                     0x9d00
#define PHY_BB_BBB_RX_CTRL_1_HW_MASK                                     0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_SW_MASK                                     0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_1_SW_WRITE_MASK                               0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_RSTMASK                                     0xfe000000
#define PHY_BB_BBB_RX_CTRL_1_RESET                                       0x00000000

// 0x9d04 (BB_BBB_RX_CTRL_2)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MSB                  31
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB                  26
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK                 0xfc000000
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK) >> PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB) & PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_RESET                0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MSB                 25
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB                 22
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK                0x03c00000
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_GET(x)              (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_SET(x)              (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_RESET               0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MSB                21
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB                17
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK               0x003e0000
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_GET(x)             (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_SET(x)             (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_RESET              0
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MSB                  16
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB                  12
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK                 0x0001f000
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK) >> PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB)
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB) & PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK)
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_RESET                0
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MSB                           11
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB                           6
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK                          0x00000fc0
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_GET(x)                        (((x) & PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_SET(x)                        (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB) & PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_RESET                         0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MSB                     5
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB                     0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK                    0x0000003f
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_RESET                   0
#define PHY_BB_BBB_RX_CTRL_2_ADDRESS                                     0x9d04
#define PHY_BB_BBB_RX_CTRL_2_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_2_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_RSTMASK                                     0x00000000
#define PHY_BB_BBB_RX_CTRL_2_RESET                                       0x00000000

// 0x9d08 (BB_BBB_RX_CTRL_3)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MSB                             23
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB                             16
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK                            0x00ff0000
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_GET(x)                          (((x) & PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_SET(x)                          (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB) & PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_RESET                           0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MSB                     15
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB                     8
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK                    0x0000ff00
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_RESET                   0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MSB                    7
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB                    0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK                   0x000000ff
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_RESET                  0
#define PHY_BB_BBB_RX_CTRL_3_ADDRESS                                     0x9d08
#define PHY_BB_BBB_RX_CTRL_3_HW_MASK                                     0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_SW_MASK                                     0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_3_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_RSTMASK                                     0xff000000
#define PHY_BB_BBB_RX_CTRL_3_RESET                                       0x00000000

// 0x9d0c (BB_BBB_RX_CTRL_4)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MSB                          31
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB                          31
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK                         0x80000000
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK) >> PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB) & PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MSB                          30
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB                          25
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK                         0x7e000000
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MSB                    24
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB                    19
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK                   0x01f80000
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_RESET                  0
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MSB                          18
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB                          18
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK                         0x00040000
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK) >> PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB)
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB) & PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK)
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MSB                       17
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB                       17
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK                      0x00020000
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_GET(x)                    (((x) & PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK) >> PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB)
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_SET(x)                    (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB) & PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK)
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_RESET                     0
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MSB                   16
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB                   16
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK                  0x00010000
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_GET(x)                (((x) & PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK) >> PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB)
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_SET(x)                (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB) & PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK)
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_RESET                 0
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MSB                    15
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB                    4
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK                   0x0000fff0
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK) >> PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB)
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB) & PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK)
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_RESET                  0
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MSB                            3
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB                            0
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK                           0x0000000f
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK) >> PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB)
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB) & PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK)
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_RESET                          0
#define PHY_BB_BBB_RX_CTRL_4_ADDRESS                                     0x9d0c
#define PHY_BB_BBB_RX_CTRL_4_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_4_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_RSTMASK                                     0x00000000
#define PHY_BB_BBB_RX_CTRL_4_RESET                                       0x00000000

// 0x9d10 (BB_BBB_RX_CTRL_5)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MSB                        26
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB                        21
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK                       0x07e00000
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_RESET                      0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MSB                        20
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB                        16
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK                       0x001f0000
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_RESET                      0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MSB                  15
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB                  10
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK                 0x0000fc00
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MSB                  9
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB                  5
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK                 0x000003e0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MSB                  4
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB                  0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK                 0x0000001f
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_ADDRESS                                     0x9d10
#define PHY_BB_BBB_RX_CTRL_5_HW_MASK                                     0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_SW_MASK                                     0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_5_SW_WRITE_MASK                               0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_RSTMASK                                     0xf8000000
#define PHY_BB_BBB_RX_CTRL_5_RESET                                       0x00000000

// 0x9d14 (BB_BBB_RX_CTRL_6)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MSB                      25
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB                      25
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK                     0x02000000
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_GET(x)                   (((x) & PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK) >> PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_SET(x)                   (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB) & PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_RESET                    0
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MSB                     24
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB                     24
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK                    0x01000000
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK) >> PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB) & PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_RESET                   0
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MSB                     23
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB                     23
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK                    0x00800000
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK) >> PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB)
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB) & PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK)
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_RESET                   0
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MSB              22
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB              22
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK             0x00400000
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_GET(x)           (((x) & PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK) >> PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB)
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_SET(x)           (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB) & PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK)
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_RESET            0
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MSB                        21
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB                        21
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK                       0x00200000
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK) >> PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB)
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB) & PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK)
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_RESET                      0
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MSB                         20
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB                         11
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK                        0x001ff800
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_GET(x)                      (((x) & PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK) >> PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB)
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_SET(x)                      (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB) & PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK)
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_RESET                       0
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MSB                            10
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB                            10
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK                           0x00000400
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK) >> PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB)
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB) & PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK)
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_RESET                          0
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MSB                        9
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB                        0
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK                       0x000003ff
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK) >> PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB)
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB) & PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK)
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_RESET                      44
#define PHY_BB_BBB_RX_CTRL_6_ADDRESS                                     0x9d14
#define PHY_BB_BBB_RX_CTRL_6_HW_MASK                                     0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_SW_MASK                                     0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_6_SW_WRITE_MASK                               0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_RSTMASK                                     0xfffffbff
#define PHY_BB_BBB_RX_CTRL_6_RESET                                       0x0000002c

// 0x9d18 (BB_FORCE_CLKEN_CCK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MSB                      5
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB                      5
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK                     0x00000020
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MSB                       4
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB                       4
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK                      0x00000010
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_GET(x)                    (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_SET(x)                    (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_RESET                     0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MSB                      3
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB                      3
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK                     0x00000008
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MSB                      2
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB                      2
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK                     0x00000004
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MSB                      1
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB                      1
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK                     0x00000002
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MSB                      0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB                      0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK                     0x00000001
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_ADDRESS                                   0x9d18
#define PHY_BB_FORCE_CLKEN_CCK_HW_MASK                                   0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_SW_MASK                                   0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_FORCE_CLKEN_CCK_SW_WRITE_MASK                             0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_RSTMASK                                   0xffffffff
#define PHY_BB_FORCE_CLKEN_CCK_RESET                                     0x00000000

// 0x9e00 (BB_SETTLING_TIME)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MSB                         29
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB                         26
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK                        0x3c000000
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_GET(x)                      (((x) & PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK) >> PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_SET(x)                      (((0 | (x)) << PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB) & PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_RESET                       0
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MSB                             25
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB                             20
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK                            0x03f00000
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_GET(x)                          (((x) & PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK) >> PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_SET(x)                          (((0 | (x)) << PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB) & PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_RESET                           0
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MSB                             19
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB                             14
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK                            0x000fc000
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_GET(x)                          (((x) & PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK) >> PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_SET(x)                          (((0 | (x)) << PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB) & PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_RESET                           0
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MSB                         13
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB                         7
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK                        0x00003f80
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_GET(x)                      (((x) & PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK) >> PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB)
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_SET(x)                      (((0 | (x)) << PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB) & PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK)
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_RESET                       0
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_MSB                            6
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB                            0
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK                           0x0000007f
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_GET(x)                         (((x) & PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK) >> PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB)
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_SET(x)                         (((0 | (x)) << PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB) & PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK)
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_RESET                          0
#define PHY_BB_SETTLING_TIME_ADDRESS                                     0x9e00
#define PHY_BB_SETTLING_TIME_HW_MASK                                     0x3fffffff
#define PHY_BB_SETTLING_TIME_SW_MASK                                     0x3fffffff
#define PHY_BB_SETTLING_TIME_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SETTLING_TIME_SW_WRITE_MASK                               0x3fffffff
#define PHY_BB_SETTLING_TIME_RSTMASK                                     0xfc000000
#define PHY_BB_SETTLING_TIME_RESET                                       0x00000000

// 0x9e04 (BB_GAIN_FORCE_MAX_GAINS_B0)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MSB         31
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB         25
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK        0xfe000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MSB         24
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB         18
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK        0x01fc0000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK               0x00020000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK               0x00010000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MSB                   15
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB                   8
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK                  0x0000ff00
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MSB                   7
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB                   0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK                  0x000000ff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ADDRESS                           0x9e04
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_HW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_SW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_HW_WRITE_MASK                     0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_SW_WRITE_MASK                     0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RSTMASK                           0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RESET                             0x00000000

// 0x9e08 (BB_GAINS_MIN_OFFSETS)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MSB             24
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB             24
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK            0x01000000
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_GET(x)          (((x) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_SET(x)          (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_RESET           0
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MSB                      23
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB                      23
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK                     0x00800000
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_GET(x)                   (((x) & PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_SET(x)                   (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB) & PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_RESET                    0
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MSB              22
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB              22
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK             0x00400000
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_GET(x)           (((x) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_SET(x)           (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_RESET            0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MSB                 21
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB                 21
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK                0x00200000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_GET(x)              (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_SET(x)              (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_RESET               0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MSB                  20
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB                  20
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK                 0x00100000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_GET(x)               (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_SET(x)               (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_RESET                0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MSB                      19
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB                      19
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK                     0x00080000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_GET(x)                   (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_SET(x)                   (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_RESET                    0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MSB                  18
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB                  18
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK                 0x00040000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_GET(x)               (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_SET(x)               (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_RESET                0
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MSB                          17
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB                          17
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK                         0x00020000
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_GET(x)                       (((x) & PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_SET(x)                       (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB) & PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_RESET                        0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MSB                            16
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB                            12
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK                           0x0001f000
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MSB                            11
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB                            7
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK                           0x00000f80
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MSB                            6
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB                            0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK                           0x0000007f
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_ADDRESS                                 0x9e08
#define PHY_BB_GAINS_MIN_OFFSETS_HW_MASK                                 0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_SW_MASK                                 0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_HW_WRITE_MASK                           0x00000000
#define PHY_BB_GAINS_MIN_OFFSETS_SW_WRITE_MASK                           0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_RSTMASK                                 0xfec3ffff
#define PHY_BB_GAINS_MIN_OFFSETS_RESET                                   0x00000000

// 0x9e0c (BB_DESIRED_SIGSIZE)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MSB                         31
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB                         31
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK                        0x80000000
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_GET(x)                      (((x) & PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK) >> PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_SET(x)                      (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB) & PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_RESET                       0
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MSB                  30
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB                  30
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK                 0x40000000
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_GET(x)               (((x) & PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK) >> PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB)
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_SET(x)               (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB) & PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK)
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_RESET                0
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MSB                     29
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB                     28
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK                    0x30000000
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_GET(x)                  (((x) & PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK) >> PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB)
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_SET(x)                  (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB) & PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK)
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_RESET                   0
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MSB                         27
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB                         20
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK                        0x0ff00000
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_GET(x)                      (((x) & PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK) >> PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB)
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_SET(x)                      (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB) & PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK)
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_RESET                       0
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MSB                      7
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB                      0
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK                     0x000000ff
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_GET(x)                   (((x) & PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK) >> PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB)
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_SET(x)                   (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB) & PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK)
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_RESET                    0
#define PHY_BB_DESIRED_SIGSIZE_ADDRESS                                   0x9e0c
#define PHY_BB_DESIRED_SIGSIZE_HW_MASK                                   0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_SW_MASK                                   0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_HW_WRITE_MASK                             0x00000000
#define PHY_BB_DESIRED_SIGSIZE_SW_WRITE_MASK                             0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_RSTMASK                                   0x000fff00
#define PHY_BB_DESIRED_SIGSIZE_RESET                                     0x00000000

// 0x9e10 (BB_FIND_SIGNAL)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MSB                               31
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB                               26
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK                              0xfc000000
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_GET(x)                            (((x) & PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK) >> PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_SET(x)                            (((0 | (x)) << PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB) & PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_RESET                             0
#define PHY_BB_FIND_SIGNAL_FIRPWR_MSB                                    25
#define PHY_BB_FIND_SIGNAL_FIRPWR_LSB                                    18
#define PHY_BB_FIND_SIGNAL_FIRPWR_MASK                                   0x03fc0000
#define PHY_BB_FIND_SIGNAL_FIRPWR_GET(x)                                 (((x) & PHY_BB_FIND_SIGNAL_FIRPWR_MASK) >> PHY_BB_FIND_SIGNAL_FIRPWR_LSB)
#define PHY_BB_FIND_SIGNAL_FIRPWR_SET(x)                                 (((0 | (x)) << PHY_BB_FIND_SIGNAL_FIRPWR_LSB) & PHY_BB_FIND_SIGNAL_FIRPWR_MASK)
#define PHY_BB_FIND_SIGNAL_FIRPWR_RESET                                  0
#define PHY_BB_FIND_SIGNAL_FIRSTEP_MSB                                   17
#define PHY_BB_FIND_SIGNAL_FIRSTEP_LSB                                   12
#define PHY_BB_FIND_SIGNAL_FIRSTEP_MASK                                  0x0003f000
#define PHY_BB_FIND_SIGNAL_FIRSTEP_GET(x)                                (((x) & PHY_BB_FIND_SIGNAL_FIRSTEP_MASK) >> PHY_BB_FIND_SIGNAL_FIRSTEP_LSB)
#define PHY_BB_FIND_SIGNAL_FIRSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FIND_SIGNAL_FIRSTEP_LSB) & PHY_BB_FIND_SIGNAL_FIRSTEP_MASK)
#define PHY_BB_FIND_SIGNAL_FIRSTEP_RESET                                 0
#define PHY_BB_FIND_SIGNAL_RELPWR_MSB                                    11
#define PHY_BB_FIND_SIGNAL_RELPWR_LSB                                    6
#define PHY_BB_FIND_SIGNAL_RELPWR_MASK                                   0x00000fc0
#define PHY_BB_FIND_SIGNAL_RELPWR_GET(x)                                 (((x) & PHY_BB_FIND_SIGNAL_RELPWR_MASK) >> PHY_BB_FIND_SIGNAL_RELPWR_LSB)
#define PHY_BB_FIND_SIGNAL_RELPWR_SET(x)                                 (((0 | (x)) << PHY_BB_FIND_SIGNAL_RELPWR_LSB) & PHY_BB_FIND_SIGNAL_RELPWR_MASK)
#define PHY_BB_FIND_SIGNAL_RELPWR_RESET                                  0
#define PHY_BB_FIND_SIGNAL_RELSTEP_MSB                                   5
#define PHY_BB_FIND_SIGNAL_RELSTEP_LSB                                   0
#define PHY_BB_FIND_SIGNAL_RELSTEP_MASK                                  0x0000003f
#define PHY_BB_FIND_SIGNAL_RELSTEP_GET(x)                                (((x) & PHY_BB_FIND_SIGNAL_RELSTEP_MASK) >> PHY_BB_FIND_SIGNAL_RELSTEP_LSB)
#define PHY_BB_FIND_SIGNAL_RELSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FIND_SIGNAL_RELSTEP_LSB) & PHY_BB_FIND_SIGNAL_RELSTEP_MASK)
#define PHY_BB_FIND_SIGNAL_RELSTEP_RESET                                 0
#define PHY_BB_FIND_SIGNAL_ADDRESS                                       0x9e10
#define PHY_BB_FIND_SIGNAL_HW_MASK                                       0xffffffff
#define PHY_BB_FIND_SIGNAL_SW_MASK                                       0xffffffff
#define PHY_BB_FIND_SIGNAL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_FIND_SIGNAL_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_FIND_SIGNAL_RSTMASK                                       0x00000000
#define PHY_BB_FIND_SIGNAL_RESET                                         0x00000000

// 0x9e14 (BB_AGC)
#define PHY_BB_AGC_RSSI_OUT_SELECT_MSB                                   31
#define PHY_BB_AGC_RSSI_OUT_SELECT_LSB                                   30
#define PHY_BB_AGC_RSSI_OUT_SELECT_MASK                                  0xc0000000
#define PHY_BB_AGC_RSSI_OUT_SELECT_GET(x)                                (((x) & PHY_BB_AGC_RSSI_OUT_SELECT_MASK) >> PHY_BB_AGC_RSSI_OUT_SELECT_LSB)
#define PHY_BB_AGC_RSSI_OUT_SELECT_SET(x)                                (((0 | (x)) << PHY_BB_AGC_RSSI_OUT_SELECT_LSB) & PHY_BB_AGC_RSSI_OUT_SELECT_MASK)
#define PHY_BB_AGC_RSSI_OUT_SELECT_RESET                                 0
#define PHY_BB_AGC_QUICK_DROP_MSB                                        29
#define PHY_BB_AGC_QUICK_DROP_LSB                                        22
#define PHY_BB_AGC_QUICK_DROP_MASK                                       0x3fc00000
#define PHY_BB_AGC_QUICK_DROP_GET(x)                                     (((x) & PHY_BB_AGC_QUICK_DROP_MASK) >> PHY_BB_AGC_QUICK_DROP_LSB)
#define PHY_BB_AGC_QUICK_DROP_SET(x)                                     (((0 | (x)) << PHY_BB_AGC_QUICK_DROP_LSB) & PHY_BB_AGC_QUICK_DROP_MASK)
#define PHY_BB_AGC_QUICK_DROP_RESET                                      0
#define PHY_BB_AGC_COARSE_HIGH_MSB                                       21
#define PHY_BB_AGC_COARSE_HIGH_LSB                                       15
#define PHY_BB_AGC_COARSE_HIGH_MASK                                      0x003f8000
#define PHY_BB_AGC_COARSE_HIGH_GET(x)                                    (((x) & PHY_BB_AGC_COARSE_HIGH_MASK) >> PHY_BB_AGC_COARSE_HIGH_LSB)
#define PHY_BB_AGC_COARSE_HIGH_SET(x)                                    (((0 | (x)) << PHY_BB_AGC_COARSE_HIGH_LSB) & PHY_BB_AGC_COARSE_HIGH_MASK)
#define PHY_BB_AGC_COARSE_HIGH_RESET                                     0
#define PHY_BB_AGC_COARSE_LOW_MSB                                        14
#define PHY_BB_AGC_COARSE_LOW_LSB                                        7
#define PHY_BB_AGC_COARSE_LOW_MASK                                       0x00007f80
#define PHY_BB_AGC_COARSE_LOW_GET(x)                                     (((x) & PHY_BB_AGC_COARSE_LOW_MASK) >> PHY_BB_AGC_COARSE_LOW_LSB)
#define PHY_BB_AGC_COARSE_LOW_SET(x)                                     (((0 | (x)) << PHY_BB_AGC_COARSE_LOW_LSB) & PHY_BB_AGC_COARSE_LOW_MASK)
#define PHY_BB_AGC_COARSE_LOW_RESET                                      0
#define PHY_BB_AGC_COARSEPWR_CONST_MSB                                   6
#define PHY_BB_AGC_COARSEPWR_CONST_LSB                                   0
#define PHY_BB_AGC_COARSEPWR_CONST_MASK                                  0x0000007f
#define PHY_BB_AGC_COARSEPWR_CONST_GET(x)                                (((x) & PHY_BB_AGC_COARSEPWR_CONST_MASK) >> PHY_BB_AGC_COARSEPWR_CONST_LSB)
#define PHY_BB_AGC_COARSEPWR_CONST_SET(x)                                (((0 | (x)) << PHY_BB_AGC_COARSEPWR_CONST_LSB) & PHY_BB_AGC_COARSEPWR_CONST_MASK)
#define PHY_BB_AGC_COARSEPWR_CONST_RESET                                 0
#define PHY_BB_AGC_ADDRESS                                               0x9e14
#define PHY_BB_AGC_HW_MASK                                               0xffffffff
#define PHY_BB_AGC_SW_MASK                                               0xffffffff
#define PHY_BB_AGC_HW_WRITE_MASK                                         0x00000000
#define PHY_BB_AGC_SW_WRITE_MASK                                         0xffffffff
#define PHY_BB_AGC_RSTMASK                                               0x00000000
#define PHY_BB_AGC_RESET                                                 0x00000000

// 0x9e18 (BB_EXT_ATTEN_SWITCH_CTL_B0)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MSB                26
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB                22
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK               0x07c00000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_GET(x)             (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_SET(x)             (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_RESET              0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MSB              21
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB              17
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK             0x003e0000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MSB              16
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB              12
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK             0x0001f000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MSB                  11
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB                  6
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK                 0x00000fc0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MSB                  5
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB                  0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK                 0x0000003f
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_ADDRESS                           0x9e18
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_HW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_SW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_HW_WRITE_MASK                     0x00000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_SW_WRITE_MASK                     0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_RSTMASK                           0xf8000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_RESET                             0x00000000

// 0x9e1c (BB_CCA_B0)
#define PHY_BB_CCA_B0_MINCCAPWR_0_MSB                                    28
#define PHY_BB_CCA_B0_MINCCAPWR_0_LSB                                    20
#define PHY_BB_CCA_B0_MINCCAPWR_0_MASK                                   0x1ff00000
#define PHY_BB_CCA_B0_MINCCAPWR_0_GET(x)                                 (((x) & PHY_BB_CCA_B0_MINCCAPWR_0_MASK) >> PHY_BB_CCA_B0_MINCCAPWR_0_LSB)
#define PHY_BB_CCA_B0_MINCCAPWR_0_SET(x)                                 (((0 | (x)) << PHY_BB_CCA_B0_MINCCAPWR_0_LSB) & PHY_BB_CCA_B0_MINCCAPWR_0_MASK)
#define PHY_BB_CCA_B0_MINCCAPWR_0_RESET                                  0
#define PHY_BB_CCA_B0_THR_CCA_MSB                                        19
#define PHY_BB_CCA_B0_THR_CCA_LSB                                        12
#define PHY_BB_CCA_B0_THR_CCA_MASK                                       0x000ff000
#define PHY_BB_CCA_B0_THR_CCA_GET(x)                                     (((x) & PHY_BB_CCA_B0_THR_CCA_MASK) >> PHY_BB_CCA_B0_THR_CCA_LSB)
#define PHY_BB_CCA_B0_THR_CCA_SET(x)                                     (((0 | (x)) << PHY_BB_CCA_B0_THR_CCA_LSB) & PHY_BB_CCA_B0_THR_CCA_MASK)
#define PHY_BB_CCA_B0_THR_CCA_RESET                                      28
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MSB                              11
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB                              9
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK                             0x00000e00
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_GET(x)                           (((x) & PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK) >> PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB)
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_SET(x)                           (((0 | (x)) << PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB) & PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK)
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_RESET                            3
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MSB                                 8
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB                                 0
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK                                0x000001ff
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_GET(x)                              (((x) & PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK) >> PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB)
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_SET(x)                              (((0 | (x)) << PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB) & PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK)
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_RESET                               422
#define PHY_BB_CCA_B0_ADDRESS                                            0x9e1c
#define PHY_BB_CCA_B0_HW_MASK                                            0x1fffffff
#define PHY_BB_CCA_B0_SW_MASK                                            0x1fffffff
#define PHY_BB_CCA_B0_HW_WRITE_MASK                                      0x1ff00000
#define PHY_BB_CCA_B0_SW_WRITE_MASK                                      0x000fffff
#define PHY_BB_CCA_B0_RSTMASK                                            0xe00fffff
#define PHY_BB_CCA_B0_RESET                                              0x0001c7a6

// 0x9e20 (BB_CCA_CTRL_2_B0)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MSB                       27
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB                       20
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK                      0x0ff00000
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_GET(x)                    (((x) & PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK) >> PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_SET(x)                    (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB) & PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_RESET                     166
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MSB                             19
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB                             19
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK                            0x00080000
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_GET(x)                          (((x) & PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK) >> PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB)
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_SET(x)                          (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB) & PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK)
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_RESET                           1
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MSB                            18
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB                            18
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK                           0x00040000
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_GET(x)                         (((x) & PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK) >> PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB)
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_SET(x)                         (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB) & PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK)
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_RESET                          0
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MSB                          17
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB                          10
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK                         0x0003fc00
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_GET(x)                       (((x) & PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK) >> PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB)
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_SET(x)                       (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB) & PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK)
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_RESET                        0
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MSB                    9
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB                    9
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK                   0x00000200
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_GET(x)                 (((x) & PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK) >> PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB)
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_SET(x)                 (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB) & PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK)
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_RESET                  0
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MSB                         8
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB                         0
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK                        0x000001ff
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_GET(x)                      (((x) & PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK) >> PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB)
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_SET(x)                      (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB) & PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK)
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_RESET                       0
#define PHY_BB_CCA_CTRL_2_B0_ADDRESS                                     0x9e20
#define PHY_BB_CCA_CTRL_2_B0_HW_MASK                                     0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_SW_MASK                                     0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_CCA_CTRL_2_B0_SW_WRITE_MASK                               0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_RSTMASK                                     0xffffffff
#define PHY_BB_CCA_CTRL_2_B0_RESET                                       0x0a680000

// 0x9e24 (BB_RESTART)
#define PHY_BB_RESTART_DFS_RESTART_MODE_MSB                              31
#define PHY_BB_RESTART_DFS_RESTART_MODE_LSB                              31
#define PHY_BB_RESTART_DFS_RESTART_MODE_MASK                             0x80000000
#define PHY_BB_RESTART_DFS_RESTART_MODE_GET(x)                           (((x) & PHY_BB_RESTART_DFS_RESTART_MODE_MASK) >> PHY_BB_RESTART_DFS_RESTART_MODE_LSB)
#define PHY_BB_RESTART_DFS_RESTART_MODE_SET(x)                           (((0 | (x)) << PHY_BB_RESTART_DFS_RESTART_MODE_LSB) & PHY_BB_RESTART_DFS_RESTART_MODE_MASK)
#define PHY_BB_RESTART_DFS_RESTART_MODE_RESET                            1
#define PHY_BB_RESTART_DFS_RESTART_ENA_MSB                               30
#define PHY_BB_RESTART_DFS_RESTART_ENA_LSB                               30
#define PHY_BB_RESTART_DFS_RESTART_ENA_MASK                              0x40000000
#define PHY_BB_RESTART_DFS_RESTART_ENA_GET(x)                            (((x) & PHY_BB_RESTART_DFS_RESTART_ENA_MASK) >> PHY_BB_RESTART_DFS_RESTART_ENA_LSB)
#define PHY_BB_RESTART_DFS_RESTART_ENA_SET(x)                            (((0 | (x)) << PHY_BB_RESTART_DFS_RESTART_ENA_LSB) & PHY_BB_RESTART_DFS_RESTART_ENA_MASK)
#define PHY_BB_RESTART_DFS_RESTART_ENA_RESET                             1
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MSB                       29
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB                       29
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK                      0x20000000
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_GET(x)                    (((x) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK) >> PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_SET(x)                    (((0 | (x)) << PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_RESET                     0
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MSB                            28
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB                            22
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK                           0x1fc00000
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_GET(x)                         (((x) & PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK) >> PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB)
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_SET(x)                         (((0 | (x)) << PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB) & PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK)
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_RESET                          100
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MSB                    21
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB                    21
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK                   0x00200000
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_GET(x)                 (((x) & PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK) >> PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB)
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_SET(x)                 (((0 | (x)) << PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB) & PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK)
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_RESET                  0
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MSB                         20
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB                         18
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK                        0x001c0000
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_GET(x)                      (((x) & PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK) >> PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB)
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_SET(x)                      (((0 | (x)) << PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB) & PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK)
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_RESET                       2
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MSB                            17
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB                            12
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK                           0x0003f000
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_GET(x)                         (((x) & PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK) >> PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB)
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_SET(x)                         (((0 | (x)) << PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB) & PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK)
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_RESET                          59
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MSB                        11
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB                        7
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK                       0x00000f80
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_GET(x)                     (((x) & PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK) >> PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB)
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_SET(x)                     (((0 | (x)) << PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB) & PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK)
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_RESET                      10
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MSB                           6
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB                           6
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK                          0x00000040
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_GET(x)                        (((x) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK) >> PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_SET(x)                        (((0 | (x)) << PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_RESET                         0
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MSB                        5
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB                        1
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK                       0x0000003e
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_GET(x)                     (((x) & PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK) >> PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB)
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_SET(x)                     (((0 | (x)) << PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB) & PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK)
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_RESET                      10
#define PHY_BB_RESTART_ENABLE_RESTART_MSB                                0
#define PHY_BB_RESTART_ENABLE_RESTART_LSB                                0
#define PHY_BB_RESTART_ENABLE_RESTART_MASK                               0x00000001
#define PHY_BB_RESTART_ENABLE_RESTART_GET(x)                             (((x) & PHY_BB_RESTART_ENABLE_RESTART_MASK) >> PHY_BB_RESTART_ENABLE_RESTART_LSB)
#define PHY_BB_RESTART_ENABLE_RESTART_SET(x)                             (((0 | (x)) << PHY_BB_RESTART_ENABLE_RESTART_LSB) & PHY_BB_RESTART_ENABLE_RESTART_MASK)
#define PHY_BB_RESTART_ENABLE_RESTART_RESET                              0
#define PHY_BB_RESTART_ADDRESS                                           0x9e24
#define PHY_BB_RESTART_HW_MASK                                           0xffffffff
#define PHY_BB_RESTART_SW_MASK                                           0xffffffff
#define PHY_BB_RESTART_HW_WRITE_MASK                                     0x00000000
#define PHY_BB_RESTART_SW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RESTART_RSTMASK                                           0xffffffff
#define PHY_BB_RESTART_RESET                                             0xd90bb514

// 0x9e28 (BB_MULTICHAIN_GAIN_CTRL)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MSB              31
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB              31
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK             0x80000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MSB              30
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB              30
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK             0x40000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MSB               29
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB               29
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK              0x20000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MSB             28
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB             27
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK            0x18000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_GET(x)          (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_RESET           2
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MSB              26
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB              25
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK             0x06000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_RESET            1
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MSB            24
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB            24
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK           0x01000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_GET(x)         (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_SET(x)         (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_RESET          0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MSB            23
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB            23
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK           0x00800000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_GET(x)         (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_SET(x)         (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_RESET          0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MSB              22
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB              22
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK             0x00400000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MSB               21
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB               21
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK              0x00200000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MSB               20
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB               15
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK              0x001f8000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MSB                14
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB                9
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK               0x00007e00
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_GET(x)             (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_RESET              0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MSB          8
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB          8
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK         0x00000100
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_GET(x)       (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_SET(x)       (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_RESET        0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MSB                    7
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB                    0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK                   0x000000ff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_GET(x)                 (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_SET(x)                 (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_RESET                  0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ADDRESS                              0x9e28
#define PHY_BB_MULTICHAIN_GAIN_CTRL_HW_MASK                              0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_SW_MASK                              0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_HW_WRITE_MASK                        0x00000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_RSTMASK                              0x1e000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_RESET                                0x12000000

// 0x9e2c (BB_EXT_CHAN_PWR_THR_1)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MSB            26
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB            21
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK           0x07e00000
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_GET(x)         (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_SET(x)         (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_RESET          0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MSB       20
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB       16
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK      0x001f0000
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_GET(x)    (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_SET(x)    (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_RESET     0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MSB         15
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB         8
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK        0x0000ff00
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_GET(x)      (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_SET(x)      (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_RESET       0
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MSB                      7
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB                      0
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK                     0x000000ff
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_GET(x)                   (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_SET(x)                   (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_RESET                    0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ADDRESS                                0x9e2c
#define PHY_BB_EXT_CHAN_PWR_THR_1_HW_MASK                                0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_SW_MASK                                0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_HW_WRITE_MASK                          0x00000000
#define PHY_BB_EXT_CHAN_PWR_THR_1_SW_WRITE_MASK                          0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_RSTMASK                                0xf8000000
#define PHY_BB_EXT_CHAN_PWR_THR_1_RESET                                  0x00000000

// 0x9e30 (BB_EXT_BW_PWR_THR)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MSB                      25
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB                      18
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK                     0x03fc0000
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_GET(x)                   (((x) & PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK) >> PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_SET(x)                   (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB) & PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_RESET                    224
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MSB              17
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB              12
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK             0x0003f000
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_GET(x)           (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_SET(x)           (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_RESET            10
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MSB              11
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB              6
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK             0x00000fc0
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_GET(x)           (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_SET(x)           (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_RESET            10
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MSB                     5
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB                     0
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK                    0x0000003f
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_GET(x)                  (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_SET(x)                  (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_RESET                   8
#define PHY_BB_EXT_BW_PWR_THR_ADDRESS                                    0x9e30
#define PHY_BB_EXT_BW_PWR_THR_HW_MASK                                    0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_SW_MASK                                    0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_HW_WRITE_MASK                              0x00000000
#define PHY_BB_EXT_BW_PWR_THR_SW_WRITE_MASK                              0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_RSTMASK                                    0xffffffff
#define PHY_BB_EXT_BW_PWR_THR_RESET                                      0x0380a288

// 0x9e38 (BB_RIFS_SRCH)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MSB                        27
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB                        27
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK                       0x08000000
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_GET(x)                     (((x) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK) >> PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_SET(x)                     (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_RESET                      1
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MSB                      26
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB                      26
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK                     0x04000000
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_GET(x)                   (((x) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK) >> PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_SET(x)                   (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_RESET                    1
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MSB                             25
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB                             16
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK                            0x03ff0000
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_GET(x)                          (((x) & PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK) >> PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_SET(x)                          (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB) & PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_RESET                           400
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MSB                         15
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB                         8
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK                        0x0000ff00
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_GET(x)                      (((x) & PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK) >> PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB)
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_SET(x)                      (((0 | (x)) << PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB) & PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK)
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_RESET                       12
#define PHY_BB_RIFS_SRCH_ADDRESS                                         0x9e38
#define PHY_BB_RIFS_SRCH_HW_MASK                                         0x0fffff00
#define PHY_BB_RIFS_SRCH_SW_MASK                                         0x0fffff00
#define PHY_BB_RIFS_SRCH_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_RIFS_SRCH_SW_WRITE_MASK                                   0x0fffff00
#define PHY_BB_RIFS_SRCH_RSTMASK                                         0xffffffff
#define PHY_BB_RIFS_SRCH_RESET                                           0x0d900c00

// 0x9e3c (BB_PEAK_DET_CTRL_1)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MSB                   31
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB                   31
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK                  0x80000000
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_GET(x)                (((x) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_SET(x)                (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_RESET                 1
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MSB                  30
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB                  30
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK                 0x40000000
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_GET(x)               (((x) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_SET(x)               (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_RESET                1
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MSB                     29
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB                     23
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK                    0x3f800000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_GET(x)                  (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_SET(x)                  (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_RESET                   31
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MSB             22
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB             18
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK            0x007c0000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_GET(x)          (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_SET(x)          (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_RESET           21
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MSB              17
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB              13
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK             0x0003e000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_GET(x)           (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_SET(x)           (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_RESET            14
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MSB              12
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB              8
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK             0x00001f00
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_GET(x)           (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_SET(x)           (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_RESET            7
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MSB                      7
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB                      2
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK                     0x000000fc
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_GET(x)                   (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_SET(x)                   (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_RESET                    8
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MSB                          1
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB                          1
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK                         0x00000002
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_GET(x)                       (((x) & PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK) >> PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_SET(x)                       (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB) & PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_RESET                        1
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MSB                     0
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB                     0
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK                    0x00000001
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_GET(x)                  (((x) & PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK) >> PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_SET(x)                  (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB) & PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_RESET                   0
#define PHY_BB_PEAK_DET_CTRL_1_ADDRESS                                   0x9e3c
#define PHY_BB_PEAK_DET_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_RESET                                     0xcfd5c722

// 0x9e40 (BB_PEAK_DET_CTRL_2)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MSB                  30
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB                  30
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK                 0x40000000
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_GET(x)               (((x) & PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK) >> PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_SET(x)               (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB) & PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_RESET                0
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MSB                 29
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB                 25
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK                0x3e000000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MSB                24
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB                20
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK               0x01f00000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_GET(x)             (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_SET(x)             (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_RESET              18
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MSB                 19
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB                 15
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK                0x000f8000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MSB                 14
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB                 10
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK                0x00007c00
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MSB                9
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB                0
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK               0x000003ff
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_GET(x)             (((x) & PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_SET(x)             (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB) & PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_RESET              32
#define PHY_BB_PEAK_DET_CTRL_2_ADDRESS                                   0x9e40
#define PHY_BB_PEAK_DET_CTRL_2_HW_MASK                                   0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_SW_MASK                                   0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_2_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_2_RESET                                     0x19263020

// 0x9e44 (BB_RX_GAIN_BOUNDS_1)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MSB              31
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB              26
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK             0xfc000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_GET(x)           (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_SET(x)           (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_RESET            63
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MSB                     25
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB                     25
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK                    0x02000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_GET(x)                  (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_SET(x)                  (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_RESET                   0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MSB                     24
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB                     24
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK                    0x01000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_GET(x)                  (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_SET(x)                  (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_RESET                   0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MSB                       23
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB                       16
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK                      0x00ff0000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_RESET                     46
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MSB                   15
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB                   8
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK                  0x0000ff00
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_GET(x)                (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_SET(x)                (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_RESET                 40
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MSB                       7
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB                       0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK                      0x000000ff
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_RESET                     39
#define PHY_BB_RX_GAIN_BOUNDS_1_ADDRESS                                  0x9e44
#define PHY_BB_RX_GAIN_BOUNDS_1_HW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_SW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_GAIN_BOUNDS_1_SW_WRITE_MASK                            0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_RSTMASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_RESET                                    0xfc2e2827

// 0x9e48 (BB_RX_GAIN_BOUNDS_2)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MSB                31
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB                24
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK               0xff000000
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_GET(x)             (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_SET(x)             (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_RESET              80
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MSB                    23
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB                    16
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK                   0x00ff0000
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_GET(x)                 (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_SET(x)                 (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_RESET                  48
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MSB                15
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB                8
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK               0x0000ff00
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_GET(x)             (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_SET(x)             (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_RESET              32
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MSB                       7
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB                       0
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK                      0x000000ff
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_RESET                     3
#define PHY_BB_RX_GAIN_BOUNDS_2_ADDRESS                                  0x9e48
#define PHY_BB_RX_GAIN_BOUNDS_2_HW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_SW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_GAIN_BOUNDS_2_SW_WRITE_MASK                            0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_RSTMASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_RESET                                    0x50302003

// 0x9e4c (BB_PEAK_DET_CAL_CTRL)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MSB             14
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB             13
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK            0x00006000
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_GET(x)          (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_SET(x)          (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_RESET           1
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MSB                      12
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB                      7
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK                     0x00001f80
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_GET(x)                   (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_SET(x)                   (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_RESET                    0
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MSB                   6
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB                   0
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK                  0x0000007f
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_GET(x)                (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_SET(x)                (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_RESET                 4
#define PHY_BB_PEAK_DET_CAL_CTRL_ADDRESS                                 0x9e4c
#define PHY_BB_PEAK_DET_CAL_CTRL_HW_MASK                                 0x00007fff
#define PHY_BB_PEAK_DET_CAL_CTRL_SW_MASK                                 0x00007fff
#define PHY_BB_PEAK_DET_CAL_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_PEAK_DET_CAL_CTRL_SW_WRITE_MASK                           0x00007fff
#define PHY_BB_PEAK_DET_CAL_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_PEAK_DET_CAL_CTRL_RESET                                   0x00002004

// 0x9e50 (BB_AGC_DIG_DC_CTRL)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MSB                14
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB                11
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK               0x00007800
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_GET(x)             (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_SET(x)             (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_RESET              0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MSB                     10
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB                     10
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK                    0x00000400
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_GET(x)                  (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_SET(x)                  (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_RESET                   0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB                    9
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB                    4
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK                   0x000003f0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_GET(x)                 (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_SET(x)                 (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_RESET                  63
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MSB                     3
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB                     1
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK                    0x0000000e
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_GET(x)                  (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_SET(x)                  (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_RESET                   0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MSB                            0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB                            0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK                           0x00000001
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_GET(x)                         (((x) & PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_SET(x)                         (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB) & PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_RESET                          1
#define PHY_BB_AGC_DIG_DC_CTRL_ADDRESS                                   0x9e50
#define PHY_BB_AGC_DIG_DC_CTRL_HW_MASK                                   0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_SW_MASK                                   0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_AGC_DIG_DC_CTRL_SW_WRITE_MASK                             0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_RSTMASK                                   0xffffffff
#define PHY_BB_AGC_DIG_DC_CTRL_RESET                                     0x000003f1

// 0x9e54 (BB_BT_COEX_1)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MSB                        31
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB                        31
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK                       0x80000000
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_GET(x)                     (((x) & PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK) >> PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB) & PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_RESET                      0
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MSB                        30
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB                        30
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK                       0x40000000
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_GET(x)                     (((x) & PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK) >> PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB)
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB) & PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK)
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_RESET                      0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MSB                      29
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB                      25
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK                     0x3e000000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_GET(x)                   (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_SET(x)                   (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_RESET                    0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MSB                       24
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB                       20
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK                      0x01f00000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_GET(x)                    (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_RESET                     0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MSB                       19
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB                       15
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK                      0x000f8000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_GET(x)                    (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_RESET                     0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MSB                   14
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB                   10
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK                  0x00007c00
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_GET(x)                (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_SET(x)                (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_RESET                 0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MSB                    9
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB                    5
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK                   0x000003e0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_GET(x)                 (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_RESET                  0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MSB                    4
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB                    0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK                   0x0000001f
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_GET(x)                 (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_RESET                  0
#define PHY_BB_BT_COEX_1_ADDRESS                                         0x9e54
#define PHY_BB_BT_COEX_1_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_1_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_1_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_1_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_1_RESET                                           0x00000000

// 0x9e58 (BB_BT_COEX_2)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_MSB                                 31
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB                                 30
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK                                0xc0000000
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_GET(x)                              (((x) & PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK) >> PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_SET(x)                              (((0 | (x)) << PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB) & PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_RESET                               0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MSB                      29
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB                      25
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK                     0x3e000000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_GET(x)                   (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_SET(x)                   (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_RESET                    0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MSB                       24
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB                       20
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK                      0x01f00000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_GET(x)                    (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_RESET                     0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MSB                       19
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB                       15
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK                      0x000f8000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_GET(x)                    (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_RESET                     0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MSB                   14
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB                   10
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK                  0x00007c00
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_GET(x)                (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_SET(x)                (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_RESET                 0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MSB                    9
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB                    5
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK                   0x000003e0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_GET(x)                 (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_RESET                  0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MSB                    4
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB                    0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK                   0x0000001f
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_GET(x)                 (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_RESET                  0
#define PHY_BB_BT_COEX_2_ADDRESS                                         0x9e58
#define PHY_BB_BT_COEX_2_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_2_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_2_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_2_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_2_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_2_RESET                                           0x00000000

// 0x9e5c (BB_BT_COEX_3)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MSB                           31
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB                           28
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK                          0xf0000000
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_GET(x)                        (((x) & PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK) >> PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_SET(x)                        (((0 | (x)) << PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB) & PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_RESET                         0
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MSB                       27
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB                       23
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK                      0x0f800000
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_GET(x)                    (((x) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK) >> PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_RESET                     0
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MSB                       22
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB                       18
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK                      0x007c0000
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_GET(x)                    (((x) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK) >> PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_RESET                     0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MSB                            17
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB                            16
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK                           0x00030000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MSB                            15
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB                            14
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK                           0x0000c000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MSB                          13
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB                          12
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK                         0x00003000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MSB                          11
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB                          10
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK                         0x00000c00
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MSB                          9
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB                          8
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK                         0x00000300
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MSB                        7
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB                        6
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK                       0x000000c0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_GET(x)                     (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_RESET                      0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MSB                            5
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB                            4
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK                           0x00000030
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MSB                            3
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB                            2
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK                           0x0000000c
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MSB                          1
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK                         0x00000003
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_ADDRESS                                         0x9e5c
#define PHY_BB_BT_COEX_3_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_3_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_3_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_3_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_3_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_3_RESET                                           0x00000000

// 0x9e60 (BB_BT_COEX_4)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MSB                            31
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB                            24
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK                           0xff000000
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MSB                            23
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB                            16
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK                           0x00ff0000
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MSB                            15
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB                            8
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK                           0x0000ff00
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MSB                            7
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB                            0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK                           0x000000ff
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_RESET                          0
#define PHY_BB_BT_COEX_4_ADDRESS                                         0x9e60
#define PHY_BB_BT_COEX_4_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_4_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_4_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_4_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_4_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_4_RESET                                           0x00000000

// 0x9e64 (BB_BT_COEX_5)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MSB                            31
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB                            24
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK                           0xff000000
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MSB                            23
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB                            16
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK                           0x00ff0000
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MSB                            15
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB                            8
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK                           0x0000ff00
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MSB                            7
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB                            0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK                           0x000000ff
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_RESET                          0
#define PHY_BB_BT_COEX_5_ADDRESS                                         0x9e64
#define PHY_BB_BT_COEX_5_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_5_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_5_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_5_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_5_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_5_RESET                                           0x00000000

// 0x9e68 (BB_DYN_ADC_SIZE_CTRL)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MSB            31
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB            24
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK           0xff000000
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_GET(x)         (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_SET(x)         (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_RESET          182
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MSB            23
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB            16
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK           0x00ff0000
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_GET(x)         (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_SET(x)         (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_RESET          226
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MSB                   14
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB                   8
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK                  0x00007f00
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_GET(x)                (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_SET(x)                (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_RESET                 37
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MSB               4
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB               3
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK              0x00000018
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_GET(x)            (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_SET(x)            (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_RESET             0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MSB                 2
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB                 1
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK                0x00000006
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_GET(x)              (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_SET(x)              (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_RESET               1
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MSB           0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB           0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK          0x00000001
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_GET(x)        (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_SET(x)        (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_RESET         0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADDRESS                                 0x9e68
#define PHY_BB_DYN_ADC_SIZE_CTRL_HW_MASK                                 0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_SW_MASK                                 0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_DYN_ADC_SIZE_CTRL_SW_WRITE_MASK                           0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_DYN_ADC_SIZE_CTRL_RESET                                   0xb6e22502

// 0x9e6c (BB_RX_LO_DCCAL_CTRL)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MSB                          5
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB                          3
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK                         0x00000038
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_GET(x)                       (((x) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK) >> PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_SET(x)                       (((0 | (x)) << PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_RESET                        4
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MSB                            2
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB                            0
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK                           0x00000007
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_GET(x)                         (((x) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK) >> PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_SET(x)                         (((0 | (x)) << PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_RESET                          4
#define PHY_BB_RX_LO_DCCAL_CTRL_ADDRESS                                  0x9e6c
#define PHY_BB_RX_LO_DCCAL_CTRL_HW_MASK                                  0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_SW_MASK                                  0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_LO_DCCAL_CTRL_SW_WRITE_MASK                            0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_RSTMASK                                  0xffffffff
#define PHY_BB_RX_LO_DCCAL_CTRL_RESET                                    0x00000024

// 0x9e70 (BB_ADC_CAPTURE)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MSB                       23
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB                       22
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK                      0x00c00000
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_GET(x)                    (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_SET(x)                    (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_RESET                     0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MSB                        21
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB                        8
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK                       0x003fff00
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_RESET                      2048
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MSB                         7
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB                         6
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK                        0x000000c0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_GET(x)                      (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_SET(x)                      (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_RESET                       0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MSB                        5
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB                        5
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK                       0x00000020
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_RESET                      1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MSB                        4
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB                        4
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK                       0x00000010
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_RESET                      0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MSB                  3
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB                  3
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK                 0x00000008
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_GET(x)               (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_SET(x)               (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_RESET                0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MSB                      2
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB                      2
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK                     0x00000004
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_GET(x)                   (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_SET(x)                   (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_RESET                    0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MSB                    1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB                    1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK                   0x00000002
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_GET(x)                 (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_SET(x)                 (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_RESET                  0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MSB                        0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB                        0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK                       0x00000001
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_RESET                      0
#define PHY_BB_ADC_CAPTURE_ADDRESS                                       0x9e70
#define PHY_BB_ADC_CAPTURE_HW_MASK                                       0x00ffffff
#define PHY_BB_ADC_CAPTURE_SW_MASK                                       0x00ffffff
#define PHY_BB_ADC_CAPTURE_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_ADC_CAPTURE_SW_WRITE_MASK                                 0x00ffffff
#define PHY_BB_ADC_CAPTURE_RSTMASK                                       0xffffffff
#define PHY_BB_ADC_CAPTURE_RESET                                         0x00080020

// 0x9e74 (BB_FIND_SIGNAL_2)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MSB              17
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB              17
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK             0x00020000
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_GET(x)           (((x) & PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK) >> PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_SET(x)           (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB) & PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_RESET            0
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MSB       16
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB       16
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK      0x00010000
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_GET(x)    (((x) & PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK) >> PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB)
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_SET(x)    (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB) & PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK)
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_RESET     0
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MSB                               15
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB                               8
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK                              0x0000ff00
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_GET(x)                            (((x) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK) >> PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_SET(x)                            (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_RESET                             196
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MSB                           7
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB                           7
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK                          0x00000080
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK) >> PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_RESET                         1
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MSB                          5
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB                          0
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK                         0x0000003f
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_GET(x)                       (((x) & PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK) >> PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB)
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_SET(x)                       (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB) & PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK)
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_RESET                        44
#define PHY_BB_FIND_SIGNAL_2_ADDRESS                                     0x9e74
#define PHY_BB_FIND_SIGNAL_2_HW_MASK                                     0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_SW_MASK                                     0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_HW_WRITE_MASK                               0x00000000
#define PHY_BB_FIND_SIGNAL_2_SW_WRITE_MASK                               0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_RSTMASK                                     0xffffffff
#define PHY_BB_FIND_SIGNAL_2_RESET                                       0x0000c4ac

// 0x9e78 (BB_PEAK_DET_CTRL_3)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MSB                 3
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB                 0
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK                0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK) >> PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB) & PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_RESET               0
#define PHY_BB_PEAK_DET_CTRL_3_ADDRESS                                   0x9e78
#define PHY_BB_PEAK_DET_CTRL_3_HW_MASK                                   0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_SW_MASK                                   0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_3_SW_WRITE_MASK                             0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_3_RESET                                     0x00000000

// 0x9e80 (BB_SRCH_FFT_CTRL_1)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MSB                  31
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB                  31
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK                 0x80000000
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_RESET                0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MSB                 30
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB                 30
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK                0x40000000
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_RESET               1
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MSB                     29
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB                     29
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK                    0x20000000
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_GET(x)                  (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_SET(x)                  (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_RESET                   0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MSB                    28
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB                    28
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK                   0x10000000
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_RESET                  0
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MSB                 27
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB                 24
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK                0x0f000000
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_RESET               8
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MSB                    23
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB                    12
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK                   0x00fff000
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_RESET                  4095
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MSB               11
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB               10
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK              0x00000c00
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_RESET             0
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MSB                   9
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB                   8
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK                  0x00000300
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_GET(x)                (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_SET(x)                (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_RESET                 0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MSB                7
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB                6
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK               0x000000c0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_RESET              2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MSB                    5
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB                    4
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK                   0x00000030
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_RESET                  1
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MSB              3
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB              3
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK             0x00000008
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_RESET            1
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MSB                  2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB                  2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK                 0x00000004
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_RESET                1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MSB                   1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB                   1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK                  0x00000002
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_GET(x)                (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_SET(x)                (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_RESET                 0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MSB                    0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB                    0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK                   0x00000001
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_RESET                  0
#define PHY_BB_SRCH_FFT_CTRL_1_ADDRESS                                   0x9e80
#define PHY_BB_SRCH_FFT_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_RESET                                     0x48fff09c

// 0x9e84 (BB_SRCH_FFT_CTRL_2)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MSB                     31
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB                     26
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK                    0xfc000000
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_GET(x)                  (((x) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_SET(x)                  (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_RESET                   8
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MSB                      25
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB                      20
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK                     0x03f00000
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_RESET                    12
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_MSB                 19
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_LSB                 19
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_MASK                0x00080000
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_LSB) & PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_RADAR_FFT_BW_PRIORITY_RESET               0
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MSB                       18
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB                       12
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK                      0x0007f000
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_GET(x)                    (((x) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_SET(x)                    (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_RESET                     0
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MSB                      11
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB                      0
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK                     0x00000fff
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_RESET                    931
#define PHY_BB_SRCH_FFT_CTRL_2_ADDRESS                                   0x9e84
#define PHY_BB_SRCH_FFT_CTRL_2_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_2_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_2_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_2_RESET                                     0x20c003a3

// 0x9e88 (BB_SRCH_FFT_CTRL_3)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MSB                 31
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB                 24
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK                0xff000000
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_RESET               20
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MSB                23
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB                16
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK               0x00ff0000
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_RESET              8
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MSB              15
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB              8
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK             0x0000ff00
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_RESET            12
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MSB                      7
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB                      0
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK                     0x000000ff
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_RESET                    20
#define PHY_BB_SRCH_FFT_CTRL_3_ADDRESS                                   0x9e88
#define PHY_BB_SRCH_FFT_CTRL_3_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_3_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_RESET                                     0x14080c14

// 0x9e8c (BB_SRCH_FFT_CTRL_4)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MSB               31
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB               31
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK              0x80000000
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_RESET             0
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MSB              30
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB              28
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK             0x70000000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_RESET            2
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MSB               27
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB               24
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK              0x0f000000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_RESET             3
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MSB                  23
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB                  18
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK                 0x00fc0000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_RESET                25
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MSB            17
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB            8
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK           0x0003ff00
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_GET(x)         (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_SET(x)         (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_RESET          255
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MSB                7
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB                4
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK               0x000000f0
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_RESET              1
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MSB                    3
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB                    0
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK                   0x0000000f
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_RESET                  1
#define PHY_BB_SRCH_FFT_CTRL_4_ADDRESS                                   0x9e8c
#define PHY_BB_SRCH_FFT_CTRL_4_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_4_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_RESET                                     0x2364ff11

// 0x9e90 (BB_RADAR_CHIRP_DETECT)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_MSB             29
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_LSB             29
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_MASK            0x20000000
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_GET(x)          (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_SET(x)          (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_FFT_BW_CHECK_ENA_RESET           1
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_MSB               28
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_LSB               28
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_MASK              0x10000000
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_GET(x)            (((x) & PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_SET(x)            (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_LSB) & PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_NONLIN_VEL_CHECK_ENA_RESET             1
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MSB              27
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB              23
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK             0x0f800000
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_GET(x)           (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_SET(x)           (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_RESET            4
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MSB           22
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB           17
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK          0x007e0000
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_GET(x)        (((x) & PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_SET(x)        (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB) & PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_RESET         15
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MSB               16
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB               13
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK              0x0001e000
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_GET(x)            (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_SET(x)            (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_RESET             2
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MSB                12
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB                8
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK               0x00001f00
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_GET(x)             (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_SET(x)             (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_RESET              11
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MSB                7
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB                3
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK               0x000000f8
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_GET(x)             (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_SET(x)             (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_RESET              1
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MSB                 2
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB                 0
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK                0x00000007
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_GET(x)              (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_SET(x)              (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_RESET               3
#define PHY_BB_RADAR_CHIRP_DETECT_ADDRESS                                0x9e90
#define PHY_BB_RADAR_CHIRP_DETECT_HW_MASK                                0x3fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_SW_MASK                                0x3fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_HW_WRITE_MASK                          0x00000000
#define PHY_BB_RADAR_CHIRP_DETECT_SW_WRITE_MASK                          0x3fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_RSTMASK                                0xffffffff
#define PHY_BB_RADAR_CHIRP_DETECT_RESET                                  0x321e4b0b

// 0x9e98 (BB_SPECTRAL_SCAN_2)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MSB           31
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB           31
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK          0x80000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_GET(x)        (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_SET(x)        (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_RESET         0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MSB             30
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB             30
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK            0x40000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_RESET           0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MSB             29
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB             24
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK            0x3f000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_RESET           8
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MSB             23
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB             16
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK            0x00ff0000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_RESET           12
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MSB              14
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB              8
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK             0x00007f00
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_GET(x)           (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_SET(x)           (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_RESET            80
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MSB         7
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB         0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK        0x000000ff
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_GET(x)      (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_SET(x)      (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_RESET       160
#define PHY_BB_SPECTRAL_SCAN_2_ADDRESS                                   0x9e98
#define PHY_BB_SPECTRAL_SCAN_2_HW_MASK                                   0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_SW_MASK                                   0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SPECTRAL_SCAN_2_SW_WRITE_MASK                             0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_RSTMASK                                   0xffffffff
#define PHY_BB_SPECTRAL_SCAN_2_RESET                                     0x080c50a0

// 0x9e9c (BB_SPECTRAL_SCAN_3)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MSB                7
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB                0
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK               0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_GET(x)             (((x) & PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_SET(x)             (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB) & PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_RESET              240
#define PHY_BB_SPECTRAL_SCAN_3_ADDRESS                                   0x9e9c
#define PHY_BB_SPECTRAL_SCAN_3_HW_MASK                                   0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_SW_MASK                                   0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SPECTRAL_SCAN_3_SW_WRITE_MASK                             0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_RSTMASK                                   0xffffffff
#define PHY_BB_SPECTRAL_SCAN_3_RESET                                     0x000000f0

// 0x9ea0 (BB_AGC_TIMEOUT_1)
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_MSB                   23
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_LSB                   16
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_MASK                  0x00ff0000
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_GET(x)                (((x) & PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_MASK) >> PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_LSB)
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_SET(x)                (((0 | (x)) << PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_LSB) & PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_MASK)
#define PHY_BB_AGC_TIMEOUT_1_AGC_HT_STF_SM_TIMEOUT_RESET                 0
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MSB                        15
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB                        8
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK                       0x0000ff00
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_GET(x)                     (((x) & PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK) >> PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB)
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_SET(x)                     (((0 | (x)) << PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB) & PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK)
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_RESET                      0
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MSB                        7
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB                        0
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK                       0x000000ff
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_GET(x)                     (((x) & PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK) >> PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB)
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_SET(x)                     (((0 | (x)) << PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB) & PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK)
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_RESET                      0
#define PHY_BB_AGC_TIMEOUT_1_ADDRESS                                     0x9ea0
#define PHY_BB_AGC_TIMEOUT_1_HW_MASK                                     0x00ffffff
#define PHY_BB_AGC_TIMEOUT_1_SW_MASK                                     0x00ffffff
#define PHY_BB_AGC_TIMEOUT_1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_AGC_TIMEOUT_1_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_AGC_TIMEOUT_1_RSTMASK                                     0xffffffff
#define PHY_BB_AGC_TIMEOUT_1_RESET                                       0x00000000

// 0x9eb0 (BB_AGC_HT_STF_CTRL_1)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_MSB              31
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_LSB              24
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_MASK             0xff000000
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_GET(x)           (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_SET(x)           (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_ADC_PWR_RESET            226
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_MSB             23
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_LSB             16
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_MASK            0x00ff0000
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_GET(x)          (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_SET(x)          (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_MIN_LSTF_PWR_RESET           216
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_MSB        15
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_LSB        8
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_MASK       0x0000ff00
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_GET(x)     (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_SET(x)     (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_WEAK_SIZE_DESIRED_RESET      196
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MSB                7
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB                2
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK               0x000000fc
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_GET(x)             (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_SET(x)             (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_RESET              35
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_MSB          1
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_LSB          1
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_MASK         0x00000002
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_GET(x)       (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_SET(x)       (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ALLOW_GAIN_INCR_RESET        1
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MSB                      0
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB                      0
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK                     0x00000001
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_GET(x)                   (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_SET(x)                   (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_RESET                    1
#define PHY_BB_AGC_HT_STF_CTRL_1_ADDRESS                                 0x9eb0
#define PHY_BB_AGC_HT_STF_CTRL_1_HW_MASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_1_SW_MASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_AGC_HT_STF_CTRL_1_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_1_RSTMASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_1_RESET                                   0xe2d8c48f

// 0x9eb4 (BB_AGC_HT_STF_CTRL_2)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_MSB                 29
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_LSB                 23
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_MASK                0x3f800000
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_GET(x)              (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_SET(x)              (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SETTLING_RESET               22
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_MSB          22
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_LSB          22
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_MASK         0x00400000
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_GET(x)       (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_SET(x)       (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_SPUR_FILTER_ENA_RESET        1
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_MSB           21
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_LSB           21
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_MASK          0x00200000
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_GET(x)        (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_SET(x)        (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_WIN_SEL_RESET         1
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_MSB               20
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_LSB               20
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_MASK              0x00100000
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_GET(x)            (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_SET(x)            (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_DC_EST_ENA_RESET             1
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_MSB                19
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_LSB                16
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_MASK               0x000f0000
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_GET(x)             (((x) & PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_SET(x)             (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_VHT_SYM_DET_NUM_BINS_RESET              11
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_MSB           15
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_LSB           8
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_MASK          0x0000ff00
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_GET(x)        (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_SET(x)        (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_LOW_GC_THR_RESET         12
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_MSB          7
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_LSB          0
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_MASK         0x000000ff
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_GET(x)       (((x) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_MASK) >> PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_SET(x)       (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_LSB) & PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_2_AGC_HT_STF_PWR_HIGH_GC_THR_RESET        12
#define PHY_BB_AGC_HT_STF_CTRL_2_ADDRESS                                 0x9eb4
#define PHY_BB_AGC_HT_STF_CTRL_2_HW_MASK                                 0x3fffffff
#define PHY_BB_AGC_HT_STF_CTRL_2_SW_MASK                                 0x3fffffff
#define PHY_BB_AGC_HT_STF_CTRL_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_AGC_HT_STF_CTRL_2_SW_WRITE_MASK                           0x3fffffff
#define PHY_BB_AGC_HT_STF_CTRL_2_RSTMASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_2_RESET                                   0x0b7b0c0c

// 0x9eb8 (BB_AGC_HT_STF_CTRL_3)
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_MSB             7
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_LSB             0
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_MASK            0x000000ff
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_GET(x)          (((x) & PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_MASK) >> PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_SET(x)          (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_LSB) & PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_3_AGC_HT_STF_LSIG_LEN_MIN_RESET           8
#define PHY_BB_AGC_HT_STF_CTRL_3_ADDRESS                                 0x9eb8
#define PHY_BB_AGC_HT_STF_CTRL_3_HW_MASK                                 0x000000ff
#define PHY_BB_AGC_HT_STF_CTRL_3_SW_MASK                                 0x000000ff
#define PHY_BB_AGC_HT_STF_CTRL_3_HW_WRITE_MASK                           0x00000000
#define PHY_BB_AGC_HT_STF_CTRL_3_SW_WRITE_MASK                           0x000000ff
#define PHY_BB_AGC_HT_STF_CTRL_3_RSTMASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_3_RESET                                   0x00000008

// 0x9f80 (BB_RSSI_B0)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_MSB                                  31
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB                                  24
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK                                 0xff000000
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_MSB                                  23
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB                                  16
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_MSB                                  15
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB                                  8
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_MSB                                  7
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB                                  0
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK                                 0x000000ff
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK) >> PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB) & PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_RESET                                0
#define PHY_BB_RSSI_B0_ADDRESS                                           0x9f80
#define PHY_BB_RSSI_B0_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B0_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B0_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B0_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B0_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B0_RESET                                             0x00000000

// 0x9f84 (BB_SPUR_EST_CCK_REPORT_B0)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MSB               31
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB               24
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK              0xff000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MSB               23
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB               16
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK              0x00ff0000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MSB            15
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB            8
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK           0x0000ff00
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MSB            7
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB            0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK           0x000000ff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_ADDRESS                            0x9f84
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_HW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SW_WRITE_MASK                      0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_RSTMASK                            0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_RESET                              0x00000000

// 0x9f88 (BB_AGC_DIG_DC_STATUS_I_0_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_ADDRESS                          0x9f88
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESET                            0x00000000

// 0x9f8c (BB_AGC_DIG_DC_STATUS_I_1_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_ADDRESS                          0x9f8c
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESET                            0x00000000

// 0x9f90 (BB_AGC_DIG_DC_STATUS_I_2_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_ADDRESS                          0x9f90
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESET                            0x00000000

// 0x9f94 (BB_AGC_DIG_DC_STATUS_Q_0_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_ADDRESS                          0x9f94
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESET                            0x00000000

// 0x9f98 (BB_AGC_DIG_DC_STATUS_Q_1_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_ADDRESS                          0x9f98
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESET                            0x00000000

// 0x9f9c (BB_AGC_DIG_DC_STATUS_Q_2_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_ADDRESS                          0x9f9c
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESET                            0x00000000

// 0x9fa0 (BB_DC_CAL_STATUS_B0)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MSB                          29
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB                          25
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK                         0x3e000000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MSB                          24
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB                          20
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK                         0x01f00000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MSB                          19
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB                          15
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK                         0x000f8000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MSB                          14
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB                          10
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK                         0x00007c00
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MSB                          9
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB                          5
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK                         0x000003e0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MSB                          4
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB                          0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK                         0x0000001f
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_ADDRESS                                  0x9fa0
#define PHY_BB_DC_CAL_STATUS_B0_HW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_SW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_HW_WRITE_MASK                            0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_DC_CAL_STATUS_B0_RSTMASK                                  0xc0000000
#define PHY_BB_DC_CAL_STATUS_B0_RESET                                    0x00000000

// 0x9fc0 (BB_BBB_SIG_DETECT)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MSB                31
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB                31
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK               0x80000000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_RESET              0
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MSB              30
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB              30
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK             0x40000000
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_GET(x)           (((x) & PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_SET(x)           (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_RESET            0
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MSB                       29
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB                       29
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK                      0x20000000
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK) >> PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB) & PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_RESET                     1
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MSB                  27
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB                  27
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK                 0x08000000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_GET(x)               (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_SET(x)               (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_RESET                1
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MSB                   26
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB                   26
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK                  0x04000000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_RESET                 1
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MSB               25
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB               25
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK              0x02000000
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_GET(x)            (((x) & PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_SET(x)            (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_RESET             1
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MSB                 24
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB                 24
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK                0x01000000
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_RESET               0
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MSB                    23
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB                    23
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK                   0x00800000
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_GET(x)                 (((x) & PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK) >> PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB)
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_SET(x)                 (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB) & PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK)
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_RESET                  0
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MSB                 22
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB                 22
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK                0x00400000
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK) >> PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB)
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB) & PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK)
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_RESET               0
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MSB                   21
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB                   21
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK                  0x00200000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_RESET                 0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MSB                     20
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB                     20
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK                    0x00100000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_GET(x)                  (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_RESET                   0
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MSB                 19
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB                 19
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK                0x00080000
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_RESET               0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MSB                   18
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB                   18
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK                  0x00040000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_RESET                 0
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MSB                17
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB                17
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK               0x00020000
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_RESET              0
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MSB                16
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB                16
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK               0x00010000
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_RESET              0
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MSB                       15
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB                       15
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK                      0x00008000
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MSB                       14
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB                       14
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK                      0x00004000
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MSB                    13
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB                    13
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK                   0x00002000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_GET(x)                 (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_SET(x)                 (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_RESET                  0
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MSB                        12
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB                        6
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK                       0x00001fc0
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_GET(x)                     (((x) & PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK) >> PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB)
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_SET(x)                     (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB) & PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK)
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_RESET                      0
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MSB                       5
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB                       0
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK                      0x0000003f
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_ADDRESS                                    0x9fc0
#define PHY_BB_BBB_SIG_DETECT_HW_MASK                                    0xefffffff
#define PHY_BB_BBB_SIG_DETECT_SW_MASK                                    0xefffffff
#define PHY_BB_BBB_SIG_DETECT_HW_WRITE_MASK                              0x00000000
#define PHY_BB_BBB_SIG_DETECT_SW_WRITE_MASK                              0xefffffff
#define PHY_BB_BBB_SIG_DETECT_RSTMASK                                    0x7f800000
#define PHY_BB_BBB_SIG_DETECT_RESET                                      0x2e000000

// 0x9fc4 (BB_BBB_DAGC_CTRL)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MSB                    31
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB                    30
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK                   0xc0000000
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_GET(x)                 (((x) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK) >> PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_SET(x)                 (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_RESET                  0
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MSB                    29
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB                    28
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK                   0x30000000
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_GET(x)                 (((x) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK) >> PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_SET(x)                 (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_RESET                  0
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MSB                     27
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB                     24
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK                    0x0f000000
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_GET(x)                  (((x) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK) >> PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_SET(x)                  (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_RESET                   0
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MSB                               23
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB                               18
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK                              0x00fc0000
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_GET(x)                            (((x) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK) >> PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_SET(x)                            (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_RESET                             12
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MSB                      17
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB                      17
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK                     0x00020000
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_GET(x)                   (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_SET(x)                   (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_RESET                    0
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MSB                         16
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB                         10
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK                        0x0001fc00
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_GET(x)                      (((x) & PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK) >> PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB)
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_SET(x)                      (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB) & PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK)
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_RESET                       0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MSB                  9
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB                  9
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK                 0x00000200
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_GET(x)               (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_SET(x)               (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_RESET                0
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MSB                     8
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB                     1
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK                    0x000001fe
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_GET(x)                  (((x) & PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK) >> PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB)
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB) & PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK)
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_RESET                   0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MSB                         0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB                         0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK                        0x00000001
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_GET(x)                      (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_SET(x)                      (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_RESET                       0
#define PHY_BB_BBB_DAGC_CTRL_ADDRESS                                     0x9fc4
#define PHY_BB_BBB_DAGC_CTRL_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_DAGC_CTRL_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_RSTMASK                                     0xf0fe0000
#define PHY_BB_BBB_DAGC_CTRL_RESET                                       0x00300000

// 0x9fc8 (BB_IQCORR_CTRL_CCK)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MSB                    20
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB                    16
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK                   0x001f0000
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_GET(x)                 (((x) & PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK) >> PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_SET(x)                 (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB) & PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_RESET                  2
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MSB                   15
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB                   14
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK                  0x0000c000
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_GET(x)                (((x) & PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK) >> PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_SET(x)                (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB) & PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_RESET                 2
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MSB                   13
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB                   12
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK                  0x00003000
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_GET(x)                (((x) & PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK) >> PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_SET(x)                (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB) & PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_RESET                 2
#define PHY_BB_IQCORR_CTRL_CCK_ADDRESS                                   0x9fc8
#define PHY_BB_IQCORR_CTRL_CCK_HW_MASK                                   0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_SW_MASK                                   0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_IQCORR_CTRL_CCK_SW_WRITE_MASK                             0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_RSTMASK                                   0xffffffff
#define PHY_BB_IQCORR_CTRL_CCK_RESET                                     0x0002a000

// 0x9fcc (BB_CCK_SPUR_MIT)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MSB                         30
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB                         29
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK                        0x60000000
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_GET(x)                      (((x) & PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK) >> PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_SET(x)                      (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB) & PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_RESET                       2
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MSB                            28
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB                            9
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK                           0x1ffffe00
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_GET(x)                         (((x) & PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK) >> PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB)
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_SET(x)                         (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB) & PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK)
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_RESET                          0
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MSB                            8
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB                            1
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK                           0x000001fe
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_GET(x)                         (((x) & PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK) >> PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB)
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_SET(x)                         (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB) & PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK)
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_RESET                          127
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MSB                         0
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB                         0
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK                        0x00000001
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_GET(x)                      (((x) & PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK) >> PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB)
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_SET(x)                      (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB) & PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK)
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_RESET                       0
#define PHY_BB_CCK_SPUR_MIT_ADDRESS                                      0x9fcc
#define PHY_BB_CCK_SPUR_MIT_HW_MASK                                      0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_SW_MASK                                      0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_CCK_SPUR_MIT_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_RSTMASK                                      0xffffffff
#define PHY_BB_CCK_SPUR_MIT_RESET                                        0x400000fe

// 0x9fd0 (BB_MRC_CCK_CTRL)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MSB                      27
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB                      22
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK                     0x0fc00000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_GET(x)                   (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_SET(x)                   (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_RESET                    4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MSB                 21
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB                 17
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK                0x003e0000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_GET(x)              (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_SET(x)              (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_RESET               12
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MSB                  16
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB                  12
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK                 0x0001f000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_GET(x)               (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_SET(x)               (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_RESET                19
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MSB                11
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB                8
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK               0x00000f00
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_GET(x)             (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_SET(x)             (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_RESET              11
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MSB                7
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB                5
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK               0x000000e0
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_GET(x)             (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_SET(x)             (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_RESET              4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MSB                 4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB                 2
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK                0x0000001c
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_GET(x)              (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_SET(x)              (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_RESET               4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MSB                    1
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB                    1
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK                   0x00000002
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_GET(x)                 (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_SET(x)                 (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_RESET                  0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MSB                               0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB                               0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK                              0x00000001
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_GET(x)                            (((x) & PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK) >> PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB)
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_SET(x)                            (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB) & PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK)
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_RESET                             0
#define PHY_BB_MRC_CCK_CTRL_ADDRESS                                      0x9fd0
#define PHY_BB_MRC_CCK_CTRL_HW_MASK                                      0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_SW_MASK                                      0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_HW_WRITE_MASK                                0x00000000
#define PHY_BB_MRC_CCK_CTRL_SW_WRITE_MASK                                0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_RSTMASK                                      0xffffffff
#define PHY_BB_MRC_CCK_CTRL_RESET                                        0x01193b90

// 0x9fd4 (BB_CCK_BLOCKER_DET)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MSB                      31
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB                      27
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK                     0xf8000000
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_GET(x)                   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_SET(x)                   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_RESET                    16
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MSB                      26
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB                      26
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK                     0x04000000
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_GET(x)                   (((x) & PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK) >> PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB)
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_SET(x)                   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB) & PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK)
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_RESET                    1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MSB              25
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB              20
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK             0x03f00000
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_GET(x)           (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_SET(x)           (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_RESET            30
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MSB             19
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB             14
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK            0x000fc000
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_GET(x)          (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_SET(x)          (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_RESET           22
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MSB                   13
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB                   9
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK                  0x00003e00
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_GET(x)                (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_SET(x)                (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_RESET                 20
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MSB                        8
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB                        6
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK                       0x000001c0
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_GET(x)                     (((x) & PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK) >> PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB)
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_SET(x)                     (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB) & PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK)
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_RESET                      2
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MSB             5
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB             2
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK            0x0000003c
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_GET(x)          (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_SET(x)          (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_RESET           10
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MSB      1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB      1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK     0x00000002
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_GET(x)   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_SET(x)   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_RESET    0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MSB      0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB      0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK     0x00000001
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_GET(x)   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_SET(x)   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_RESET    0
#define PHY_BB_CCK_BLOCKER_DET_ADDRESS                                   0x9fd4
#define PHY_BB_CCK_BLOCKER_DET_HW_MASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_SW_MASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_HW_WRITE_MASK                             0x00000000
#define PHY_BB_CCK_BLOCKER_DET_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_RSTMASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_RESET                                     0x85e5a8a8

// 0xa000 (BB_RX_OCGAIN_0)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_0_ADDRESS                                       0xa000
#define PHY_BB_RX_OCGAIN_ADDRESS                                         PHY_BB_RX_OCGAIN_0_ADDRESS
#define PHY_BB_RX_OCGAIN_0_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_0_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_0_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_0_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_0_RESET                                         0x00000000

// Skip a004 (BB_RX_OCGAIN_1) - a1fc (BB_RX_OCGAIN_127) for brevity
// 0xa204 (BB_GEN_CONTROLS)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MSB               29
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB               29
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK              0x20000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_RESET             1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MSB               28
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB               28
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK              0x10000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_RESET             1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MSB             27
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB             27
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK            0x08000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_GET(x)          (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_SET(x)          (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_RESET           1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MSB            26
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB            26
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK           0x04000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_GET(x)         (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_SET(x)         (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_RESET          1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MSB            25
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB            25
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK           0x02000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_GET(x)         (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_SET(x)         (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_RESET          1
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MSB                 24
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB                 18
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK                0x01fc0000
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_GET(x)              (((x) & PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK) >> PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB)
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_SET(x)              (((0 | (x)) << PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB) & PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK)
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_RESET               76
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MSB               17
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB               17
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK              0x00020000
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_RESET             0
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MSB      16
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB      16
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK     0x00010000
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_GET(x)   (((x) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK) >> PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_SET(x)   (((0 | (x)) << PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_RESET    0
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MSB       15
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB       15
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK      0x00008000
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_GET(x)    (((x) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK) >> PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_SET(x)    (((0 | (x)) << PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_RESET     0
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MSB                       14
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB                       14
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK                      0x00004000
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_GET(x)                    (((x) & PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK) >> PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB)
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_SET(x)                    (((0 | (x)) << PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB) & PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK)
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_RESET                     1
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MSB                    13
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB                    13
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK                   0x00002000
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_RESET                  0
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MSB                    12
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB                    12
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK                   0x00001000
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_RESET                  0
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_MSB                                11
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB                                11
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK                               0x00000800
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_GET(x)                             (((x) & PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK) >> PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB)
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_SET(x)                             (((0 | (x)) << PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB) & PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK)
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_RESET                              0
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MSB                    10
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB                    10
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK                   0x00000400
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK) >> PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB)
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB) & PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK)
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_RESET                  0
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MSB                    9
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB                    9
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK                   0x00000200
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK) >> PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB)
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB) & PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK)
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_RESET                  0
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MSB                           8
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB                           8
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK                          0x00000100
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_GET(x)                        (((x) & PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK) >> PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB)
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_SET(x)                        (((0 | (x)) << PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB) & PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK)
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_RESET                         1
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_MSB                               7
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB                               7
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK                              0x00000080
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_GET(x)                            (((x) & PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK) >> PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB)
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_SET(x)                            (((0 | (x)) << PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB) & PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK)
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_RESET                             1
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MSB                           6
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB                           6
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK                          0x00000040
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_GET(x)                        (((x) & PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK) >> PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_SET(x)                        (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB) & PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_RESET                         0
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MSB                              5
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB                              5
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK                             0x00000020
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_GET(x)                           (((x) & PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK) >> PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_SET(x)                           (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB) & PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_RESET                            0
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MSB                              4
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB                              2
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK                             0x0000001c
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_GET(x)                           (((x) & PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK) >> PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_SET(x)                           (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB) & PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_RESET                            0
#define PHY_BB_GEN_CONTROLS_DYN_BW_MSB                                   1
#define PHY_BB_GEN_CONTROLS_DYN_BW_LSB                                   0
#define PHY_BB_GEN_CONTROLS_DYN_BW_MASK                                  0x00000003
#define PHY_BB_GEN_CONTROLS_DYN_BW_GET(x)                                (((x) & PHY_BB_GEN_CONTROLS_DYN_BW_MASK) >> PHY_BB_GEN_CONTROLS_DYN_BW_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_BW_SET(x)                                (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_BW_LSB) & PHY_BB_GEN_CONTROLS_DYN_BW_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_BW_RESET                                 0
#define PHY_BB_GEN_CONTROLS_ADDRESS                                      0xa204
#define PHY_BB_GEN_CONTROLS_HW_MASK                                      0x3fffffff
#define PHY_BB_GEN_CONTROLS_SW_MASK                                      0x3fffffff
#define PHY_BB_GEN_CONTROLS_HW_WRITE_MASK                                0x00000000
#define PHY_BB_GEN_CONTROLS_SW_WRITE_MASK                                0x3fffffff
#define PHY_BB_GEN_CONTROLS_RSTMASK                                      0xffffffff
#define PHY_BB_GEN_CONTROLS_RESET                                        0x3f304180

// 0xa208 (BB_MODES_SELECT)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MSB                      17
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB                      17
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK                     0x00020000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_GET(x)                   (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_SET(x)                   (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_RESET                    1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MSB               16
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB               16
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK              0x00010000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_GET(x)            (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_SET(x)            (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_RESET             1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MSB                 15
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB                 15
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK                0x00008000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_GET(x)              (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_SET(x)              (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_RESET               1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MSB              14
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB              14
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK             0x00004000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_GET(x)           (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_SET(x)           (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_RESET            1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MSB                 13
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB                 13
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK                0x00002000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_GET(x)              (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_SET(x)              (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_RESET               1
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MSB                        12
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB                        12
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK                       0x00001000
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_GET(x)                     (((x) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK) >> PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_RESET                      0
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MSB                         11
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB                         11
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK                        0x00000800
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_GET(x)                      (((x) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK) >> PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_SET(x)                      (((0 | (x)) << PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_RESET                       0
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MSB                          10
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB                          10
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK                         0x00000400
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_GET(x)                       (((x) & PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK) >> PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB)
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_SET(x)                       (((0 | (x)) << PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB) & PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK)
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_RESET                        0
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MSB                      8
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB                      8
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK                     0x00000100
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_GET(x)                   (((x) & PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK) >> PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB)
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_SET(x)                   (((0 | (x)) << PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB) & PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK)
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_RESET                    0
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MSB                             7
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB                             7
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK                            0x00000080
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_GET(x)                          (((x) & PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK) >> PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB)
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_SET(x)                          (((0 | (x)) << PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB) & PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK)
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_RESET                           0
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MSB                        6
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB                        6
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK                       0x00000040
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_GET(x)                     (((x) & PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK) >> PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB)
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB) & PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK)
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_RESET                      0
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MSB                           5
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB                           5
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK                          0x00000020
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_GET(x)                        (((x) & PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK) >> PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB)
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_SET(x)                        (((0 | (x)) << PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB) & PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK)
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_RESET                         0
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MSB                        2
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB                        2
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK                       0x00000004
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_GET(x)                     (((x) & PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK) >> PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB)
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB) & PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK)
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_RESET                      0
#define PHY_BB_MODES_SELECT_CCK_MODE_MSB                                 0
#define PHY_BB_MODES_SELECT_CCK_MODE_LSB                                 0
#define PHY_BB_MODES_SELECT_CCK_MODE_MASK                                0x00000001
#define PHY_BB_MODES_SELECT_CCK_MODE_GET(x)                              (((x) & PHY_BB_MODES_SELECT_CCK_MODE_MASK) >> PHY_BB_MODES_SELECT_CCK_MODE_LSB)
#define PHY_BB_MODES_SELECT_CCK_MODE_SET(x)                              (((0 | (x)) << PHY_BB_MODES_SELECT_CCK_MODE_LSB) & PHY_BB_MODES_SELECT_CCK_MODE_MASK)
#define PHY_BB_MODES_SELECT_CCK_MODE_RESET                               0
#define PHY_BB_MODES_SELECT_ADDRESS                                      0xa208
#define PHY_BB_MODES_SELECT_HW_MASK                                      0x0003fde5
#define PHY_BB_MODES_SELECT_SW_MASK                                      0x0003fde5
#define PHY_BB_MODES_SELECT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_MODES_SELECT_SW_WRITE_MASK                                0x0003fde5
#define PHY_BB_MODES_SELECT_RSTMASK                                      0xffffffff
#define PHY_BB_MODES_SELECT_RESET                                        0x0003e000

// 0xa20c (BB_ACTIVE)
#define PHY_BB_ACTIVE_CF_ACTIVE_MSB                                      0
#define PHY_BB_ACTIVE_CF_ACTIVE_LSB                                      0
#define PHY_BB_ACTIVE_CF_ACTIVE_MASK                                     0x00000001
#define PHY_BB_ACTIVE_CF_ACTIVE_GET(x)                                   (((x) & PHY_BB_ACTIVE_CF_ACTIVE_MASK) >> PHY_BB_ACTIVE_CF_ACTIVE_LSB)
#define PHY_BB_ACTIVE_CF_ACTIVE_SET(x)                                   (((0 | (x)) << PHY_BB_ACTIVE_CF_ACTIVE_LSB) & PHY_BB_ACTIVE_CF_ACTIVE_MASK)
#define PHY_BB_ACTIVE_CF_ACTIVE_RESET                                    0
#define PHY_BB_ACTIVE_ADDRESS                                            0xa20c
#define PHY_BB_ACTIVE_HW_MASK                                            0x00000001
#define PHY_BB_ACTIVE_SW_MASK                                            0x00000001
#define PHY_BB_ACTIVE_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_ACTIVE_SW_WRITE_MASK                                      0x00000001
#define PHY_BB_ACTIVE_RSTMASK                                            0xffffffff
#define PHY_BB_ACTIVE_RESET                                              0x00000000

// 0xa228 (BB_SPECTRAL_SCAN)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MSB               31
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB               31
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK              0x80000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_GET(x)            (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_SET(x)            (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_RESET             1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MSB                    30
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB                    30
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK                   0x40000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_RESET                  1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MSB                  29
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB                  29
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK                 0x20000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_GET(x)               (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_SET(x)               (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_RESET                1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MSB                     27
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB                     16
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK                    0x0fff0000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_GET(x)                  (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_SET(x)                  (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_RESET                   0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MSB                    15
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB                    8
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK                   0x0000ff00
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_RESET                  35
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MSB                  7
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB                  4
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK                 0x000000f0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_GET(x)               (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_SET(x)               (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_RESET                9
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MSB                    1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB                    1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK                   0x00000002
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_RESET                  0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MSB                       0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB                       0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK                      0x00000001
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_GET(x)                    (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_SET(x)                    (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_RESET                     0
#define PHY_BB_SPECTRAL_SCAN_ADDRESS                                     0xa228
#define PHY_BB_SPECTRAL_SCAN_HW_MASK                                     0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_SW_MASK                                     0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SPECTRAL_SCAN_SW_WRITE_MASK                               0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_RSTMASK                                     0xffffffff
#define PHY_BB_SPECTRAL_SCAN_RESET                                       0xe0002390

// 0xa230 (BB_SEARCH_START_DELAY)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MSB             31
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB             28
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK            0xf0000000
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_GET(x)          (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_SET(x)          (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_RESET           1
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MSB            27
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB            16
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK           0x0fff0000
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_GET(x)         (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_SET(x)         (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_RESET          240
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MSB            11
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB            0
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK           0x00000fff
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_GET(x)         (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_SET(x)         (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_RESET          20
#define PHY_BB_SEARCH_START_DELAY_ADDRESS                                0xa230
#define PHY_BB_SEARCH_START_DELAY_HW_MASK                                0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_SW_MASK                                0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_HW_WRITE_MASK                          0x00000000
#define PHY_BB_SEARCH_START_DELAY_SW_WRITE_MASK                          0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_RSTMASK                                0xffffffff
#define PHY_BB_SEARCH_START_DELAY_RESET                                  0x10f00014

// 0xa234 (BB_MAX_RX_LENGTH)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MSB                         31
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB                         30
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK                        0xc0000000
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_GET(x)                      (((x) & PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_SET(x)                      (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_RESET                       3
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MSB                           29
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB                           12
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK                          0x3ffff000
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_GET(x)                        (((x) & PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_SET(x)                        (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_RESET                         0
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MSB                           11
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB                           0
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK                          0x00000fff
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_GET(x)                        (((x) & PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_SET(x)                        (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_RESET                         4095
#define PHY_BB_MAX_RX_LENGTH_ADDRESS                                     0xa234
#define PHY_BB_MAX_RX_LENGTH_HW_MASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_SW_MASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_HW_WRITE_MASK                               0x00000000
#define PHY_BB_MAX_RX_LENGTH_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_MAX_RX_LENGTH_RSTMASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_RESET                                       0xc0000fff

// 0xa238 (BB_FRAME_CONTROL)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MSB                         31
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB                         31
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK                        0x80000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_GET(x)                      (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_SET(x)                      (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_RESET                       0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MSB                      30
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB                      30
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK                     0x40000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MSB                          29
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB                          29
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK                         0x20000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_GET(x)                       (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_SET(x)                       (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_RESET                        0
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MSB                    28
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB                    28
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK                   0x10000000
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK) >> PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB)
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB) & PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK)
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_RESET                  0
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MSB                   27
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB                   27
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK                  0x08000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_GET(x)                (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_SET(x)                (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_RESET                 0
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MSB                     26
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB                     26
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK                    0x04000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_GET(x)                  (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_SET(x)                  (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_RESET                   0
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MSB                    25
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB                    25
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK                   0x02000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_RESET                  0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MSB                      24
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB                      24
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK                     0x01000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MSB                   23
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB                   23
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK                  0x00800000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_GET(x)                (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_SET(x)                (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_RESET                 0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MSB                        22
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB                        22
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK                       0x00400000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_GET(x)                     (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_SET(x)                     (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_RESET                      0
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MSB                      21
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB                      21
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK                     0x00200000
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MSB                       20
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB                       20
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK                      0x00100000
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_RESET                     0
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MSB        19
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB        19
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK       0x00080000
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_GET(x)     (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_SET(x)     (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_RESET      0
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MSB                      18
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB                      18
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK                     0x00040000
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_RESET                    0
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MSB                     17
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB                     17
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK                    0x00020000
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_GET(x)                  (((x) & PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK) >> PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB)
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_SET(x)                  (((0 | (x)) << PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB) & PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK)
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_RESET                   0
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MSB                       16
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB                       16
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK                      0x00010000
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK) >> PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB)
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB) & PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK)
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_RESET                     0
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MSB                           15
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB                           8
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK                          0x0000ff00
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_GET(x)                        (((x) & PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK) >> PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB)
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_SET(x)                        (((0 | (x)) << PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB) & PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK)
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_RESET                         16
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MSB                    7
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB                    6
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK                   0x000000c0
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK) >> PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB)
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB) & PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK)
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_RESET                  0
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MSB                              5
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB                              3
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK                             0x00000038
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_GET(x)                           (((x) & PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK) >> PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB)
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_SET(x)                           (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB) & PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK)
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_RESET                            3
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MSB                       1
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB                       0
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK                      0x00000003
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK) >> PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB)
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB) & PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK)
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_RESET                     0
#define PHY_BB_FRAME_CONTROL_ADDRESS                                     0xa238
#define PHY_BB_FRAME_CONTROL_HW_MASK                                     0xfffffffb
#define PHY_BB_FRAME_CONTROL_SW_MASK                                     0xfffffffb
#define PHY_BB_FRAME_CONTROL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_FRAME_CONTROL_SW_WRITE_MASK                               0xfffffffb
#define PHY_BB_FRAME_CONTROL_RSTMASK                                     0x0000ff3c
#define PHY_BB_FRAME_CONTROL_RESET                                       0x00001018

// 0xa23c (BB_RFBUS_REQUEST)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MSB                           0
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB                           0
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK                          0x00000001
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_GET(x)                        (((x) & PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK) >> PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_SET(x)                        (((0 | (x)) << PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB) & PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_RESET                         0
#define PHY_BB_RFBUS_REQUEST_ADDRESS                                     0xa23c
#define PHY_BB_RFBUS_REQUEST_HW_MASK                                     0x00000001
#define PHY_BB_RFBUS_REQUEST_SW_MASK                                     0x00000001
#define PHY_BB_RFBUS_REQUEST_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RFBUS_REQUEST_SW_WRITE_MASK                               0x00000001
#define PHY_BB_RFBUS_REQUEST_RSTMASK                                     0xffffffff
#define PHY_BB_RFBUS_REQUEST_RESET                                       0x00000000

// 0xa240 (BB_RFBUS_GRANT)
#define PHY_BB_RFBUS_GRANT_BT_ANT_MSB                                    1
#define PHY_BB_RFBUS_GRANT_BT_ANT_LSB                                    1
#define PHY_BB_RFBUS_GRANT_BT_ANT_MASK                                   0x00000002
#define PHY_BB_RFBUS_GRANT_BT_ANT_GET(x)                                 (((x) & PHY_BB_RFBUS_GRANT_BT_ANT_MASK) >> PHY_BB_RFBUS_GRANT_BT_ANT_LSB)
#define PHY_BB_RFBUS_GRANT_BT_ANT_SET(x)                                 (((0 | (x)) << PHY_BB_RFBUS_GRANT_BT_ANT_LSB) & PHY_BB_RFBUS_GRANT_BT_ANT_MASK)
#define PHY_BB_RFBUS_GRANT_BT_ANT_RESET                                  0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MSB                               0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB                               0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK                              0x00000001
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_GET(x)                            (((x) & PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK) >> PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB)
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_SET(x)                            (((0 | (x)) << PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB) & PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK)
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_RESET                             0
#define PHY_BB_RFBUS_GRANT_ADDRESS                                       0xa240
#define PHY_BB_RFBUS_GRANT_HW_MASK                                       0x00000003
#define PHY_BB_RFBUS_GRANT_SW_MASK                                       0x00000003
#define PHY_BB_RFBUS_GRANT_HW_WRITE_MASK                                 0x00000003
#define PHY_BB_RFBUS_GRANT_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_RFBUS_GRANT_RSTMASK                                       0xfffffffc
#define PHY_BB_RFBUS_GRANT_RESET                                         0x00000000

// 0xa244 (BB_RIFS)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MSB                         27
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB                         27
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK                        0x08000000
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_GET(x)                      (((x) & PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK) >> PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_SET(x)                      (((0 | (x)) << PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB) & PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_RESET                       0
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MSB                             26
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB                             26
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK                            0x04000000
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_GET(x)                          (((x) & PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK) >> PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB)
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_SET(x)                          (((0 | (x)) << PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB) & PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK)
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_RESET                           0
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_MSB                                 23
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB                                 0
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK                                0x00ffffff
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_GET(x)                              (((x) & PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK) >> PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB)
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_SET(x)                              (((0 | (x)) << PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB) & PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK)
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_RESET                               0
#define PHY_BB_RIFS_ADDRESS                                              0xa244
#define PHY_BB_RIFS_HW_MASK                                              0x0cffffff
#define PHY_BB_RIFS_SW_MASK                                              0x0cffffff
#define PHY_BB_RIFS_HW_WRITE_MASK                                        0x00000000
#define PHY_BB_RIFS_SW_WRITE_MASK                                        0x0cffffff
#define PHY_BB_RIFS_RSTMASK                                              0xffffffff
#define PHY_BB_RIFS_RESET                                                0x00000000

// 0xa250 (BB_RX_CLEAR_DELAY)
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_MSB              12
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_LSB              10
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_MASK             0x00001c00
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_GET(x)           (((x) & PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_MASK) >> PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_LSB)
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_SET(x)           (((0 | (x)) << PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_LSB) & PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_MASK)
#define PHY_BB_RX_CLEAR_DELAY_NDP_TIMEOUT_FDOMAIN_DELAY_RESET            4
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MSB                    9
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB                    0
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK                   0x000003ff
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_GET(x)                 (((x) & PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK) >> PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB)
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_SET(x)                 (((0 | (x)) << PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB) & PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK)
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_RESET                  0
#define PHY_BB_RX_CLEAR_DELAY_ADDRESS                                    0xa250
#define PHY_BB_RX_CLEAR_DELAY_HW_MASK                                    0x00001fff
#define PHY_BB_RX_CLEAR_DELAY_SW_MASK                                    0x00001fff
#define PHY_BB_RX_CLEAR_DELAY_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_CLEAR_DELAY_SW_WRITE_MASK                              0x00001fff
#define PHY_BB_RX_CLEAR_DELAY_RSTMASK                                    0xffffffff
#define PHY_BB_RX_CLEAR_DELAY_RESET                                      0x00001000

// 0xa254 (BB_ANALOG_POWER_ON_TIME)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MSB                13
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB                0
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK               0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_GET(x)             (((x) & PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK) >> PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_SET(x)             (((0 | (x)) << PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB) & PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_RESET              0
#define PHY_BB_ANALOG_POWER_ON_TIME_ADDRESS                              0xa254
#define PHY_BB_ANALOG_POWER_ON_TIME_HW_MASK                              0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_SW_MASK                              0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_HW_WRITE_MASK                        0x00000000
#define PHY_BB_ANALOG_POWER_ON_TIME_SW_WRITE_MASK                        0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_RSTMASK                              0xffffffff
#define PHY_BB_ANALOG_POWER_ON_TIME_RESET                                0x00000000

// 0xa258 (BB_TX_TIMING_1)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MSB                      31
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB                      24
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK                     0xff000000
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_GET(x)                   (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_SET(x)                   (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_RESET                    0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MSB                        23
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB                        16
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK                       0x00ff0000
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_GET(x)                     (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_SET(x)                     (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_RESET                      0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MSB                     15
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB                     8
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK                    0x0000ff00
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_GET(x)                  (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_SET(x)                  (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_RESET                   0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MSB                       7
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB                       0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK                      0x000000ff
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_GET(x)                    (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_SET(x)                    (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_RESET                     0
#define PHY_BB_TX_TIMING_1_ADDRESS                                       0xa258
#define PHY_BB_TX_TIMING_1_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_1_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_1_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_1_RESET                                         0x00000000

// 0xa25c (BB_TX_TIMING_2)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MSB                       31
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB                       24
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK                      0xff000000
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_GET(x)                    (((x) & PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK) >> PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_SET(x)                    (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB) & PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_RESET                     0
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MSB                          23
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB                          16
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK                         0x00ff0000
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_GET(x)                       (((x) & PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK) >> PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB)
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_SET(x)                       (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB) & PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK)
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_RESET                        0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MSB                         15
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB                         8
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK                        0x0000ff00
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_GET(x)                      (((x) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK) >> PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_SET(x)                      (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_RESET                       0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MSB                    7
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB                    0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK                   0x000000ff
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_GET(x)                 (((x) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK) >> PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_SET(x)                 (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_RESET                  0
#define PHY_BB_TX_TIMING_2_ADDRESS                                       0xa25c
#define PHY_BB_TX_TIMING_2_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_2_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_2_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_2_RESET                                         0x00000000

// 0xa260 (BB_TX_TIMING_3)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MSB                          31
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB                          24
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK                         0xff000000
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_GET(x)                       (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_SET(x)                       (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_RESET                        0
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MSB                        23
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB                        16
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK                       0x00ff0000
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_GET(x)                     (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_SET(x)                     (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_RESET                      0
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MSB                15
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB                8
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK               0x0000ff00
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_GET(x)             (((x) & PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_SET(x)             (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB) & PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_RESET              0
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MSB                         7
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB                         0
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK                        0x000000ff
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_GET(x)                      (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_SET(x)                      (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_RESET                       0
#define PHY_BB_TX_TIMING_3_ADDRESS                                       0xa260
#define PHY_BB_TX_TIMING_3_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_3_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_3_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_3_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_3_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_3_RESET                                         0x00000000

// 0xa264 (BB_XPA_TIMING_CONTROL)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MSB                 31
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB                 24
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK                0xff000000
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_GET(x)              (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_SET(x)              (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_RESET               0
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MSB                 23
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB                 16
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK                0x00ff0000
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_GET(x)              (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_SET(x)              (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_RESET               0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MSB                15
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB                8
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK               0x0000ff00
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_GET(x)             (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_SET(x)             (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_RESET              0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MSB                7
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB                0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK               0x000000ff
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_GET(x)             (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_SET(x)             (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_RESET              0
#define PHY_BB_XPA_TIMING_CONTROL_ADDRESS                                0xa264
#define PHY_BB_XPA_TIMING_CONTROL_HW_MASK                                0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_SW_MASK                                0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_HW_WRITE_MASK                          0x00000000
#define PHY_BB_XPA_TIMING_CONTROL_SW_WRITE_MASK                          0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_RSTMASK                                0x00000000
#define PHY_BB_XPA_TIMING_CONTROL_RESET                                  0x00000000

// 0xa268 (BB_WARM_TX)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MSB                        8
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB                        1
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK                       0x000001fe
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_GET(x)                     (((x) & PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK) >> PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_SET(x)                     (((0 | (x)) << PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB) & PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_RESET                      0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_MSB                                0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB                                0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK                               0x00000001
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_GET(x)                             (((x) & PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK) >> PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB)
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_SET(x)                             (((0 | (x)) << PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB) & PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK)
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_RESET                              0
#define PHY_BB_WARM_TX_ADDRESS                                           0xa268
#define PHY_BB_WARM_TX_HW_MASK                                           0x000001ff
#define PHY_BB_WARM_TX_SW_MASK                                           0x000001ff
#define PHY_BB_WARM_TX_HW_WRITE_MASK                                     0x00000000
#define PHY_BB_WARM_TX_SW_WRITE_MASK                                     0x000001ff
#define PHY_BB_WARM_TX_RSTMASK                                           0xffffffff
#define PHY_BB_WARM_TX_RESET                                             0x00000000

// 0xa280 (BB_MISC_PA_CONTROL)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MSB                           3
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB                           3
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK                          0x00000008
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_GET(x)                        (((x) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK) >> PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_SET(x)                        (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_RESET                         0
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MSB                           2
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB                           2
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK                          0x00000004
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_GET(x)                        (((x) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK) >> PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_SET(x)                        (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_RESET                         0
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MSB                      1
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB                      1
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK                     0x00000002
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_GET(x)                   (((x) & PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK) >> PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB)
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_SET(x)                   (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB) & PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK)
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_RESET                    1
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MSB                      0
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB                      0
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK                     0x00000001
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_GET(x)                   (((x) & PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK) >> PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB)
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_SET(x)                   (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB) & PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK)
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_RESET                    1
#define PHY_BB_MISC_PA_CONTROL_ADDRESS                                   0xa280
#define PHY_BB_MISC_PA_CONTROL_HW_MASK                                   0x0000000f
#define PHY_BB_MISC_PA_CONTROL_SW_MASK                                   0x0000000f
#define PHY_BB_MISC_PA_CONTROL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_MISC_PA_CONTROL_SW_WRITE_MASK                             0x0000000f
#define PHY_BB_MISC_PA_CONTROL_RSTMASK                                   0xffffffff
#define PHY_BB_MISC_PA_CONTROL_RESET                                     0x00000003

// 0xa284 (BB_SWITCH_TABLE_CHN_B0)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MSB                  11
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB                  10
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK                 0x00000c00
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MSB               9
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB               8
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK              0x00000300
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MSB                7
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB                6
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK               0x000000c0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_GET(x)             (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_SET(x)             (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_RESET              0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MSB                  5
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB                  4
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK                 0x00000030
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MSB                  3
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB                  2
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK                 0x0000000c
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MSB               1
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB               0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK              0x00000003
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B0_ADDRESS                               0xa284
#define PHY_BB_SWITCH_TABLE_CHN_B0_HW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_SW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_SWITCH_TABLE_CHN_B0_SW_WRITE_MASK                         0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_RSTMASK                               0xffffffff
#define PHY_BB_SWITCH_TABLE_CHN_B0_RESET                                 0x00000000

// 0xa288 (BB_SWITCH_TABLE_COM1)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MSB            23
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB            20
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK           0x00f00000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_GET(x)         (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_SET(x)         (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_RESET          0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MSB           19
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB           16
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK          0x000f0000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_GET(x)        (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_SET(x)        (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_RESET         10
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MSB                  15
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB                  12
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK                 0x0000f000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_RESET                0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MSB                 11
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB                 8
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK                0x00000f00
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_GET(x)              (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_SET(x)              (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_RESET               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MSB                 7
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB                 4
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK                0x000000f0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_GET(x)              (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_SET(x)              (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_RESET               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MSB               3
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK              0x0000000f
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_RESET             0
#define PHY_BB_SWITCH_TABLE_COM1_ADDRESS                                 0xa288
#define PHY_BB_SWITCH_TABLE_COM1_HW_MASK                                 0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_SW_MASK                                 0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_SWITCH_TABLE_COM1_SW_WRITE_MASK                           0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_RSTMASK                                 0xffffffff
#define PHY_BB_SWITCH_TABLE_COM1_RESET                                   0x000a0000

// 0xa28c (BB_SWITCH_TABLE_COM2)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MSB               19
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB               16
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK              0x000f0000
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_RESET             0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MSB              15
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB              12
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK             0x0000f000
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MSB              11
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB              8
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK             0x00000f00
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MSB              7
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB              4
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK             0x000000f0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MSB              3
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB              0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK             0x0000000f
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_ADDRESS                                 0xa28c
#define PHY_BB_SWITCH_TABLE_COM2_HW_MASK                                 0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_SW_MASK                                 0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_SWITCH_TABLE_COM2_SW_WRITE_MASK                           0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_RSTMASK                                 0xffffffff
#define PHY_BB_SWITCH_TABLE_COM2_RESET                                   0x00000000

// 0xa2a0 (BB_MULTICHAIN_ENABLE)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MSB                       2
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB                       0
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK                      0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_GET(x)                    (((x) & PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK) >> PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB) & PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_RESET                     1
#define PHY_BB_MULTICHAIN_ENABLE_ADDRESS                                 0xa2a0
#define PHY_BB_MULTICHAIN_ENABLE_HW_MASK                                 0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_SW_MASK                                 0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_HW_WRITE_MASK                           0x00000000
#define PHY_BB_MULTICHAIN_ENABLE_SW_WRITE_MASK                           0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_RSTMASK                                 0xffffffff
#define PHY_BB_MULTICHAIN_ENABLE_RESET                                   0x00000001

// 0xa2c0 (BB_CAL_CHAIN_MASK)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MSB                         2
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB                         0
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK                        0x00000007
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_GET(x)                      (((x) & PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK) >> PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_SET(x)                      (((0 | (x)) << PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB) & PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_RESET                       7
#define PHY_BB_CAL_CHAIN_MASK_ADDRESS                                    0xa2c0
#define PHY_BB_CAL_CHAIN_MASK_HW_MASK                                    0x00000007
#define PHY_BB_CAL_CHAIN_MASK_SW_MASK                                    0x00000007
#define PHY_BB_CAL_CHAIN_MASK_HW_WRITE_MASK                              0x00000000
#define PHY_BB_CAL_CHAIN_MASK_SW_WRITE_MASK                              0x00000007
#define PHY_BB_CAL_CHAIN_MASK_RSTMASK                                    0xffffffff
#define PHY_BB_CAL_CHAIN_MASK_RESET                                      0x00000007

// 0xa2c4 (BB_AGC_CONTROL)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MSB                          20
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB                          20
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK                         0x00100000
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_GET(x)                       (((x) & PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_SET(x)                       (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB) & PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_RESET                        0
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MSB                               19
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB                               19
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK                              0x00080000
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_GET(x)                            (((x) & PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK) >> PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB)
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_SET(x)                            (((0 | (x)) << PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB) & PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK)
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_RESET                             0
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MSB                        18
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB                        18
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK                       0x00040000
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_GET(x)                     (((x) & PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK) >> PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB)
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_SET(x)                     (((0 | (x)) << PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB) & PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK)
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_RESET                      1
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MSB                      17
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB                      17
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK                     0x00020000
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_GET(x)                   (((x) & PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_SET(x)                   (((0 | (x)) << PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_RESET                    0
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MSB                           16
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB                           16
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK                          0x00010000
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_GET(x)                        (((x) & PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_SET(x)                        (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB) & PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_RESET                         0
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MSB                         15
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB                         15
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK                        0x00008000
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_GET(x)                      (((x) & PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_SET(x)                      (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_RESET                       1
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_MSB                                11
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB                                11
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK                               0x00000800
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_GET(x)                             (((x) & PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK) >> PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB)
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_SET(x)                             (((0 | (x)) << PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB) & PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK)
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_RESET                              0
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MSB                       10
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB                       10
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK                      0x00000400
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_GET(x)                    (((x) & PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK) >> PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB)
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_SET(x)                    (((0 | (x)) << PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB) & PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK)
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_RESET                     0
#define PHY_BB_AGC_CONTROL_YCOK_MAX_MSB                                  9
#define PHY_BB_AGC_CONTROL_YCOK_MAX_LSB                                  6
#define PHY_BB_AGC_CONTROL_YCOK_MAX_MASK                                 0x000003c0
#define PHY_BB_AGC_CONTROL_YCOK_MAX_GET(x)                               (((x) & PHY_BB_AGC_CONTROL_YCOK_MAX_MASK) >> PHY_BB_AGC_CONTROL_YCOK_MAX_LSB)
#define PHY_BB_AGC_CONTROL_YCOK_MAX_SET(x)                               (((0 | (x)) << PHY_BB_AGC_CONTROL_YCOK_MAX_LSB) & PHY_BB_AGC_CONTROL_YCOK_MAX_MASK)
#define PHY_BB_AGC_CONTROL_YCOK_MAX_RESET                                0
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MSB                       5
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB                       3
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK                      0x00000038
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_GET(x)                    (((x) & PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK) >> PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB)
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_SET(x)                    (((0 | (x)) << PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB) & PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK)
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_RESET                     0
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MSB                             1
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB                             1
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK                            0x00000002
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_GET(x)                          (((x) & PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_SET(x)                          (((0 | (x)) << PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_RESET                           0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MSB                              0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB                              0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK                             0x00000001
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_GET(x)                           (((x) & PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK) >> PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB)
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_SET(x)                           (((0 | (x)) << PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB) & PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK)
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_RESET                            0
#define PHY_BB_AGC_CONTROL_ADDRESS                                       0xa2c4
#define PHY_BB_AGC_CONTROL_HW_MASK                                       0x001f8ffb
#define PHY_BB_AGC_CONTROL_SW_MASK                                       0x001f8ffb
#define PHY_BB_AGC_CONTROL_HW_WRITE_MASK                                 0x00080000
#define PHY_BB_AGC_CONTROL_SW_WRITE_MASK                                 0x00178ffb
#define PHY_BB_AGC_CONTROL_RSTMASK                                       0xfffffc07
#define PHY_BB_AGC_CONTROL_RESET                                         0x00048000

// 0xa2c8 (BB_IQ_ADC_CAL_MODE)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MSB                        2
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB                        2
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK                       0x00000004
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_GET(x)                     (((x) & PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK) >> PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_SET(x)                     (((0 | (x)) << PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB) & PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_RESET                      0
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MSB                   1
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB                   0
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK                  0x00000003
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_GET(x)                (((x) & PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK) >> PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB)
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_SET(x)                (((0 | (x)) << PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB) & PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK)
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_RESET                 0
#define PHY_BB_IQ_ADC_CAL_MODE_ADDRESS                                   0xa2c8
#define PHY_BB_IQ_ADC_CAL_MODE_HW_MASK                                   0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_SW_MASK                                   0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_HW_WRITE_MASK                             0x00000000
#define PHY_BB_IQ_ADC_CAL_MODE_SW_WRITE_MASK                             0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_RSTMASK                                   0xffffffff
#define PHY_BB_IQ_ADC_CAL_MODE_RESET                                     0x00000000

// 0xa2cc (BB_FCAL_1)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_MSB                                   29
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB                                   25
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK                                  0x3e000000
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK) >> PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB) & PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_RESET                                 12
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_MSB                                   24
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB                                   20
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK                                  0x01f00000
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK) >> PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB)
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB) & PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK)
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_RESET                                 12
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_MSB                                   19
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB                                   10
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK                                  0x000ffc00
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK) >> PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB)
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB) & PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK)
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_RESET                                 269
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_MSB                                   9
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB                                   0
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK                                  0x000003ff
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK) >> PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB)
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB) & PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK)
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_RESET                                 51
#define PHY_BB_FCAL_1_ADDRESS                                            0xa2cc
#define PHY_BB_FCAL_1_HW_MASK                                            0x3fffffff
#define PHY_BB_FCAL_1_SW_MASK                                            0x3fffffff
#define PHY_BB_FCAL_1_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_FCAL_1_SW_WRITE_MASK                                      0x3fffffff
#define PHY_BB_FCAL_1_RSTMASK                                            0xffffffff
#define PHY_BB_FCAL_1_RESET                                              0x18c43433

// 0xa2d0 (BB_FCAL_2_B0)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MSB                        24
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB                        20
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK                       0x01f00000
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_GET(x)                     (((x) & PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK) >> PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_SET(x)                     (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB) & PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_RESET                      0
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MSB                                18
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB                                16
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK                               0x00070000
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_GET(x)                             (((x) & PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_SET(x)                             (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB) & PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_RESET                              3
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MSB                              15
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB                              15
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK                             0x00008000
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK) >> PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_RESET                            0
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MSB                               14
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB                               13
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK                              0x00006000
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_GET(x)                            (((x) & PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_SET(x)                            (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_RESET                             0
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MSB                               12
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB                               10
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK                              0x00001c00
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_GET(x)                            (((x) & PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_SET(x)                            (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_RESET                             0
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MSB                              9
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB                              8
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK                             0x00000300
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_RESET                            0
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MSB                            7
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB                            3
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK                           0x000000f8
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_GET(x)                         (((x) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK) >> PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_SET(x)                         (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_RESET                          15
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MSB                              2
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB                              0
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK                             0x00000007
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK) >> PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB)
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB) & PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK)
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_RESET                            1
#define PHY_BB_FCAL_2_B0_ADDRESS                                         0xa2d0
#define PHY_BB_FCAL_2_B0_HW_MASK                                         0x01f7ffff
#define PHY_BB_FCAL_2_B0_SW_MASK                                         0x01f7ffff
#define PHY_BB_FCAL_2_B0_HW_WRITE_MASK                                   0x01f00000
#define PHY_BB_FCAL_2_B0_SW_WRITE_MASK                                   0x0007ffff
#define PHY_BB_FCAL_2_B0_RSTMASK                                         0xfe0fffff
#define PHY_BB_FCAL_2_B0_RESET                                           0x00030079

// 0xa2d4 (BB_DFT_TONE_CTRL_B0)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MSB                  12
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB                  4
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK                 0x00001ff0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_GET(x)               (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_SET(x)               (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_RESET                0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MSB                   3
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB                   2
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK                  0x0000000c
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_GET(x)                (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_SET(x)                (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_RESET                 0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MSB                        0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB                        0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK                       0x00000001
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_GET(x)                     (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_SET(x)                     (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_RESET                      0
#define PHY_BB_DFT_TONE_CTRL_B0_ADDRESS                                  0xa2d4
#define PHY_BB_DFT_TONE_CTRL_B0_HW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_SW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_HW_WRITE_MASK                            0x00000000
#define PHY_BB_DFT_TONE_CTRL_B0_SW_WRITE_MASK                            0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_RSTMASK                                  0xffffffff
#define PHY_BB_DFT_TONE_CTRL_B0_RESET                                    0x00000000

// 0xa2d8 (BB_CL_CAL_CTRL)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MSB                             31
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB                             31
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK                            0x80000000
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_GET(x)                          (((x) & PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK) >> PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_SET(x)                          (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB) & PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_RESET                           0
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MSB                     30
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB                     30
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK                    0x40000000
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_GET(x)                  (((x) & PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK) >> PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB)
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_SET(x)                  (((0 | (x)) << PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB) & PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK)
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_RESET                   0
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MSB                              29
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB                              22
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK                             0x3fc00000
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_GET(x)                           (((x) & PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK) >> PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_SET(x)                           (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB) & PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_RESET                            0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MSB                        21
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB                        16
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK                       0x003f0000
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_GET(x)                     (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_SET(x)                     (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_RESET                      25
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MSB                      15
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB                      8
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK                     0x0000ff00
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_GET(x)                   (((x) & PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK) >> PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB)
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_SET(x)                   (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB) & PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK)
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_RESET                    0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MSB                      7
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB                      4
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK                     0x000000f0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_GET(x)                   (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_SET(x)                   (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_RESET                    0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MSB                         3
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB                         2
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK                        0x0000000c
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_GET(x)                      (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_SET(x)                      (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_RESET                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MSB                       1
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB                       1
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK                      0x00000002
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_GET(x)                    (((x) & PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK) >> PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB)
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_SET(x)                    (((0 | (x)) << PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB) & PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK)
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_RESET                     0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MSB                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK                      0x00000001
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_GET(x)                    (((x) & PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK) >> PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB)
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_SET(x)                    (((0 | (x)) << PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB) & PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK)
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_RESET                     0
#define PHY_BB_CL_CAL_CTRL_ADDRESS                                       0xa2d8
#define PHY_BB_CL_CAL_CTRL_HW_MASK                                       0xffffffff
#define PHY_BB_CL_CAL_CTRL_SW_MASK                                       0xffffffff
#define PHY_BB_CL_CAL_CTRL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_CL_CAL_CTRL_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_CAL_CTRL_RSTMASK                                       0x003f00f3
#define PHY_BB_CL_CAL_CTRL_RESET                                         0x00190000

// 0xa2dc (BB_CL_MAP_0_B0)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MSB                                  31
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB                                  0
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_GET(x)                               (((x) & PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK) >> PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB) & PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_RESET                                0
#define PHY_BB_CL_MAP_0_B0_ADDRESS                                       0xa2dc
#define PHY_BB_CL_MAP_0_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_0_B0_RESET                                         0x00000000

// 0xa2e0 (BB_CL_MAP_1_B0)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MSB                                  31
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB                                  0
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_GET(x)                               (((x) & PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK) >> PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB) & PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_RESET                                0
#define PHY_BB_CL_MAP_1_B0_ADDRESS                                       0xa2e0
#define PHY_BB_CL_MAP_1_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_1_B0_RESET                                         0x00000000

// 0xa2e4 (BB_CL_MAP_2_B0)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MSB                                  31
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB                                  0
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_GET(x)                               (((x) & PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK) >> PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB) & PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_RESET                                0
#define PHY_BB_CL_MAP_2_B0_ADDRESS                                       0xa2e4
#define PHY_BB_CL_MAP_2_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_2_B0_RESET                                         0x00000000

// 0xa2e8 (BB_CL_MAP_3_B0)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MSB                                  31
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB                                  0
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_GET(x)                               (((x) & PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK) >> PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB) & PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_RESET                                0
#define PHY_BB_CL_MAP_3_B0_ADDRESS                                       0xa2e8
#define PHY_BB_CL_MAP_3_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_3_B0_RESET                                         0x00000000

// 0xa300 (BB_CL_TAB_B0_0)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_0_ADDRESS                                       0xa300
#define PHY_BB_CL_TAB_B0_ADDRESS                                         PHY_BB_CL_TAB_B0_0_ADDRESS
#define PHY_BB_CL_TAB_B0_0_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_0_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_0_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_0_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_0_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_0_RESET                                         0x00000000

// Skip a304 (BB_CL_TAB_B0_1) - a33c (BB_CL_TAB_B0_15) for brevity
// 0xa340 (BB_SYNTH_CONTROL)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MSB                     30
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB                     30
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK                    0x40000000
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_GET(x)                  (((x) & PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK) >> PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_SET(x)                  (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB) & PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_RESET                   0
#define PHY_BB_SYNTH_CONTROL_RFBMODE_MSB                                 29
#define PHY_BB_SYNTH_CONTROL_RFBMODE_LSB                                 29
#define PHY_BB_SYNTH_CONTROL_RFBMODE_MASK                                0x20000000
#define PHY_BB_SYNTH_CONTROL_RFBMODE_GET(x)                              (((x) & PHY_BB_SYNTH_CONTROL_RFBMODE_MASK) >> PHY_BB_SYNTH_CONTROL_RFBMODE_LSB)
#define PHY_BB_SYNTH_CONTROL_RFBMODE_SET(x)                              (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFBMODE_LSB) & PHY_BB_SYNTH_CONTROL_RFBMODE_MASK)
#define PHY_BB_SYNTH_CONTROL_RFBMODE_RESET                               0
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MSB                              28
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB                              28
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK                             0x10000000
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_GET(x)                           (((x) & PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK) >> PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB)
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_SET(x)                           (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB) & PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK)
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_RESET                            0
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MSB                           27
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB                           26
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK                          0x0c000000
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_GET(x)                        (((x) & PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK) >> PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB)
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_SET(x)                        (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB) & PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK)
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_RESET                         0
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MSB                               25
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB                               17
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK                              0x03fe0000
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_GET(x)                            (((x) & PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK) >> PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB)
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_SET(x)                            (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB) & PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK)
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_RESET                             0
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MSB                              16
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB                              0
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK                             0x0001ffff
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_GET(x)                           (((x) & PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK) >> PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB)
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_SET(x)                           (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB) & PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK)
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_RESET                            0
#define PHY_BB_SYNTH_CONTROL_ADDRESS                                     0xa340
#define PHY_BB_SYNTH_CONTROL_HW_MASK                                     0x7fffffff
#define PHY_BB_SYNTH_CONTROL_SW_MASK                                     0x7fffffff
#define PHY_BB_SYNTH_CONTROL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SYNTH_CONTROL_SW_WRITE_MASK                               0x7fffffff
#define PHY_BB_SYNTH_CONTROL_RSTMASK                                     0xffffffff
#define PHY_BB_SYNTH_CONTROL_RESET                                       0x00000000

// 0xa344 (BB_ADDAC_CLK_SELECT)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MSB                    7
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB                    4
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK                   0x000000f0
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_GET(x)                 (((x) & PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK) >> PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_SET(x)                 (((0 | (x)) << PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB) & PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_RESET                  0
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MSB                    3
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB                    1
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK                   0x0000000e
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_GET(x)                 (((x) & PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK) >> PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB)
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_SET(x)                 (((0 | (x)) << PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB) & PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK)
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_RESET                  0
#define PHY_BB_ADDAC_CLK_SELECT_ADDRESS                                  0xa344
#define PHY_BB_ADDAC_CLK_SELECT_HW_MASK                                  0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_SW_MASK                                  0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_HW_WRITE_MASK                            0x00000000
#define PHY_BB_ADDAC_CLK_SELECT_SW_WRITE_MASK                            0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_RSTMASK                                  0xffffffff
#define PHY_BB_ADDAC_CLK_SELECT_RESET                                    0x00000000

// 0xa348 (BB_PLL_CNTL)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MSB                           27
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB                           17
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK                          0x0ffe0000
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_GET(x)                        (((x) & PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_SET(x)                        (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB) & PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_RESET                         1024
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MSB                                 16
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB                                 16
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK                                0x00010000
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_GET(x)                              (((x) & PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK) >> PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB)
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_SET(x)                              (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB) & PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK)
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_RESET                               1
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MSB                               15
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB                               14
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK                              0x0000c000
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_GET(x)                            (((x) & PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_SET(x)                            (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB) & PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_RESET                             0
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MSB                                13
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB                                10
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK                               0x00003c00
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_GET(x)                             (((x) & PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_SET(x)                             (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB) & PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_RESET                              5
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_MSB                                   9
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB                                   0
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK                                  0x000003ff
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_GET(x)                                (((x) & PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_SET(x)                                (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB) & PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_RESET                                 50
#define PHY_BB_PLL_CNTL_ADDRESS                                          0xa348
#define PHY_BB_PLL_CNTL_HW_MASK                                          0x0fffffff
#define PHY_BB_PLL_CNTL_SW_MASK                                          0x0fffffff
#define PHY_BB_PLL_CNTL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_PLL_CNTL_SW_WRITE_MASK                                    0x0fffffff
#define PHY_BB_PLL_CNTL_RSTMASK                                          0xffffffff
#define PHY_BB_PLL_CNTL_RESET                                            0x08011432

// 0xa34c (BB_ANALOG_SWAP)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MSB                 8
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB                 8
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK                0x00000100
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_GET(x)              (((x) & PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_SET(x)              (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_RESET               0
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MSB                    7
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB                    7
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK                   0x00000080
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_GET(x)                 (((x) & PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_SET(x)                 (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_RESET                  0
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MSB                              6
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB                              6
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK                             0x00000040
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_GET(x)                           (((x) & PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK) >> PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB)
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_SET(x)                           (((0 | (x)) << PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB) & PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK)
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_RESET                            0
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MSB                       5
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB                       3
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK                      0x00000038
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_GET(x)                    (((x) & PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_SET(x)                    (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_RESET                     0
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MSB                       2
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB                       0
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK                      0x00000007
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_GET(x)                    (((x) & PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_SET(x)                    (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_RESET                     0
#define PHY_BB_ANALOG_SWAP_ADDRESS                                       0xa34c
#define PHY_BB_ANALOG_SWAP_HW_MASK                                       0x000001ff
#define PHY_BB_ANALOG_SWAP_SW_MASK                                       0x000001ff
#define PHY_BB_ANALOG_SWAP_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_ANALOG_SWAP_SW_WRITE_MASK                                 0x000001ff
#define PHY_BB_ANALOG_SWAP_RSTMASK                                       0xffffffff
#define PHY_BB_ANALOG_SWAP_RESET                                         0x00000000

// 0xa350 (BB_ADDAC_PARALLEL_CONTROL)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MSB                      31
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB                      31
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK                     0x80000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_GET(x)                   (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_SET(x)                   (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_RESET                    0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MSB                      29
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB                      29
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK                     0x20000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_GET(x)                   (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_SET(x)                   (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_RESET                    0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MSB                   28
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB                   28
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK                  0x10000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_GET(x)                (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_SET(x)                (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_RESET                 0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MSB                     15
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB                     15
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK                    0x00008000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_GET(x)                  (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_SET(x)                  (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_RESET                   1
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MSB                     13
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB                     13
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK                    0x00002000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_GET(x)                  (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_SET(x)                  (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_RESET                   1
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MSB                  12
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB                  12
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK                 0x00001000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_GET(x)               (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_SET(x)               (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_RESET                0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ADDRESS                            0xa350
#define PHY_BB_ADDAC_PARALLEL_CONTROL_HW_MASK                            0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_SW_MASK                            0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_HW_WRITE_MASK                      0x00000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_SW_WRITE_MASK                      0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_RSTMASK                            0xffffffff
#define PHY_BB_ADDAC_PARALLEL_CONTROL_RESET                              0x0000a000

// 0xa354 (BB_FORCE_CLOCK)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MSB                   18
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB                   18
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK                  0x00040000
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_GET(x)                (((x) & PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK) >> PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_SET(x)                (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB) & PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_RESET                 0
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MSB                     17
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB                     17
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK                    0x00020000
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_GET(x)                  (((x) & PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_SET(x)                  (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_RESET                   0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MSB                         16
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB                         14
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK                        0x0001c000
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_GET(x)                      (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_SET(x)                      (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_RESET                       0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MSB                          13
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB                          13
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK                         0x00002000
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_GET(x)                       (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_SET(x)                       (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_RESET                        0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MSB                       12
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB                       10
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK                      0x00001c00
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_GET(x)                    (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_SET(x)                    (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_RESET                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MSB                        9
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB                        9
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK                       0x00000200
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_GET(x)                     (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_SET(x)                     (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_RESET                      0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MSB                        8
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB                        6
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK                       0x000001c0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_GET(x)                     (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_SET(x)                     (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_RESET                      0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MSB                         5
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB                         5
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK                        0x00000020
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_GET(x)                      (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_SET(x)                      (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_RESET                       0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MSB                    2
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB                    1
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK                   0x00000006
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_GET(x)                 (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_SET(x)                 (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_RESET                  0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MSB                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK                    0x00000001
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_GET(x)                  (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_SET(x)                  (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_RESET                   0
#define PHY_BB_FORCE_CLOCK_ADDRESS                                       0xa354
#define PHY_BB_FORCE_CLOCK_HW_MASK                                       0x0007ffe7
#define PHY_BB_FORCE_CLOCK_SW_MASK                                       0x0007ffe7
#define PHY_BB_FORCE_CLOCK_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_FORCE_CLOCK_SW_WRITE_MASK                                 0x0007ffe7
#define PHY_BB_FORCE_CLOCK_RSTMASK                                       0xffffffff
#define PHY_BB_FORCE_CLOCK_RESET                                         0x00000000

// 0xa358 (BB_FORCE_ANALOG)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MSB                             3
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB                             1
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK                            0x0000000e
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_GET(x)                          (((x) & PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK) >> PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_SET(x)                          (((0 | (x)) << PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB) & PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_RESET                           0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MSB                              0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB                              0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK                             0x00000001
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_GET(x)                           (((x) & PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK) >> PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB)
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_SET(x)                           (((0 | (x)) << PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB) & PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK)
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_RESET                            0
#define PHY_BB_FORCE_ANALOG_ADDRESS                                      0xa358
#define PHY_BB_FORCE_ANALOG_HW_MASK                                      0x0000000f
#define PHY_BB_FORCE_ANALOG_SW_MASK                                      0x0000000f
#define PHY_BB_FORCE_ANALOG_HW_WRITE_MASK                                0x00000000
#define PHY_BB_FORCE_ANALOG_SW_WRITE_MASK                                0x0000000f
#define PHY_BB_FORCE_ANALOG_RSTMASK                                      0xffffffff
#define PHY_BB_FORCE_ANALOG_RESET                                        0x00000000

// 0xa360 (BB_TEST_CONTROLS)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MSB                          31
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB                          30
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK                         0xc0000000
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB) & PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MSB                         28
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB                         28
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK                        0x10000000
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK) >> PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB)
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB) & PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK)
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_RESET                       0
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MSB                           24
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB                           24
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK                          0x01000000
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_GET(x)                        (((x) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK) >> PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_SET(x)                        (((0 | (x)) << PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_RESET                         0
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MSB                      23
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB                      23
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK                     0x00800000
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK) >> PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB)
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB) & PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK)
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_RESET                    0
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MSB                          22
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB                          19
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK                         0x00780000
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MSB                           18
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB                           18
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK                          0x00040000
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_GET(x)                        (((x) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK) >> PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_SET(x)                        (((0 | (x)) << PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_RESET                         0
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MSB                             17
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB                             17
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK                            0x00020000
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_GET(x)                          (((x) & PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK) >> PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB)
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_SET(x)                          (((0 | (x)) << PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB) & PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK)
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_RESET                           0
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MSB                         15
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB                         15
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK                        0x00008000
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK) >> PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB)
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB) & PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK)
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_RESET                       0
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MSB                      13
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB                      13
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK                     0x00002000
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK) >> PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB)
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB) & PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK)
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_RESET                    0
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MSB                         10
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB                         10
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK                        0x00000400
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK) >> PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB)
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB) & PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK)
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_RESET                       0
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MSB                            9
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB                            8
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK                           0x00000300
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_GET(x)                         (((x) & PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK) >> PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB)
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_SET(x)                         (((0 | (x)) << PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB) & PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK)
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_RESET                          0
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MSB                          6
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB                          5
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK                         0x00000060
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MSB                              4
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB                              4
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK                             0x00000010
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_GET(x)                           (((x) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK) >> PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SET(x)                           (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_RESET                            0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MSB                          3
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB                          0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK                         0x0000000f
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_ADDRESS                                     0xa360
#define PHY_BB_TEST_CONTROLS_HW_MASK                                     0xd1fea77f
#define PHY_BB_TEST_CONTROLS_SW_MASK                                     0xd1fea77f
#define PHY_BB_TEST_CONTROLS_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TEST_CONTROLS_SW_WRITE_MASK                               0xd1fea77f
#define PHY_BB_TEST_CONTROLS_RSTMASK                                     0x3e03ff80
#define PHY_BB_TEST_CONTROLS_RESET                                       0x00000000

// 0xa364 (BB_TEST_CONTROLS_STATUS)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MSB                 31
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB                 29
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK                0xe0000000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_GET(x)              (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_SET(x)              (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_RESET               0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MSB                  28
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB                  28
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK                 0x10000000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_GET(x)               (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_SET(x)               (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_RESET                0
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MSB                27
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB                27
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK               0x08000000
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_GET(x)             (((x) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_SET(x)             (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_RESET              0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MSB                  23
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB                  23
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK                 0x00800000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_GET(x)               (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_SET(x)               (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_RESET                0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MSB               19
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB               19
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK              0x00080000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_GET(x)            (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_SET(x)            (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_RESET             0
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MSB                      18
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB                      16
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK                     0x00070000
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_RESET                    0
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MSB                         15
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB                         15
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK                        0x00008000
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB) & PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_RESET                       0
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MSB            14
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB            14
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK           0x00004000
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_GET(x)         (((x) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_SET(x)         (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_RESET          0
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MSB                       13
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB                       10
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK                      0x00003c00
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_GET(x)                    (((x) & PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_SET(x)                    (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_RESET                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MSB              9
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB              9
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK             0x00000200
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MSB                     8
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB                     8
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK                    0x00000100
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_GET(x)                  (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_SET(x)                  (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_RESET                   0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MSB              7
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB              7
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK             0x00000080
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MSB                6
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB                5
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK               0x00000060
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_GET(x)             (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_SET(x)             (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_RESET              0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MSB                    4
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB                    2
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK                   0x0000001c
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_GET(x)                 (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_SET(x)                 (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_RESET                  0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MSB              1
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB              1
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK             0x00000002
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MSB                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK                    0x00000001
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_GET(x)                  (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_SET(x)                  (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_RESET                   0
#define PHY_BB_TEST_CONTROLS_STATUS_ADDRESS                              0xa364
#define PHY_BB_TEST_CONTROLS_STATUS_HW_MASK                              0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_SW_MASK                              0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_HW_WRITE_MASK                        0x00000000
#define PHY_BB_TEST_CONTROLS_STATUS_SW_WRITE_MASK                        0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_RSTMASK                              0xf7f0c383
#define PHY_BB_TEST_CONTROLS_STATUS_RESET                                0x00000000

// 0xa368 (BB_TSTDAC)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_MSB                                   19
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB                                   10
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK                                  0x000ffc00
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_GET(x)                                (((x) & PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK) >> PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_SET(x)                                (((0 | (x)) << PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB) & PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_RESET                                 0
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MSB                                   9
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB                                   0
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK                                  0x000003ff
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_GET(x)                                (((x) & PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK) >> PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB)
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_SET(x)                                (((0 | (x)) << PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB) & PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK)
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_RESET                                 0
#define PHY_BB_TSTDAC_ADDRESS                                            0xa368
#define PHY_BB_TSTDAC_HW_MASK                                            0x000fffff
#define PHY_BB_TSTDAC_SW_MASK                                            0x000fffff
#define PHY_BB_TSTDAC_HW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TSTDAC_SW_WRITE_MASK                                      0x00000000
#define PHY_BB_TSTDAC_RSTMASK                                            0xfff00000
#define PHY_BB_TSTDAC_RESET                                              0x00000000

// 0xa36c (BB_CHANNEL_STATUS)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MSB                       16
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB                       14
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK                      0x0001c000
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_GET(x)                    (((x) & PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK) >> PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_SET(x)                    (((0 | (x)) << PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB) & PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_RESET                     0
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MSB                          13
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB                          10
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK                         0x00003c00
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_GET(x)                       (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_SET(x)                       (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_RESET                        0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MSB                            9
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB                            8
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK                           0x00000300
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_RESET                          0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MSB                            7
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB                            6
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK                           0x000000c0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_RESET                          0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MSB                            5
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB                            4
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK                           0x00000030
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_RESET                          0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MSB                           3
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB                           3
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK                          0x00000008
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_RESET                         0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MSB                           2
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB                           2
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK                          0x00000004
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_RESET                         0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MSB                           1
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB                           1
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK                          0x00000002
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_RESET                         0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MSB                              0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB                              0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK                             0x00000001
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_GET(x)                           (((x) & PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK) >> PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB)
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_SET(x)                           (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB) & PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK)
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_RESET                            0
#define PHY_BB_CHANNEL_STATUS_ADDRESS                                    0xa36c
#define PHY_BB_CHANNEL_STATUS_HW_MASK                                    0x0001ffff
#define PHY_BB_CHANNEL_STATUS_SW_MASK                                    0x0001ffff
#define PHY_BB_CHANNEL_STATUS_HW_WRITE_MASK                              0x0001ffff
#define PHY_BB_CHANNEL_STATUS_SW_WRITE_MASK                              0x00000000
#define PHY_BB_CHANNEL_STATUS_RSTMASK                                    0xfffe0000
#define PHY_BB_CHANNEL_STATUS_RESET                                      0x00000000

// 0xa370 (BB_CHANINFO_CTRL)
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_MSB                   20
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_LSB                   20
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_MASK                  0x00100000
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_GET(x)                (((x) & PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_SET(x)                (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_LSB) & PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_POST_CHAN_MASK_EN_RESET                 1
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MSB                             19
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB                             16
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK                            0x000f0000
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_GET(x)                          (((x) & PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_SET(x)                          (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB) & PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_RESET                           9
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MSB                         15
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB                         9
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK                        0x0000fe00
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_GET(x)                      (((x) & PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_SET(x)                      (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB) & PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_RESET                       80
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MSB                       8
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB                       8
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK                      0x00000100
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB) & PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_RESET                     1
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MSB                      7
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB                      7
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK                     0x00000080
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_GET(x)                   (((x) & PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_SET(x)                   (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB) & PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_RESET                    1
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MSB                       6
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB                       6
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK                      0x00000040
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB) & PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_RESET                     0
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MSB                          5
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB                          4
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK                         0x00000030
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_GET(x)                       (((x) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK) >> PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_SET(x)                       (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_RESET                        0
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MSB                     3
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB                     3
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK                    0x00000008
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_GET(x)                  (((x) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK) >> PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_SET(x)                  (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_RESET                   0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MSB                 2
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB                 2
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK                0x00000004
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_GET(x)              (((x) & PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK) >> PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_SET(x)              (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB) & PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_RESET               0
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MSB                     1
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB                     1
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK                    0x00000002
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_GET(x)                  (((x) & PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK) >> PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB)
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_SET(x)                  (((0 | (x)) << PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB) & PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK)
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_RESET                   0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MSB                       0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB                       0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK                      0x00000001
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK) >> PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB) & PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_RESET                     0
#define PHY_BB_CHANINFO_CTRL_ADDRESS                                     0xa370
#define PHY_BB_CHANINFO_CTRL_HW_MASK                                     0x001fffff
#define PHY_BB_CHANINFO_CTRL_SW_MASK                                     0x001fffff
#define PHY_BB_CHANINFO_CTRL_HW_WRITE_MASK                               0x00000070
#define PHY_BB_CHANINFO_CTRL_SW_WRITE_MASK                               0x001fff8f
#define PHY_BB_CHANINFO_CTRL_RSTMASK                                     0xffffff8f
#define PHY_BB_CHANINFO_CTRL_RESET                                       0x0019a180

// 0xa374 (BB_CHAN_INFO_NOISE_PWR)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MSB                       11
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB                       0
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK                      0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_GET(x)                    (((x) & PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK) >> PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_SET(x)                    (((0 | (x)) << PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB) & PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_RESET                     0
#define PHY_BB_CHAN_INFO_NOISE_PWR_ADDRESS                               0xa374
#define PHY_BB_CHAN_INFO_NOISE_PWR_HW_MASK                               0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_SW_MASK                               0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_HW_WRITE_MASK                         0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_SW_WRITE_MASK                         0x00000000
#define PHY_BB_CHAN_INFO_NOISE_PWR_RSTMASK                               0xfffff000
#define PHY_BB_CHAN_INFO_NOISE_PWR_RESET                                 0x00000000

// 0xa378 (BB_CHAN_INFO_GAIN_DIFF)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MSB               18
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB               12
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK              0x0007f000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_GET(x)            (((x) & PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK) >> PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_SET(x)            (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB) & PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_RESET             0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MSB                          11
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB                          0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK                         0x00000fff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_GET(x)                       (((x) & PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK) >> PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_SET(x)                       (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB) & PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_RESET                        0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ADDRESS                               0xa378
#define PHY_BB_CHAN_INFO_GAIN_DIFF_HW_MASK                               0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_SW_MASK                               0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_HW_WRITE_MASK                         0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_SW_WRITE_MASK                         0x00000000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_RSTMASK                               0xfff80000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_RESET                                 0x00000000

// 0xa37c (BB_CHAN_INFO_FINE_TIMING)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MSB                     21
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB                     12
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK                    0x003ff000
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_GET(x)                  (((x) & PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK) >> PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB) & PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_RESET                   0
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MSB                      11
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB                      0
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK                     0x00000fff
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_GET(x)                   (((x) & PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK) >> PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB)
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB) & PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK)
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_RESET                    0
#define PHY_BB_CHAN_INFO_FINE_TIMING_ADDRESS                             0xa37c
#define PHY_BB_CHAN_INFO_FINE_TIMING_HW_MASK                             0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_SW_MASK                             0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_HW_WRITE_MASK                       0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_SW_WRITE_MASK                       0x00000000
#define PHY_BB_CHAN_INFO_FINE_TIMING_RSTMASK                             0xffc00000
#define PHY_BB_CHAN_INFO_FINE_TIMING_RESET                               0x00000000

// 0xa380 (BB_CHAN_INFO_GAIN_B0)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MSB              24
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB              24
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK             0x01000000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MSB              23
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB              23
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK             0x00800000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MSB                 22
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB                 16
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK                0x007f0000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MSB                 15
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB                 8
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK                0x0000ff00
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MSB                    7
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB                    0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK                   0x000000ff
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_GET(x)                 (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_SET(x)                 (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_RESET                  0
#define PHY_BB_CHAN_INFO_GAIN_B0_ADDRESS                                 0xa380
#define PHY_BB_CHAN_INFO_GAIN_B0_HW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_SW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_HW_WRITE_MASK                           0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_INFO_GAIN_B0_RSTMASK                                 0xfe000000
#define PHY_BB_CHAN_INFO_GAIN_B0_RESET                                   0x00000000

// 0xa384 (BB_RTT_CORR_VALUE)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MSB                         16
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB                         0
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK                        0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_GET(x)                      (((x) & PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK) >> PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_SET(x)                      (((0 | (x)) << PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB) & PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_RESET                       0
#define PHY_BB_RTT_CORR_VALUE_ADDRESS                                    0xa384
#define PHY_BB_RTT_CORR_VALUE_HW_MASK                                    0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_SW_MASK                                    0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_HW_WRITE_MASK                              0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_SW_WRITE_MASK                              0x00000000
#define PHY_BB_RTT_CORR_VALUE_RSTMASK                                    0xfffe0000
#define PHY_BB_RTT_CORR_VALUE_RESET                                      0x00000000

// 0xa390 (BB_SCRAMBLER_SEED)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MSB                   6
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB                   0
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK                  0x0000007f
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_GET(x)                (((x) & PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK) >> PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_SET(x)                (((0 | (x)) << PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB) & PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_RESET                 0
#define PHY_BB_SCRAMBLER_SEED_ADDRESS                                    0xa390
#define PHY_BB_SCRAMBLER_SEED_HW_MASK                                    0x0000007f
#define PHY_BB_SCRAMBLER_SEED_SW_MASK                                    0x0000007f
#define PHY_BB_SCRAMBLER_SEED_HW_WRITE_MASK                              0x00000000
#define PHY_BB_SCRAMBLER_SEED_SW_WRITE_MASK                              0x0000007f
#define PHY_BB_SCRAMBLER_SEED_RSTMASK                                    0xffffffff
#define PHY_BB_SCRAMBLER_SEED_RESET                                      0x00000000

// 0xa394 (BB_BBB_TX_CTRL)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MSB                            11
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB                            9
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK                           0x00000e00
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_GET(x)                         (((x) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK) >> PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_RESET                          0
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MSB                            8
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB                            6
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK                           0x000001c0
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_GET(x)                         (((x) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK) >> PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_RESET                          0
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MSB                         5
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB                         5
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK                        0x00000020
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_GET(x)                      (((x) & PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK) >> PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB)
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_SET(x)                      (((0 | (x)) << PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB) & PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK)
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_RESET                       0
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MSB                           4
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB                           4
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK                          0x00000010
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_GET(x)                        (((x) & PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK) >> PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB)
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB) & PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK)
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_RESET                         0
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MSB                          3
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB                          2
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK                         0x0000000c
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_GET(x)                       (((x) & PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK) >> PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_SET(x)                       (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB) & PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_RESET                        0
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MSB                        1
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB                        1
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK                       0x00000002
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_GET(x)                     (((x) & PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK) >> PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB)
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_SET(x)                     (((0 | (x)) << PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB) & PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK)
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_RESET                      0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MSB                         0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB                         0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK                        0x00000001
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_GET(x)                      (((x) & PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK) >> PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB)
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_SET(x)                      (((0 | (x)) << PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB) & PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK)
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_RESET                       0
#define PHY_BB_BBB_TX_CTRL_ADDRESS                                       0xa394
#define PHY_BB_BBB_TX_CTRL_HW_MASK                                       0x00000fff
#define PHY_BB_BBB_TX_CTRL_SW_MASK                                       0x00000fff
#define PHY_BB_BBB_TX_CTRL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TX_CTRL_SW_WRITE_MASK                                 0x00000fff
#define PHY_BB_BBB_TX_CTRL_RSTMASK                                       0xffffffff
#define PHY_BB_BBB_TX_CTRL_RESET                                         0x00000000

// 0xa398 (BB_BBB_TXFIR_0)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MSB                            28
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB                            24
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK                           0x1f000000
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MSB                            20
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB                            16
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK                           0x001f0000
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MSB                            11
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB                            8
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK                           0x00000f00
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MSB                            3
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB                            0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK                           0x0000000f
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_RESET                          0
#define PHY_BB_BBB_TXFIR_0_ADDRESS                                       0xa398
#define PHY_BB_BBB_TXFIR_0_HW_MASK                                       0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_SW_MASK                                       0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_0_SW_WRITE_MASK                                 0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_RSTMASK                                       0xe0e0f0f0
#define PHY_BB_BBB_TXFIR_0_RESET                                         0x00000000

// 0xa39c (BB_BBB_TXFIR_1)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MSB                            30
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB                            24
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK                           0x7f000000
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MSB                            22
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB                            16
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK                           0x007f0000
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MSB                            13
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB                            8
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK                           0x00003f00
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MSB                            5
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB                            0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK                           0x0000003f
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_RESET                          0
#define PHY_BB_BBB_TXFIR_1_ADDRESS                                       0xa39c
#define PHY_BB_BBB_TXFIR_1_HW_MASK                                       0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_SW_MASK                                       0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_1_SW_WRITE_MASK                                 0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_RSTMASK                                       0x8080c0c0
#define PHY_BB_BBB_TXFIR_1_RESET                                         0x00000000

// 0xa3a0 (BB_BBB_TXFIR_2)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MSB                           31
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB                           24
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK                          0xff000000
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_GET(x)                        (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_RESET                         0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MSB                           23
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB                           16
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK                          0x00ff0000
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_GET(x)                        (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_RESET                         0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MSB                            15
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB                            8
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK                           0x0000ff00
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_RESET                          0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MSB                            7
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB                            0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK                           0x000000ff
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_RESET                          0
#define PHY_BB_BBB_TXFIR_2_ADDRESS                                       0xa3a0
#define PHY_BB_BBB_TXFIR_2_HW_MASK                                       0xffffffff
#define PHY_BB_BBB_TXFIR_2_SW_MASK                                       0xffffffff
#define PHY_BB_BBB_TXFIR_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_BBB_TXFIR_2_RSTMASK                                       0x00000000
#define PHY_BB_BBB_TXFIR_2_RESET                                         0x00000000

// 0xa3a4 (BB_HEAVY_CLIP_0)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MSB                   31
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB                   24
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK                  0xff000000
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MSB                   23
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB                   16
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK                  0x00ff0000
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MSB                   15
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB                   8
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MSB                   7
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB                   0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_ADDRESS                                      0xa3a4
#define PHY_BB_HEAVY_CLIP_0_HW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_0_SW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_0_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_0_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_HEAVY_CLIP_0_RSTMASK                                      0x00000000
#define PHY_BB_HEAVY_CLIP_0_RESET                                        0x00000000

// 0xa3a8 (BB_HEAVY_CLIP_1)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MSB                   31
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB                   24
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK                  0xff000000
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MSB                   23
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB                   16
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK                  0x00ff0000
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MSB                   15
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB                   8
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MSB                   7
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB                   0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_ADDRESS                                      0xa3a8
#define PHY_BB_HEAVY_CLIP_1_HW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_1_SW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_1_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_1_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_HEAVY_CLIP_1_RSTMASK                                      0x00000000
#define PHY_BB_HEAVY_CLIP_1_RESET                                        0x00000000

// 0xa3ac (BB_HEAVY_CLIP_2)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MSB                        25
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB                        16
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK                       0x03ff0000
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_GET(x)                     (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_SET(x)                     (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_RESET                      0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MSB                   15
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB                   8
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_RESET                 0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MSB                   7
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB                   0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_RESET                 0
#define PHY_BB_HEAVY_CLIP_2_ADDRESS                                      0xa3ac
#define PHY_BB_HEAVY_CLIP_2_HW_MASK                                      0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_SW_MASK                                      0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_2_SW_WRITE_MASK                                0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_RSTMASK                                      0xfc000000
#define PHY_BB_HEAVY_CLIP_2_RESET                                        0x00000000

// 0xa3b0 (BB_HEAVY_CLIP_3)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_MSB                         23
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_LSB                         16
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_MASK                        0x00ff0000
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_GET(x)                      (((x) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_MASK) >> PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_LSB)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_SET(x)                      (((0 | (x)) << PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_LSB) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_MASK)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_2_RESET                       0
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_MSB                         14
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_LSB                         8
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_MASK                        0x00007f00
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_GET(x)                      (((x) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_MASK) >> PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_LSB)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_SET(x)                      (((0 | (x)) << PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_LSB) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_MASK)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_1_RESET                       0
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_MSB                         6
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_LSB                         0
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_MASK                        0x0000007f
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_GET(x)                      (((x) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_MASK) >> PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_LSB)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_SET(x)                      (((0 | (x)) << PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_LSB) & PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_MASK)
#define PHY_BB_HEAVY_CLIP_3_HEAVY_CLIP_COE_0_RESET                       0
#define PHY_BB_HEAVY_CLIP_3_ADDRESS                                      0xa3b0
#define PHY_BB_HEAVY_CLIP_3_HW_MASK                                      0x00ff7f7f
#define PHY_BB_HEAVY_CLIP_3_SW_MASK                                      0x00ff7f7f
#define PHY_BB_HEAVY_CLIP_3_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_3_SW_WRITE_MASK                                0x00ff7f7f
#define PHY_BB_HEAVY_CLIP_3_RSTMASK                                      0xff008080
#define PHY_BB_HEAVY_CLIP_3_RESET                                        0x00000000

// 0xa3b4 (BB_SM_HIST_0)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MSB                            31
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB                            26
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK                           0xfc000000
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_GET(x)                         (((x) & PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK) >> PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_SET(x)                         (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB) & PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_RESET                          0
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MSB                             24
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB                             22
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK                            0x01c00000
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK) >> PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB) & PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MSB                              21
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB                              21
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK                             0x00200000
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_GET(x)                           (((x) & PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK) >> PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_SET(x)                           (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB) & PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_RESET                            0
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MSB                             20
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB                             17
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK                            0x001e0000
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK) >> PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB) & PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MSB                               16
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB                               14
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK                              0x0001c000
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_GET(x)                            (((x) & PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_SET(x)                            (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_RESET                             0
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_MSB                              13
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB                              4
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK                             0x00003ff0
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_GET(x)                           (((x) & PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_SET(x)                           (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_RESET                            0
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MSB                             3
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB                             2
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK                            0x0000000c
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK) >> PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB) & PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_MODE_MSB                                 1
#define PHY_BB_SM_HIST_0_SM_REC_MODE_LSB                                 1
#define PHY_BB_SM_HIST_0_SM_REC_MODE_MASK                                0x00000002
#define PHY_BB_SM_HIST_0_SM_REC_MODE_GET(x)                              (((x) & PHY_BB_SM_HIST_0_SM_REC_MODE_MASK) >> PHY_BB_SM_HIST_0_SM_REC_MODE_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_MODE_SET(x)                              (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_MODE_LSB) & PHY_BB_SM_HIST_0_SM_REC_MODE_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_MODE_RESET                               0
#define PHY_BB_SM_HIST_0_SM_REC_EN_MSB                                   0
#define PHY_BB_SM_HIST_0_SM_REC_EN_LSB                                   0
#define PHY_BB_SM_HIST_0_SM_REC_EN_MASK                                  0x00000001
#define PHY_BB_SM_HIST_0_SM_REC_EN_GET(x)                                (((x) & PHY_BB_SM_HIST_0_SM_REC_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_EN_SET(x)                                (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_EN_RESET                                 0
#define PHY_BB_SM_HIST_0_ADDRESS                                         0xa3b4
#define PHY_BB_SM_HIST_0_HW_MASK                                         0xfdffffff
#define PHY_BB_SM_HIST_0_SW_MASK                                         0xfdffffff
#define PHY_BB_SM_HIST_0_HW_WRITE_MASK                                   0xfc000000
#define PHY_BB_SM_HIST_0_SW_WRITE_MASK                                   0x01ffffff
#define PHY_BB_SM_HIST_0_RSTMASK                                         0x02000001
#define PHY_BB_SM_HIST_0_RESET                                           0x00000000

// 0xa3b8 (BB_SM_HIST_1)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MSB                            1
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB                            0
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK                           0x00000003
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_GET(x)                         (((x) & PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK) >> PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_SET(x)                         (((0 | (x)) << PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB) & PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_RESET                          0
#define PHY_BB_SM_HIST_1_ADDRESS                                         0xa3b8
#define PHY_BB_SM_HIST_1_HW_MASK                                         0x00000003
#define PHY_BB_SM_HIST_1_SW_MASK                                         0x00000003
#define PHY_BB_SM_HIST_1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_SM_HIST_1_SW_WRITE_MASK                                   0x00000003
#define PHY_BB_SM_HIST_1_RSTMASK                                         0xffffffff
#define PHY_BB_SM_HIST_1_RESET                                           0x00000000

// 0xa3f0 (BB_POWERTX_MAX_SUB)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MSB                13
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB                8
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK               0x00003f00
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_GET(x)             (((x) & PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK) >> PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_SET(x)             (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB) & PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_RESET              6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MSB    7
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB    7
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK   0x00000080
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_GET(x) (((x) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK) >> PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_SET(x) (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_RESET  0
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MSB            6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB            6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK           0x00000040
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_GET(x)         (((x) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK) >> PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_SET(x)         (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_RESET          0
#define PHY_BB_POWERTX_MAX_SUB_ADDRESS                                   0xa3f0
#define PHY_BB_POWERTX_MAX_SUB_HW_MASK                                   0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_SW_MASK                                   0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_HW_WRITE_MASK                             0x00000000
#define PHY_BB_POWERTX_MAX_SUB_SW_WRITE_MASK                             0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_RSTMASK                                   0xffffffbf
#define PHY_BB_POWERTX_MAX_SUB_RESET                                     0x00000600

// 0xa3f8 (BB_TPC_1)
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_MSB                             30
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_LSB                             30
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_MASK                            0x40000000
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_GET(x)                          (((x) & PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_MASK) >> PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_LSB)
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_SET(x)                          (((0 | (x)) << PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_LSB) & PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_MASK)
#define PHY_BB_TPC_1_CLPC_ERR_UPDATE_DIS_RESET                           0
#define PHY_BB_TPC_1_ATB_MEAS_DUR_MSB                                    29
#define PHY_BB_TPC_1_ATB_MEAS_DUR_LSB                                    27
#define PHY_BB_TPC_1_ATB_MEAS_DUR_MASK                                   0x38000000
#define PHY_BB_TPC_1_ATB_MEAS_DUR_GET(x)                                 (((x) & PHY_BB_TPC_1_ATB_MEAS_DUR_MASK) >> PHY_BB_TPC_1_ATB_MEAS_DUR_LSB)
#define PHY_BB_TPC_1_ATB_MEAS_DUR_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_1_ATB_MEAS_DUR_LSB) & PHY_BB_TPC_1_ATB_MEAS_DUR_MASK)
#define PHY_BB_TPC_1_ATB_MEAS_DUR_RESET                                  7
#define PHY_BB_TPC_1_THERM_MEAS_DUR_MSB                                  26
#define PHY_BB_TPC_1_THERM_MEAS_DUR_LSB                                  24
#define PHY_BB_TPC_1_THERM_MEAS_DUR_MASK                                 0x07000000
#define PHY_BB_TPC_1_THERM_MEAS_DUR_GET(x)                               (((x) & PHY_BB_TPC_1_THERM_MEAS_DUR_MASK) >> PHY_BB_TPC_1_THERM_MEAS_DUR_LSB)
#define PHY_BB_TPC_1_THERM_MEAS_DUR_SET(x)                               (((0 | (x)) << PHY_BB_TPC_1_THERM_MEAS_DUR_LSB) & PHY_BB_TPC_1_THERM_MEAS_DUR_MASK)
#define PHY_BB_TPC_1_THERM_MEAS_DUR_RESET                                7
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_MSB                                   23
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_LSB                                   21
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_MASK                                  0x00e00000
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_GET(x)                                (((x) & PHY_BB_TPC_1_VOLT_MEAS_DUR_MASK) >> PHY_BB_TPC_1_VOLT_MEAS_DUR_LSB)
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_SET(x)                                (((0 | (x)) << PHY_BB_TPC_1_VOLT_MEAS_DUR_LSB) & PHY_BB_TPC_1_VOLT_MEAS_DUR_MASK)
#define PHY_BB_TPC_1_VOLT_MEAS_DUR_RESET                                 7
#define PHY_BB_TPC_1_ATB_INI_DUR_MSB                                     20
#define PHY_BB_TPC_1_ATB_INI_DUR_LSB                                     18
#define PHY_BB_TPC_1_ATB_INI_DUR_MASK                                    0x001c0000
#define PHY_BB_TPC_1_ATB_INI_DUR_GET(x)                                  (((x) & PHY_BB_TPC_1_ATB_INI_DUR_MASK) >> PHY_BB_TPC_1_ATB_INI_DUR_LSB)
#define PHY_BB_TPC_1_ATB_INI_DUR_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_1_ATB_INI_DUR_LSB) & PHY_BB_TPC_1_ATB_INI_DUR_MASK)
#define PHY_BB_TPC_1_ATB_INI_DUR_RESET                                   1
#define PHY_BB_TPC_1_THERM_INI_DUR_MSB                                   17
#define PHY_BB_TPC_1_THERM_INI_DUR_LSB                                   15
#define PHY_BB_TPC_1_THERM_INI_DUR_MASK                                  0x00038000
#define PHY_BB_TPC_1_THERM_INI_DUR_GET(x)                                (((x) & PHY_BB_TPC_1_THERM_INI_DUR_MASK) >> PHY_BB_TPC_1_THERM_INI_DUR_LSB)
#define PHY_BB_TPC_1_THERM_INI_DUR_SET(x)                                (((0 | (x)) << PHY_BB_TPC_1_THERM_INI_DUR_LSB) & PHY_BB_TPC_1_THERM_INI_DUR_MASK)
#define PHY_BB_TPC_1_THERM_INI_DUR_RESET                                 1
#define PHY_BB_TPC_1_VOLT_INI_DUR_MSB                                    14
#define PHY_BB_TPC_1_VOLT_INI_DUR_LSB                                    12
#define PHY_BB_TPC_1_VOLT_INI_DUR_MASK                                   0x00007000
#define PHY_BB_TPC_1_VOLT_INI_DUR_GET(x)                                 (((x) & PHY_BB_TPC_1_VOLT_INI_DUR_MASK) >> PHY_BB_TPC_1_VOLT_INI_DUR_LSB)
#define PHY_BB_TPC_1_VOLT_INI_DUR_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_1_VOLT_INI_DUR_LSB) & PHY_BB_TPC_1_VOLT_INI_DUR_MASK)
#define PHY_BB_TPC_1_VOLT_INI_DUR_RESET                                  1
#define PHY_BB_TPC_1_PD_DC_SEL_MSB                                       11
#define PHY_BB_TPC_1_PD_DC_SEL_LSB                                       11
#define PHY_BB_TPC_1_PD_DC_SEL_MASK                                      0x00000800
#define PHY_BB_TPC_1_PD_DC_SEL_GET(x)                                    (((x) & PHY_BB_TPC_1_PD_DC_SEL_MASK) >> PHY_BB_TPC_1_PD_DC_SEL_LSB)
#define PHY_BB_TPC_1_PD_DC_SEL_SET(x)                                    (((0 | (x)) << PHY_BB_TPC_1_PD_DC_SEL_LSB) & PHY_BB_TPC_1_PD_DC_SEL_MASK)
#define PHY_BB_TPC_1_PD_DC_SEL_RESET                                     0
#define PHY_BB_TPC_1_PD_DC_WIN_MSB                                       10
#define PHY_BB_TPC_1_PD_DC_WIN_LSB                                       8
#define PHY_BB_TPC_1_PD_DC_WIN_MASK                                      0x00000700
#define PHY_BB_TPC_1_PD_DC_WIN_GET(x)                                    (((x) & PHY_BB_TPC_1_PD_DC_WIN_MASK) >> PHY_BB_TPC_1_PD_DC_WIN_LSB)
#define PHY_BB_TPC_1_PD_DC_WIN_SET(x)                                    (((0 | (x)) << PHY_BB_TPC_1_PD_DC_WIN_LSB) & PHY_BB_TPC_1_PD_DC_WIN_MASK)
#define PHY_BB_TPC_1_PD_DC_WIN_RESET                                     0
#define PHY_BB_TPC_1_PD_DC_START_MSB                                     7
#define PHY_BB_TPC_1_PD_DC_START_LSB                                     0
#define PHY_BB_TPC_1_PD_DC_START_MASK                                    0x000000ff
#define PHY_BB_TPC_1_PD_DC_START_GET(x)                                  (((x) & PHY_BB_TPC_1_PD_DC_START_MASK) >> PHY_BB_TPC_1_PD_DC_START_LSB)
#define PHY_BB_TPC_1_PD_DC_START_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_1_PD_DC_START_LSB) & PHY_BB_TPC_1_PD_DC_START_MASK)
#define PHY_BB_TPC_1_PD_DC_START_RESET                                   10
#define PHY_BB_TPC_1_ADDRESS                                             0xa3f8
#define PHY_BB_TPC_1_HW_MASK                                             0x7fffffff
#define PHY_BB_TPC_1_SW_MASK                                             0x7fffffff
#define PHY_BB_TPC_1_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_1_SW_WRITE_MASK                                       0x7fffffff
#define PHY_BB_TPC_1_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_1_RESET                                               0x3fe4900a

// 0xa3fc (BB_TPC_2)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_MSB                             30
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB                             25
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK                            0x7e000000
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_GET(x)                          (((x) & PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK) >> PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_SET(x)                          (((0 | (x)) << PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB) & PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_RESET                           0
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MSB                         24
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB                         24
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK                        0x01000000
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_GET(x)                      (((x) & PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK) >> PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB)
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_SET(x)                      (((0 | (x)) << PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB) & PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK)
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_RESET                       1
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MSB                          23
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB                          16
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK                         0x00ff0000
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_GET(x)                       (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_SET(x)                       (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_RESET                        0
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MSB                         15
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB                         8
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK                        0x0000ff00
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_GET(x)                      (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_SET(x)                      (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_RESET                       0
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MSB                            7
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB                            0
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK                           0x000000ff
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_GET(x)                         (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_SET(x)                         (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_RESET                          0
#define PHY_BB_TPC_2_ADDRESS                                             0xa3fc
#define PHY_BB_TPC_2_HW_MASK                                             0x7fffffff
#define PHY_BB_TPC_2_SW_MASK                                             0x7fffffff
#define PHY_BB_TPC_2_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_2_SW_WRITE_MASK                                       0x7fffffff
#define PHY_BB_TPC_2_RSTMASK                                             0x81000000
#define PHY_BB_TPC_2_RESET                                               0x01000000

// 0xa400 (BB_TPC_3)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MSB                             27
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB                             27
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK                            0x08000000
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_GET(x)                          (((x) & PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK) >> PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_SET(x)                          (((0 | (x)) << PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB) & PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_RESET                           1
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MSB                               26
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB                               24
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK                              0x07000000
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_GET(x)                            (((x) & PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK) >> PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_SET(x)                            (((0 | (x)) << PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB) & PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_RESET                             0
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MSB                              23
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB                              21
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK                             0x00e00000
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_GET(x)                           (((x) & PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK) >> PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_SET(x)                           (((0 | (x)) << PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB) & PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_RESET                            0
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_MSB                           20
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_LSB                           16
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_MASK                          0x001f0000
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_GET(x)                        (((x) & PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_MASK) >> PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_LSB)
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_SET(x)                        (((0 | (x)) << PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_LSB) & PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_MASK)
#define PHY_BB_TPC_3_THERM_GAIN_ERR_DB_MAX_RESET                         0
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MSB                             15
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB                             8
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK                            0x0000ff00
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_GET(x)                          (((x) & PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK) >> PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB)
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_SET(x)                          (((0 | (x)) << PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB) & PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK)
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_RESET                           0
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MSB                              7
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB                              0
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK                             0x000000ff
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_GET(x)                           (((x) & PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK) >> PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB)
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_SET(x)                           (((0 | (x)) << PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB) & PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK)
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_RESET                            0
#define PHY_BB_TPC_3_ADDRESS                                             0xa400
#define PHY_BB_TPC_3_HW_MASK                                             0x0fffffff
#define PHY_BB_TPC_3_SW_MASK                                             0x0fffffff
#define PHY_BB_TPC_3_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_3_SW_WRITE_MASK                                       0x0fffffff
#define PHY_BB_TPC_3_RSTMASK                                             0xf8000000
#define PHY_BB_TPC_3_RESET                                               0x08000000

// 0xa404 (BB_TPC_4_B0)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_MSB                                  24
#define PHY_BB_TPC_4_B0_RATE_SENT_0_LSB                                  20
#define PHY_BB_TPC_4_B0_RATE_SENT_0_MASK                                 0x01f00000
#define PHY_BB_TPC_4_B0_RATE_SENT_0_GET(x)                               (((x) & PHY_BB_TPC_4_B0_RATE_SENT_0_MASK) >> PHY_BB_TPC_4_B0_RATE_SENT_0_LSB)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_SET(x)                               (((0 | (x)) << PHY_BB_TPC_4_B0_RATE_SENT_0_LSB) & PHY_BB_TPC_4_B0_RATE_SENT_0_MASK)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_RESET                                0
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MSB                            19
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB                            14
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK                           0x000fc000
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_GET(x)                         (((x) & PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK) >> PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB)
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_SET(x)                         (((0 | (x)) << PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB) & PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK)
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_RESET                          0
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_MSB                                   13
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB                                   9
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK                                  0x00003e00
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_GET(x)                                (((x) & PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK) >> PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB)
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_SET(x)                                (((0 | (x)) << PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB) & PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK)
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_RESET                                 0
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MSB                                 8
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB                                 1
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK                                0x000001fe
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_GET(x)                              (((x) & PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK) >> PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB)
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_SET(x)                              (((0 | (x)) << PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB) & PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK)
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_RESET                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MSB                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK                              0x00000001
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_GET(x)                            (((x) & PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK) >> PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB)
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_SET(x)                            (((0 | (x)) << PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB) & PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK)
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_RESET                             0
#define PHY_BB_TPC_4_B0_ADDRESS                                          0xa404
#define PHY_BB_TPC_4_B0_HW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B0_SW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B0_HW_WRITE_MASK                                    0x01ffffff
#define PHY_BB_TPC_4_B0_SW_WRITE_MASK                                    0x00000000
#define PHY_BB_TPC_4_B0_RSTMASK                                          0xfe0001ff
#define PHY_BB_TPC_4_B0_RESET                                            0x00000000

// 0xa408 (BB_TPC_5)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MSB                     29
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB                     24
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK                    0x3f000000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MSB                     23
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB                     18
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK                    0x00fc0000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MSB                     17
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB                     12
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK                    0x0003f000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MSB                     11
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB                     6
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK                    0x00000fc0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MSB                     5
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB                     0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK                    0x0000003f
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_RESET                   0
#define PHY_BB_TPC_5_ADDRESS                                             0xa408
#define PHY_BB_TPC_5_HW_MASK                                             0x3fffffff
#define PHY_BB_TPC_5_SW_MASK                                             0x3fffffff
#define PHY_BB_TPC_5_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_5_SW_WRITE_MASK                                       0x3fffffff
#define PHY_BB_TPC_5_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_5_RESET                                               0x00000000

// 0xa40c (BB_TPC_6)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MSB                     29
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB                     24
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK                    0x3f000000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MSB                     23
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB                     18
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK                    0x00fc0000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MSB                     17
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB                     12
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK                    0x0003f000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MSB                     11
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB                     6
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK                    0x00000fc0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MSB                     5
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB                     0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK                    0x0000003f
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_RESET                   0
#define PHY_BB_TPC_6_ADDRESS                                             0xa40c
#define PHY_BB_TPC_6_HW_MASK                                             0x3fffffff
#define PHY_BB_TPC_6_SW_MASK                                             0x3fffffff
#define PHY_BB_TPC_6_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_6_SW_WRITE_MASK                                       0x3fffffff
#define PHY_BB_TPC_6_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_6_RESET                                               0x00000000

// 0xa410 (BB_TPC_7)
#define PHY_BB_TPC_7_CLPC_ATTN_EN_MSB                                    24
#define PHY_BB_TPC_7_CLPC_ATTN_EN_LSB                                    24
#define PHY_BB_TPC_7_CLPC_ATTN_EN_MASK                                   0x01000000
#define PHY_BB_TPC_7_CLPC_ATTN_EN_GET(x)                                 (((x) & PHY_BB_TPC_7_CLPC_ATTN_EN_MASK) >> PHY_BB_TPC_7_CLPC_ATTN_EN_LSB)
#define PHY_BB_TPC_7_CLPC_ATTN_EN_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_7_CLPC_ATTN_EN_LSB) & PHY_BB_TPC_7_CLPC_ATTN_EN_MASK)
#define PHY_BB_TPC_7_CLPC_ATTN_EN_RESET                                  0
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MSB       23
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB       23
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK      0x00800000
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_GET(x)    (((x) & PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK) >> PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB)
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_SET(x)    (((0 | (x)) << PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB) & PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK)
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_RESET     0
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MSB                         22
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB                         22
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK                        0x00400000
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_GET(x)                      (((x) & PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK) >> PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB)
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_SET(x)                      (((0 | (x)) << PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB) & PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK)
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_RESET                       1
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MSB                                21
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB                                21
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK                               0x00200000
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_GET(x)                             (((x) & PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK) >> PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB)
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_SET(x)                             (((0 | (x)) << PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB) & PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK)
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_RESET                              0
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MSB                                  20
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB                                  20
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK                                 0x00100000
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_GET(x)                               (((x) & PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK) >> PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB)
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB) & PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK)
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_RESET                                0
#define PHY_BB_TPC_7_ANA_SET_SEL_MSB                                     19
#define PHY_BB_TPC_7_ANA_SET_SEL_LSB                                     19
#define PHY_BB_TPC_7_ANA_SET_SEL_MASK                                    0x00080000
#define PHY_BB_TPC_7_ANA_SET_SEL_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_SEL_MASK) >> PHY_BB_TPC_7_ANA_SET_SEL_LSB)
#define PHY_BB_TPC_7_ANA_SET_SEL_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_SEL_LSB) & PHY_BB_TPC_7_ANA_SET_SEL_MASK)
#define PHY_BB_TPC_7_ANA_SET_SEL_RESET                                   0
#define PHY_BB_TPC_7_ANA_SET_LST_MSB                                     18
#define PHY_BB_TPC_7_ANA_SET_LST_LSB                                     16
#define PHY_BB_TPC_7_ANA_SET_LST_MASK                                    0x00070000
#define PHY_BB_TPC_7_ANA_SET_LST_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_LST_MASK) >> PHY_BB_TPC_7_ANA_SET_LST_LSB)
#define PHY_BB_TPC_7_ANA_SET_LST_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_LST_LSB) & PHY_BB_TPC_7_ANA_SET_LST_MASK)
#define PHY_BB_TPC_7_ANA_SET_LST_RESET                                   1
#define PHY_BB_TPC_7_ANA_SET_FST_MSB                                     15
#define PHY_BB_TPC_7_ANA_SET_FST_LSB                                     13
#define PHY_BB_TPC_7_ANA_SET_FST_MASK                                    0x0000e000
#define PHY_BB_TPC_7_ANA_SET_FST_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_FST_MASK) >> PHY_BB_TPC_7_ANA_SET_FST_LSB)
#define PHY_BB_TPC_7_ANA_SET_FST_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_FST_LSB) & PHY_BB_TPC_7_ANA_SET_FST_MASK)
#define PHY_BB_TPC_7_ANA_SET_FST_RESET                                   0
#define PHY_BB_TPC_7_TRY_NXT_SET_MSB                                     12
#define PHY_BB_TPC_7_TRY_NXT_SET_LSB                                     12
#define PHY_BB_TPC_7_TRY_NXT_SET_MASK                                    0x00001000
#define PHY_BB_TPC_7_TRY_NXT_SET_GET(x)                                  (((x) & PHY_BB_TPC_7_TRY_NXT_SET_MASK) >> PHY_BB_TPC_7_TRY_NXT_SET_LSB)
#define PHY_BB_TPC_7_TRY_NXT_SET_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_TRY_NXT_SET_LSB) & PHY_BB_TPC_7_TRY_NXT_SET_MASK)
#define PHY_BB_TPC_7_TRY_NXT_SET_RESET                                   1
#define PHY_BB_TPC_7_GAIN_CALC_MODE_MSB                                  11
#define PHY_BB_TPC_7_GAIN_CALC_MODE_LSB                                  10
#define PHY_BB_TPC_7_GAIN_CALC_MODE_MASK                                 0x00000c00
#define PHY_BB_TPC_7_GAIN_CALC_MODE_GET(x)                               (((x) & PHY_BB_TPC_7_GAIN_CALC_MODE_MASK) >> PHY_BB_TPC_7_GAIN_CALC_MODE_LSB)
#define PHY_BB_TPC_7_GAIN_CALC_MODE_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_GAIN_CALC_MODE_LSB) & PHY_BB_TPC_7_GAIN_CALC_MODE_MASK)
#define PHY_BB_TPC_7_GAIN_CALC_MODE_RESET                                1
#define PHY_BB_TPC_7_OLPC_MODE_MSB                                       9
#define PHY_BB_TPC_7_OLPC_MODE_LSB                                       9
#define PHY_BB_TPC_7_OLPC_MODE_MASK                                      0x00000200
#define PHY_BB_TPC_7_OLPC_MODE_GET(x)                                    (((x) & PHY_BB_TPC_7_OLPC_MODE_MASK) >> PHY_BB_TPC_7_OLPC_MODE_LSB)
#define PHY_BB_TPC_7_OLPC_MODE_SET(x)                                    (((0 | (x)) << PHY_BB_TPC_7_OLPC_MODE_LSB) & PHY_BB_TPC_7_OLPC_MODE_MASK)
#define PHY_BB_TPC_7_OLPC_MODE_RESET                                     0
#define PHY_BB_TPC_7_FORCE_PA_CFG_MSB                                    8
#define PHY_BB_TPC_7_FORCE_PA_CFG_LSB                                    8
#define PHY_BB_TPC_7_FORCE_PA_CFG_MASK                                   0x00000100
#define PHY_BB_TPC_7_FORCE_PA_CFG_GET(x)                                 (((x) & PHY_BB_TPC_7_FORCE_PA_CFG_MASK) >> PHY_BB_TPC_7_FORCE_PA_CFG_LSB)
#define PHY_BB_TPC_7_FORCE_PA_CFG_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_7_FORCE_PA_CFG_LSB) & PHY_BB_TPC_7_FORCE_PA_CFG_MASK)
#define PHY_BB_TPC_7_FORCE_PA_CFG_RESET                                  0
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MSB                                7
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB                                7
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK                               0x00000080
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_GET(x)                             (((x) & PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK) >> PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB)
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_SET(x)                             (((0 | (x)) << PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB) & PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK)
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_RESET                              0
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_MSB                                  6
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB                                  6
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK                                 0x00000040
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_GET(x)                               (((x) & PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK) >> PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB)
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB) & PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK)
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_RESET                                0
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MSB                               5
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB                               0
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK                              0x0000003f
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_GET(x)                            (((x) & PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK) >> PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB)
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_SET(x)                            (((0 | (x)) << PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB) & PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK)
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_RESET                             0
#define PHY_BB_TPC_7_ADDRESS                                             0xa410
#define PHY_BB_TPC_7_HW_MASK                                             0x01ffffff
#define PHY_BB_TPC_7_SW_MASK                                             0x01ffffff
#define PHY_BB_TPC_7_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_7_SW_WRITE_MASK                                       0x01ffffff
#define PHY_BB_TPC_7_RSTMASK                                             0xffdfffc0
#define PHY_BB_TPC_7_RESET                                               0x00411400

// 0xa414 (BB_TPC_8)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MSB                             31
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB                             24
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK                            0xff000000
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MSB                             23
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB                             16
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK                            0x00ff0000
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MSB                             15
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB                             8
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK                            0x0000ff00
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_MSB                                7
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB                                0
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK                               0x000000ff
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_GET(x)                             (((x) & PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_SET(x)                             (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB) & PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_RESET                              0
#define PHY_BB_TPC_8_ADDRESS                                             0xa414
#define PHY_BB_TPC_8_HW_MASK                                             0xffffffff
#define PHY_BB_TPC_8_SW_MASK                                             0xffffffff
#define PHY_BB_TPC_8_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_8_SW_WRITE_MASK                                       0xffffffff
#define PHY_BB_TPC_8_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_8_RESET                                               0x00000000

// 0xa418 (BB_TPC_9)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MSB                             15
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB                             12
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK                            0x0000f000
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_GET(x)                          (((x) & PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK) >> PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_SET(x)                          (((0 | (x)) << PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB) & PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_RESET                           0
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MSB                               10
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB                               7
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK                              0x00000780
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_GET(x)                            (((x) & PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK) >> PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB)
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_SET(x)                            (((0 | (x)) << PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB) & PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK)
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_RESET                             0
#define PHY_BB_TPC_9_ADDRESS                                             0xa418
#define PHY_BB_TPC_9_HW_MASK                                             0x0000f780
#define PHY_BB_TPC_9_SW_MASK                                             0x0000f780
#define PHY_BB_TPC_9_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_9_SW_WRITE_MASK                                       0x0000f780
#define PHY_BB_TPC_9_RSTMASK                                             0xffff087f
#define PHY_BB_TPC_9_RESET                                               0x00000000

// 0xa41c (BB_TPC_10)
#define PHY_BB_TPC_10_CLPC_START_OFDM_MSB                                31
#define PHY_BB_TPC_10_CLPC_START_OFDM_LSB                                16
#define PHY_BB_TPC_10_CLPC_START_OFDM_MASK                               0xffff0000
#define PHY_BB_TPC_10_CLPC_START_OFDM_GET(x)                             (((x) & PHY_BB_TPC_10_CLPC_START_OFDM_MASK) >> PHY_BB_TPC_10_CLPC_START_OFDM_LSB)
#define PHY_BB_TPC_10_CLPC_START_OFDM_SET(x)                             (((0 | (x)) << PHY_BB_TPC_10_CLPC_START_OFDM_LSB) & PHY_BB_TPC_10_CLPC_START_OFDM_MASK)
#define PHY_BB_TPC_10_CLPC_START_OFDM_RESET                              16
#define PHY_BB_TPC_10_CLPC_START_CCK_MSB                                 15
#define PHY_BB_TPC_10_CLPC_START_CCK_LSB                                 0
#define PHY_BB_TPC_10_CLPC_START_CCK_MASK                                0x0000ffff
#define PHY_BB_TPC_10_CLPC_START_CCK_GET(x)                              (((x) & PHY_BB_TPC_10_CLPC_START_CCK_MASK) >> PHY_BB_TPC_10_CLPC_START_CCK_LSB)
#define PHY_BB_TPC_10_CLPC_START_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_10_CLPC_START_CCK_LSB) & PHY_BB_TPC_10_CLPC_START_CCK_MASK)
#define PHY_BB_TPC_10_CLPC_START_CCK_RESET                               16
#define PHY_BB_TPC_10_ADDRESS                                            0xa41c
#define PHY_BB_TPC_10_HW_MASK                                            0xffffffff
#define PHY_BB_TPC_10_SW_MASK                                            0xffffffff
#define PHY_BB_TPC_10_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_10_SW_WRITE_MASK                                      0xffffffff
#define PHY_BB_TPC_10_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_10_RESET                                              0x00100010

// 0xa420 (BB_TPC_11_B0)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MSB                             26
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB                             24
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK                            0x07000000
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_GET(x)                          (((x) & PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_SET(x)                          (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB) & PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_RESET                           0
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MSB                           23
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB                           16
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK                          0x00ff0000
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_GET(x)                        (((x) & PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB) & PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_RESET                         0
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MSB                         14
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB                         10
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK                        0x00007c00
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_GET(x)                      (((x) & PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB) & PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_RESET                       0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MSB                   9
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB                   8
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK                  0x00000300
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_GET(x)                (((x) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK) >> PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_SET(x)                (((0 | (x)) << PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_RESET                 0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MSB                           7
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB                           0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK                          0x000000ff
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_GET(x)                        (((x) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK) >> PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_RESET                         0
#define PHY_BB_TPC_11_B0_ADDRESS                                         0xa420
#define PHY_BB_TPC_11_B0_HW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B0_SW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_11_B0_SW_WRITE_MASK                                   0x07ff7fff
#define PHY_BB_TPC_11_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_11_B0_RESET                                           0x00000000

// 0xa424 (BB_TPC_12_B0)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_MSB                                7
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB                                0
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK                               0x000000ff
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_GET(x)                             (((x) & PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK) >> PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB) & PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_RESET                              0
#define PHY_BB_TPC_12_B0_ADDRESS                                         0xa424
#define PHY_BB_TPC_12_B0_HW_MASK                                         0x000000ff
#define PHY_BB_TPC_12_B0_SW_MASK                                         0x000000ff
#define PHY_BB_TPC_12_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_12_B0_SW_WRITE_MASK                                   0x000000ff
#define PHY_BB_TPC_12_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_12_B0_RESET                                           0x00000000

// 0xa428 (BB_TPC_13)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MSB                                29
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB                                24
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK                               0x3f000000
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_GET(x)                             (((x) & PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK) >> PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB) & PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_RESET                              0
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MSB                                21
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB                                16
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK                               0x003f0000
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_GET(x)                             (((x) & PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK) >> PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB)
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB) & PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK)
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_RESET                              0
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_MSB                                 13
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB                                 8
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK                                0x00003f00
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_GET(x)                              (((x) & PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK) >> PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB)
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB) & PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK)
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_RESET                               0
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_MSB                                 5
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB                                 0
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK                                0x0000003f
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_GET(x)                              (((x) & PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK) >> PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB)
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB) & PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK)
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_RESET                               0
#define PHY_BB_TPC_13_ADDRESS                                            0xa428
#define PHY_BB_TPC_13_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_13_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_13_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_13_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_13_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_13_RESET                                              0x00000000

// 0xa42c (BB_TPC_14)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MSB                                29
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB                                24
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK                               0x3f000000
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_GET(x)                             (((x) & PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK) >> PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB) & PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_RESET                              0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MSB                                21
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB                                16
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK                               0x003f0000
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_GET(x)                             (((x) & PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK) >> PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB) & PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_RESET                              0
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MSB                                13
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB                                8
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK                               0x00003f00
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_GET(x)                             (((x) & PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK) >> PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB) & PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_RESET                              0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MSB                                5
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB                                0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK                               0x0000003f
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_GET(x)                             (((x) & PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK) >> PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB) & PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_RESET                              0
#define PHY_BB_TPC_14_ADDRESS                                            0xa42c
#define PHY_BB_TPC_14_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_14_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_14_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_14_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_14_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_14_RESET                                              0x00000000

// 0xa430 (BB_TPC_15)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MSB                                29
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB                                24
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK                               0x3f000000
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_GET(x)                             (((x) & PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK) >> PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB) & PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_RESET                              0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MSB                                21
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB                                16
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK                               0x003f0000
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_GET(x)                             (((x) & PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK) >> PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB) & PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_RESET                              0
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MSB                                13
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB                                8
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK                               0x00003f00
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_GET(x)                             (((x) & PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK) >> PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB) & PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_RESET                              0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MSB                                5
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB                                0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK                               0x0000003f
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_GET(x)                             (((x) & PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK) >> PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB) & PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_RESET                              0
#define PHY_BB_TPC_15_ADDRESS                                            0xa430
#define PHY_BB_TPC_15_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_15_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_15_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_15_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_15_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_15_RESET                                              0x00000000

// 0xa434 (BB_TPC_16)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MSB                            29
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB                            24
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK                           0x3f000000
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_GET(x)                         (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_SET(x)                         (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_RESET                          0
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MSB                            21
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB                            16
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK                           0x003f0000
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_GET(x)                         (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_SET(x)                         (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_RESET                          0
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MSB                             13
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB                             8
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK                            0x00003f00
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_GET(x)                          (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_SET(x)                          (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_RESET                           0
#define PHY_BB_TPC_16_ADDRESS                                            0xa434
#define PHY_BB_TPC_16_HW_MASK                                            0x3f3f3f00
#define PHY_BB_TPC_16_SW_MASK                                            0x3f3f3f00
#define PHY_BB_TPC_16_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_16_SW_WRITE_MASK                                      0x3f3f3f00
#define PHY_BB_TPC_16_RSTMASK                                            0xc0c0c0ff
#define PHY_BB_TPC_16_RESET                                              0x00000000

// 0xa438 (BB_TPC_17)
#define PHY_BB_TPC_17_MEAS_PWR_SW_MSB                                    19
#define PHY_BB_TPC_17_MEAS_PWR_SW_LSB                                    19
#define PHY_BB_TPC_17_MEAS_PWR_SW_MASK                                   0x00080000
#define PHY_BB_TPC_17_MEAS_PWR_SW_GET(x)                                 (((x) & PHY_BB_TPC_17_MEAS_PWR_SW_MASK) >> PHY_BB_TPC_17_MEAS_PWR_SW_LSB)
#define PHY_BB_TPC_17_MEAS_PWR_SW_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_17_MEAS_PWR_SW_LSB) & PHY_BB_TPC_17_MEAS_PWR_SW_MASK)
#define PHY_BB_TPC_17_MEAS_PWR_SW_RESET                                  0
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_MSB                               18
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB                               18
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK                              0x00040000
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_GET(x)                            (((x) & PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK) >> PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB)
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB) & PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK)
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_RESET                             0
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MSB                               17
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB                               12
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK                              0x0003f000
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_GET(x)                            (((x) & PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK) >> PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB)
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB) & PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK)
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_RESET                             0
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MSB                                11
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB                                6
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK                               0x00000fc0
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_GET(x)                             (((x) & PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK) >> PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB)
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_SET(x)                             (((0 | (x)) << PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB) & PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK)
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_RESET                              32
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MSB                               5
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB                               0
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK                              0x0000003f
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_GET(x)                            (((x) & PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK) >> PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB)
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB) & PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK)
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_RESET                             32
#define PHY_BB_TPC_17_ADDRESS                                            0xa438
#define PHY_BB_TPC_17_HW_MASK                                            0x000fffff
#define PHY_BB_TPC_17_SW_MASK                                            0x000fffff
#define PHY_BB_TPC_17_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_17_SW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TPC_17_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_17_RESET                                              0x00000820

// 0xa43c (BB_TPC_18)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MSB                 6
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB                 1
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK                0x0000007e
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_GET(x)              (((x) & PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK) >> PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_SET(x)              (((0 | (x)) << PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB) & PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_RESET               0
#define PHY_BB_TPC_18_USE_LEGACY_TPC_MSB                                 0
#define PHY_BB_TPC_18_USE_LEGACY_TPC_LSB                                 0
#define PHY_BB_TPC_18_USE_LEGACY_TPC_MASK                                0x00000001
#define PHY_BB_TPC_18_USE_LEGACY_TPC_GET(x)                              (((x) & PHY_BB_TPC_18_USE_LEGACY_TPC_MASK) >> PHY_BB_TPC_18_USE_LEGACY_TPC_LSB)
#define PHY_BB_TPC_18_USE_LEGACY_TPC_SET(x)                              (((0 | (x)) << PHY_BB_TPC_18_USE_LEGACY_TPC_LSB) & PHY_BB_TPC_18_USE_LEGACY_TPC_MASK)
#define PHY_BB_TPC_18_USE_LEGACY_TPC_RESET                               0
#define PHY_BB_TPC_18_ADDRESS                                            0xa43c
#define PHY_BB_TPC_18_HW_MASK                                            0x0000007f
#define PHY_BB_TPC_18_SW_MASK                                            0x0000007f
#define PHY_BB_TPC_18_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_18_SW_WRITE_MASK                                      0x0000007f
#define PHY_BB_TPC_18_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_18_RESET                                              0x00000000

// 0xa440 (BB_TPC_19_B0)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MSB                                30
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB                                24
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK                               0x7f000000
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_GET(x)                             (((x) & PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK) >> PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB) & PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_RESET                              0
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_MSB                               23
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB                               16
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK                              0x00ff0000
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_GET(x)                            (((x) & PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK) >> PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB)
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_SET(x)                            (((0 | (x)) << PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB) & PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK)
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_RESET                             0
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_MSB                            15
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_LSB                            8
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_MASK                           0x0000ff00
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_GET(x)                         (((x) & PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_MASK) >> PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_LSB)
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_SET(x)                         (((0 | (x)) << PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_LSB) & PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_MASK)
#define PHY_BB_TPC_19_B0_VOLT_CAL_VALUE_0_RESET                          0
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_MSB                           7
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_LSB                           0
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_MASK                          0x000000ff
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_GET(x)                        (((x) & PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_MASK) >> PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_LSB)
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_SET(x)                        (((0 | (x)) << PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_LSB) & PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_MASK)
#define PHY_BB_TPC_19_B0_THERM_CAL_VALUE_0_RESET                         0
#define PHY_BB_TPC_19_B0_ADDRESS                                         0xa440
#define PHY_BB_TPC_19_B0_HW_MASK                                         0x7fffffff
#define PHY_BB_TPC_19_B0_SW_MASK                                         0x7fffffff
#define PHY_BB_TPC_19_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_19_B0_SW_WRITE_MASK                                   0x7fffffff
#define PHY_BB_TPC_19_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_19_B0_RESET                                           0x00000000

// 0xa448 (BB_THERM_ADC_1_B0)
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_MSB                     23
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_LSB                     16
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_MASK                    0x00ff0000
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_GET(x)                  (((x) & PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_MASK) >> PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_LSB)
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_LSB) & PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_MASK)
#define PHY_BB_THERM_ADC_1_B0_INIT_ATB_SETTING_0_RESET                   0
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_MSB                    15
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_LSB                    8
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_MASK                   0x0000ff00
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_GET(x)                 (((x) & PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_MASK) >> PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_LSB)
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_SET(x)                 (((0 | (x)) << PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_LSB) & PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_MASK)
#define PHY_BB_THERM_ADC_1_B0_INIT_VOLT_SETTING_0_RESET                  0
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_MSB                   7
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_LSB                   0
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_MASK                  0x000000ff
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_GET(x)                (((x) & PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_MASK) >> PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_LSB)
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_SET(x)                (((0 | (x)) << PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_LSB) & PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_MASK)
#define PHY_BB_THERM_ADC_1_B0_INIT_THERM_SETTING_0_RESET                 0
#define PHY_BB_THERM_ADC_1_B0_ADDRESS                                    0xa448
#define PHY_BB_THERM_ADC_1_B0_HW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_1_B0_SW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_1_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_1_B0_SW_WRITE_MASK                              0x00ffffff
#define PHY_BB_THERM_ADC_1_B0_RSTMASK                                    0xffffffff
#define PHY_BB_THERM_ADC_1_B0_RESET                                      0x00000000

// 0xa44c (BB_THERM_ADC_2)
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MSB     1
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB     1
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK    0x00000002
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_GET(x)  (((x) & PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK) >> PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB)
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_SET(x)  (((0 | (x)) << PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB) & PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK)
#define PHY_BB_THERM_ADC_2_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_RESET   0
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MSB  0
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB  0
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK 0x00000001
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_GET(x) (((x) & PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK) >> PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB)
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_SET(x) (((0 | (x)) << PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB) & PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK)
#define PHY_BB_THERM_ADC_2_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_RESET 1
#define PHY_BB_THERM_ADC_2_ADDRESS                                       0xa44c
#define PHY_BB_THERM_ADC_2_HW_MASK                                       0x00000003
#define PHY_BB_THERM_ADC_2_SW_MASK                                       0x00000003
#define PHY_BB_THERM_ADC_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_THERM_ADC_2_SW_WRITE_MASK                                 0x00000003
#define PHY_BB_THERM_ADC_2_RSTMASK                                       0xffffffff
#define PHY_BB_THERM_ADC_2_RESET                                         0x00000001

// 0xa450 (BB_THERM_ADC_3_B0)
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_MSB                16
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_LSB                8
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_MASK               0x0001ff00
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_GET(x)             (((x) & PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_MASK) >> PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_LSB)
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_SET(x)             (((0 | (x)) << PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_LSB) & PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_MASK)
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_SCALED_GAIN_0_RESET              256
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_MSB                     7
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_LSB                     0
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_MASK                    0x000000ff
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_GET(x)                  (((x) & PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_MASK) >> PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_LSB)
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_LSB) & PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_MASK)
#define PHY_BB_THERM_ADC_3_B0_THERM_ADC_OFFSET_0_RESET                   0
#define PHY_BB_THERM_ADC_3_B0_ADDRESS                                    0xa450
#define PHY_BB_THERM_ADC_3_B0_HW_MASK                                    0x0001ffff
#define PHY_BB_THERM_ADC_3_B0_SW_MASK                                    0x0001ffff
#define PHY_BB_THERM_ADC_3_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_3_B0_SW_WRITE_MASK                              0x0001ffff
#define PHY_BB_THERM_ADC_3_B0_RSTMASK                                    0xffffffff
#define PHY_BB_THERM_ADC_3_B0_RESET                                      0x00010000

// 0xa454 (BB_THERM_ADC_4_B0)
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_MSB                     23
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_LSB                     16
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_MASK                    0x00ff0000
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_GET(x)                  (((x) & PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_MASK) >> PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_LSB)
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_LSB) & PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_MASK)
#define PHY_BB_THERM_ADC_4_B0_LATEST_ATB_VALUE_0_RESET                   0
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_MSB                    15
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_LSB                    8
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_MASK                   0x0000ff00
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_GET(x)                 (((x) & PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_MASK) >> PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_LSB)
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_SET(x)                 (((0 | (x)) << PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_LSB) & PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_MASK)
#define PHY_BB_THERM_ADC_4_B0_LATEST_VOLT_VALUE_0_RESET                  0
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_MSB                   7
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_LSB                   0
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_MASK                  0x000000ff
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_GET(x)                (((x) & PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_MASK) >> PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_LSB)
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_SET(x)                (((0 | (x)) << PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_LSB) & PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_MASK)
#define PHY_BB_THERM_ADC_4_B0_LATEST_THERM_VALUE_0_RESET                 0
#define PHY_BB_THERM_ADC_4_B0_ADDRESS                                    0xa454
#define PHY_BB_THERM_ADC_4_B0_HW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_4_B0_SW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_4_B0_HW_WRITE_MASK                              0x00ffffff
#define PHY_BB_THERM_ADC_4_B0_SW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_4_B0_RSTMASK                                    0xff000000
#define PHY_BB_THERM_ADC_4_B0_RESET                                      0x00000000

// 0xa458 (BB_TX_FORCED_GAIN)
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MSB                      11
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB                      11
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK                     0x00000800
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_GET(x)                   (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_SET(x)                   (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_RESET                    0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MSB                       10
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB                       7
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK                      0x00000780
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_GET(x)                    (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_SET(x)                    (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_RESET                     0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MSB                     6
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB                     5
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK                    0x00000060
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_GET(x)                  (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_SET(x)                  (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_RESET                   0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MSB                     4
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB                     1
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK                    0x0000001e
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_GET(x)                  (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_SET(x)                  (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_RESET                   0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MSB                          0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB                          0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK                         0x00000001
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_GET(x)                       (((x) & PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_SET(x)                       (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_RESET                        0
#define PHY_BB_TX_FORCED_GAIN_ADDRESS                                    0xa458
#define PHY_BB_TX_FORCED_GAIN_HW_MASK                                    0x00000fff
#define PHY_BB_TX_FORCED_GAIN_SW_MASK                                    0x00000fff
#define PHY_BB_TX_FORCED_GAIN_HW_WRITE_MASK                              0x00000000
#define PHY_BB_TX_FORCED_GAIN_SW_WRITE_MASK                              0x00000fff
#define PHY_BB_TX_FORCED_GAIN_RSTMASK                                    0xfffff001
#define PHY_BB_TX_FORCED_GAIN_RESET                                      0x00000000

// 0xa45c (BB_TPC_STAT_0_B0)
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_MSB                       24
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_LSB                       16
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_MASK                      0x01ff0000
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_GET(x)                    (((x) & PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_MASK) >> PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_LSB)
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_SET(x)                    (((0 | (x)) << PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_LSB) & PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_MASK)
#define PHY_BB_TPC_STAT_0_B0_LATEST_DC_VALUE_0_RESET                     0
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MSB                         15
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB                         8
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK                        0x0000ff00
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK) >> PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB)
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB) & PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK)
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_RESET                       0
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MSB                          7
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB                          0
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK                         0x000000ff
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_GET(x)                       (((x) & PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK) >> PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB)
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_SET(x)                       (((0 | (x)) << PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB) & PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK)
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_RESET                        0
#define PHY_BB_TPC_STAT_0_B0_ADDRESS                                     0xa45c
#define PHY_BB_TPC_STAT_0_B0_HW_MASK                                     0x01ffffff
#define PHY_BB_TPC_STAT_0_B0_SW_MASK                                     0x01ffffff
#define PHY_BB_TPC_STAT_0_B0_HW_WRITE_MASK                               0x01ffffff
#define PHY_BB_TPC_STAT_0_B0_SW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_0_B0_RSTMASK                                     0xfe000000
#define PHY_BB_TPC_STAT_0_B0_RESET                                       0x00000000

// 0xa460 (BB_TPC_STAT_1_B0)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MSB                         23
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB                         16
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK                        0x00ff0000
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_RESET                       0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MSB                        15
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB                        8
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK                       0x0000ff00
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_GET(x)                     (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_SET(x)                     (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_RESET                      0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MSB                         7
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB                         0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK                        0x000000ff
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_RESET                       0
#define PHY_BB_TPC_STAT_1_B0_ADDRESS                                     0xa460
#define PHY_BB_TPC_STAT_1_B0_HW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_SW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_1_B0_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_RSTMASK                                     0xffffffff
#define PHY_BB_TPC_STAT_1_B0_RESET                                       0x00000000

// 0xa580 (BB_RRT_CTRL)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MSB                          7
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB                          7
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK                         0x00000080
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_GET(x)                       (((x) & PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK) >> PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_SET(x)                       (((0 | (x)) << PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB) & PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_RESET                        0
#define PHY_BB_RRT_CTRL_RESTORE_MASK_MSB                                 6
#define PHY_BB_RRT_CTRL_RESTORE_MASK_LSB                                 1
#define PHY_BB_RRT_CTRL_RESTORE_MASK_MASK                                0x0000007e
#define PHY_BB_RRT_CTRL_RESTORE_MASK_GET(x)                              (((x) & PHY_BB_RRT_CTRL_RESTORE_MASK_MASK) >> PHY_BB_RRT_CTRL_RESTORE_MASK_LSB)
#define PHY_BB_RRT_CTRL_RESTORE_MASK_SET(x)                              (((0 | (x)) << PHY_BB_RRT_CTRL_RESTORE_MASK_LSB) & PHY_BB_RRT_CTRL_RESTORE_MASK_MASK)
#define PHY_BB_RRT_CTRL_RESTORE_MASK_RESET                               60
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MSB                          0
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB                          0
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK                         0x00000001
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_GET(x)                       (((x) & PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK) >> PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB)
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_SET(x)                       (((0 | (x)) << PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB) & PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK)
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_RESET                        0
#define PHY_BB_RRT_CTRL_ADDRESS                                          0xa580
#define PHY_BB_RRT_CTRL_HW_MASK                                          0x000000ff
#define PHY_BB_RRT_CTRL_SW_MASK                                          0x000000ff
#define PHY_BB_RRT_CTRL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_RRT_CTRL_SW_WRITE_MASK                                    0x000000ff
#define PHY_BB_RRT_CTRL_RSTMASK                                          0xffffffff
#define PHY_BB_RRT_CTRL_RESET                                            0x00000078

// 0xa584 (BB_RRT_TABLE_SW_INTF_B0)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK      0x00000020
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_GET(x)    (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_SET(x)    (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_RESET     0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MSB              4
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB              2
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK             0x0000001c
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_GET(x)           (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_SET(x)           (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_RESET            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK            0x00000002
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_GET(x)          (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_SET(x)          (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_RESET           0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK           0x00000001
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_ADDRESS                              0xa584
#define PHY_BB_RRT_TABLE_SW_INTF_B0_HW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_WRITE_MASK                        0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_RSTMASK                              0xffffffc3
#define PHY_BB_RRT_TABLE_SW_INTF_B0_RESET                                0x00000000

// 0xa588 (BB_RRT_TABLE_SW_INTF_1_B0)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MSB            31
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK           0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_ADDRESS                            0xa588
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_HW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_RSTMASK                            0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_RESET                              0x00000000

// 0xa644 (BB_TXIQCAL_CONTROL_0)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MSB               31
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB               31
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK              0x80000000
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_GET(x)            (((x) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_SET(x)            (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_RESET             0
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MSB         30
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB         30
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK        0x40000000
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_GET(x)      (((x) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_SET(x)      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_RESET       0
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MSB                      29
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB                      23
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK                     0x3f800000
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_RESET                    32
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MSB                    22
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB                    19
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK                   0x00780000
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_RESET                  0
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MSB                    18
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB                    13
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK                   0x0007e000
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_RESET                  34
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MSB                    12
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB                    7
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK                   0x00001f80
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_RESET                  0
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MSB                     6
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB                     1
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK                    0x0000007e
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_RESET                   0
#define PHY_BB_TXIQCAL_CONTROL_0_ADDRESS                                 0xa644
#define PHY_BB_TXIQCAL_CONTROL_0_HW_MASK                                 0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_SW_MASK                                 0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_0_SW_WRITE_MASK                           0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_0_RESET                                   0x10044000

// 0xa648 (BB_TXIQCAL_CONTROL_1)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MSB                 27
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB                 27
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK                0x08000000
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_GET(x)              (((x) & PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_SET(x)              (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB) & PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_RESET               0
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MSB               26
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB               18
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK              0x07fc0000
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_GET(x)            (((x) & PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_SET(x)            (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB) & PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_RESET             18
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MSB                      17
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB                      12
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_RESET                    8
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MSB                      11
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB                      6
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK                     0x00000fc0
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_RESET                    32
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MSB                     5
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB                     0
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK                    0x0000003f
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_RESET                   20
#define PHY_BB_TXIQCAL_CONTROL_1_ADDRESS                                 0xa648
#define PHY_BB_TXIQCAL_CONTROL_1_HW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_SW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_1_SW_WRITE_MASK                           0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_1_RESET                                   0x00488814

// 0xa64c (BB_TXIQCAL_CONTROL_2)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MSB                      27
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB                      25
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK                     0x0e000000
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_RESET                    2
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MSB                          24
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB                          22
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK                         0x01c00000
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB) & PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_RESET                        4
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MSB                   21
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB                   14
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK                  0x003fc000
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_RESET                 39
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MSB                   13
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB                   9
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK                  0x00003e00
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_RESET                 31
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MSB                   8
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB                   4
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK                  0x000001f0
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_RESET                 0
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MSB                   3
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB                   0
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK                  0x0000000f
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_RESET                 1
#define PHY_BB_TXIQCAL_CONTROL_2_ADDRESS                                 0xa64c
#define PHY_BB_TXIQCAL_CONTROL_2_HW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_SW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_2_SW_WRITE_MASK                           0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_2_RESET                                   0x0509fe01

// 0xa670 (BB_CAL_RXBB_GAIN_TBL_0)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MSB          31
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB          24
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK         0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MSB          23
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB          16
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK         0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_ADDRESS                               0xa670
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_RESET                                 0x00000000

// 0xa674 (BB_CAL_RXBB_GAIN_TBL_4)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MSB          31
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB          24
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK         0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MSB          23
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB          16
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK         0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_ADDRESS                               0xa674
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_RESET                                 0x00000000

// 0xa678 (BB_CAL_RXBB_GAIN_TBL_8)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MSB         31
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB         24
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK        0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_GET(x)      (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_SET(x)      (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_RESET       0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MSB         23
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB         16
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK        0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_GET(x)      (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_SET(x)      (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_RESET       0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_ADDRESS                               0xa678
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_RESET                                 0x00000000

// 0xa67c (BB_CAL_RXBB_GAIN_TBL_12)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_ADDRESS                              0xa67c
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_RESET                                0x00000000

// 0xa680 (BB_CAL_RXBB_GAIN_TBL_16)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_ADDRESS                              0xa680
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_RESET                                0x00000000

// 0xa684 (BB_CAL_RXBB_GAIN_TBL_20)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_ADDRESS                              0xa684
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_RESET                                0x00000000

// 0xa688 (BB_CAL_RXBB_GAIN_TBL_24)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_ADDRESS                              0xa688
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_HW_MASK                              0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_SW_MASK                              0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_SW_WRITE_MASK                        0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_RESET                                0x00000000

// 0xa68c (BB_TXIQCAL_STATUS_B0)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MSB                    23
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB                    18
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK                   0x00fc0000
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MSB                      17
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB                      12
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_GET(x)                   (((x) & PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_RESET                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MSB                    11
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB                    6
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK                   0x00000fc0
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MSB                  5
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB                  1
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK                 0x0000003e
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_GET(x)               (((x) & PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_SET(x)               (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_RESET                0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MSB                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK                   0x00000001
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_ADDRESS                                 0xa68c
#define PHY_BB_TXIQCAL_STATUS_B0_HW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_SW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_HW_WRITE_MASK                           0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_STATUS_B0_RSTMASK                                 0xff000000
#define PHY_BB_TXIQCAL_STATUS_B0_RESET                                   0x00000000

// 0xa6ac (BB_RXIQCAL_STATUS_B0)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MSB            16
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB            11
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK           0x0001f800
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_GET(x)         (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_SET(x)         (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_RESET          0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MSB           10
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB           6
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK          0x000007c0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_GET(x)        (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_SET(x)        (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_RESET         0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MSB          5
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB          1
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK         0x0000003e
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_GET(x)       (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_SET(x)       (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_RESET        0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MSB                    0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB                    0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK                   0x00000001
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_GET(x)                 (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_SET(x)                 (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_RESET                  0
#define PHY_BB_RXIQCAL_STATUS_B0_ADDRESS                                 0xa6ac
#define PHY_BB_RXIQCAL_STATUS_B0_HW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_SW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_HW_WRITE_MASK                           0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_STATUS_B0_RSTMASK                                 0xfffe0000
#define PHY_BB_RXIQCAL_STATUS_B0_RESET                                   0x00000000

// 0xa6d0 (BB_HSPRD_TRAIN_CNTL_0)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MSB                         4
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB                         4
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK                        0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_GET(x)                      (((x) & PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK) >> PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_SET(x)                      (((0 | (x)) << PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB) & PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_RESET                       0
#define PHY_BB_HSPRD_TRAIN_CNTL_0_ADDRESS                                0xa6d0
#define PHY_BB_HSPRD_TRAIN_CNTL_0_HW_MASK                                0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_SW_MASK                                0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_HW_WRITE_MASK                          0x00000000
#define PHY_BB_HSPRD_TRAIN_CNTL_0_SW_WRITE_MASK                          0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_RSTMASK                                0xffffffff
#define PHY_BB_HSPRD_TRAIN_CNTL_0_RESET                                  0x00000000

// 0xa6ec (BB_PEFCAL_CNTL_0)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MSB                        31
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB                        30
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK                       0xc0000000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_GET(x)                     (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_SET(x)                     (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_RESET                      0
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MSB                       29
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB                       28
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK                      0x30000000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_RESET                     2
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MSB                         27
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB                         22
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK                        0x0fc00000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_GET(x)                      (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_SET(x)                      (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_RESET                       1
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MSB                        21
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB                        15
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK                       0x003f8000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_GET(x)                     (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_SET(x)                     (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_RESET                      16
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MSB                          14
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB                          8
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK                         0x00007f00
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_GET(x)                       (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_SET(x)                       (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_RESET                        66
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MSB                          7
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB                          1
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK                         0x000000fe
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_GET(x)                       (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_SET(x)                       (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_RESET                        62
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MSB                    0
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB                    0
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK                   0x00000001
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK) >> PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB)
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB) & PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK)
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_RESET                  0
#define PHY_BB_PEFCAL_CNTL_0_ADDRESS                                     0xa6ec
#define PHY_BB_PEFCAL_CNTL_0_HW_MASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_SW_MASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_PEFCAL_CNTL_0_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_RSTMASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_RESET                                       0x2048427c

// 0xa6f0 (BB_PEFCAL_CNTL_1)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_MSB                18
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_LSB                18
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_MASK               0x00040000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_GET(x)             (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_SET(x)             (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUOUS_CAL_RESET              0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MSB                17
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB                17
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK               0x00020000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_GET(x)             (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_SET(x)             (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_RESET              0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MSB                    16
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB                    12
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK                   0x0001f000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_RESET                  0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MSB                       11
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB                       4
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK                      0x00000ff0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_RESET                     10
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MSB                       3
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB                       2
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK                      0x0000000c
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_RESET                     0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MSB                1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB                1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK               0x00000002
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_GET(x)             (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_SET(x)             (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_RESET              1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MSB             0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB             0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK            0x00000001
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_GET(x)          (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_SET(x)          (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_RESET           0
#define PHY_BB_PEFCAL_CNTL_1_ADDRESS                                     0xa6f0
#define PHY_BB_PEFCAL_CNTL_1_HW_MASK                                     0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_SW_MASK                                     0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_HW_WRITE_MASK                               0x00000001
#define PHY_BB_PEFCAL_CNTL_1_SW_WRITE_MASK                               0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_RSTMASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_1_RESET                                       0x000000a2

// 0xa6f4 (BB_PEFCAL_CNTL_2)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MSB                      28
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB                      26
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK                     0x1c000000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_GET(x)                   (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_SET(x)                   (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_RESET                    7
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MSB                 25
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB                 20
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK                0x03f00000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_GET(x)              (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_SET(x)              (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_RESET               63
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MSB                     19
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB                     14
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK                    0x000fc000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_GET(x)                  (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_SET(x)                  (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_RESET                   63
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MSB                 13
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB                 2
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK                0x00003ffc
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_GET(x)              (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_SET(x)              (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_RESET               255
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MSB                    1
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB                    1
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK                   0x00000002
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_RESET                  0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MSB                     0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB                     0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK                    0x00000001
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_GET(x)                  (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_SET(x)                  (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_RESET                   0
#define PHY_BB_PEFCAL_CNTL_2_ADDRESS                                     0xa6f4
#define PHY_BB_PEFCAL_CNTL_2_HW_MASK                                     0x1fffffff
#define PHY_BB_PEFCAL_CNTL_2_SW_MASK                                     0x1fffffff
#define PHY_BB_PEFCAL_CNTL_2_HW_WRITE_MASK                               0x00000002
#define PHY_BB_PEFCAL_CNTL_2_SW_WRITE_MASK                               0x1ffffffd
#define PHY_BB_PEFCAL_CNTL_2_RSTMASK                                     0xfffffffd
#define PHY_BB_PEFCAL_CNTL_2_RESET                                       0x1fffc3fc

// 0xa700 (BB_RXIQCAL_CONTROL_0)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MSB               31
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB               31
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK              0x80000000
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_GET(x)            (((x) & PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_SET(x)            (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB) & PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_RESET             0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MSB               29
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB               24
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK              0x3f000000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_GET(x)            (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_SET(x)            (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_RESET             60
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MSB                23
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB                18
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK               0x00fc0000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_GET(x)             (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_SET(x)             (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_RESET              60
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MSB                17
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB                12
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK               0x0003f000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_GET(x)             (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_SET(x)             (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_RESET              0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MSB                   11
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB                   8
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK                  0x00000f00
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_GET(x)                (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_RESET                 15
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MSB                   7
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB                   4
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK                  0x000000f0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_GET(x)                (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_RESET                 0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MSB                 3
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB                 3
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK                0x00000008
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_GET(x)              (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_SET(x)              (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_RESET               0
#define PHY_BB_RXIQCAL_CONTROL_0_ADDRESS                                 0xa700
#define PHY_BB_RXIQCAL_CONTROL_0_HW_MASK                                 0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_SW_MASK                                 0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_HW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_CONTROL_0_SW_WRITE_MASK                           0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_RSTMASK                                 0xffffffff
#define PHY_BB_RXIQCAL_CONTROL_0_RESET                                   0x3cf00f00

// 0xa710 (BB_DBG_MASK_AGC)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MSB                            31
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB                            31
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK                           0x80000000
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_GET(x)                         (((x) & PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK) >> PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_SET(x)                         (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB) & PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_RESET                          0
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MSB                        30
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB                        28
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK                       0x70000000
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_GET(x)                     (((x) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_RESET                      0
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MSB                        26
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB                        24
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK                       0x07000000
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_GET(x)                     (((x) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_RESET                      0
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MSB                             23
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB                             0
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_GET(x)                          (((x) & PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB) & PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_RESET                           0
#define PHY_BB_DBG_MASK_AGC_ADDRESS                                      0xa710
#define PHY_BB_DBG_MASK_AGC_HW_MASK                                      0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_SW_MASK                                      0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_AGC_SW_WRITE_MASK                                0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_AGC_RESET                                        0x00000000

// 0xa714 (BB_DBG_MASK_RXSM)
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_MSB                      30
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_LSB                      28
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_MASK                     0x70000000
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_GET(x)                   (((x) & PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_MASK) >> PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_LSB)
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_SET(x)                   (((0 | (x)) << PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_LSB) & PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_MASK)
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_B_RESET                    0
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_MSB                      26
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_LSB                      24
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_MASK                     0x07000000
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_GET(x)                   (((x) & PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_MASK) >> PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_LSB)
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_SET(x)                   (((0 | (x)) << PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_LSB) & PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_MASK)
#define PHY_BB_DBG_MASK_RXSM_DBG_BUS_RXSM_SEL_A_RESET                    0
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_MSB                           23
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_LSB                           0
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_GET(x)                        (((x) & PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_MASK) >> PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_LSB)
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_LSB) & PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_MASK)
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_RXSM_RESET                         0
#define PHY_BB_DBG_MASK_RXSM_ADDRESS                                     0xa714
#define PHY_BB_DBG_MASK_RXSM_HW_MASK                                     0x77ffffff
#define PHY_BB_DBG_MASK_RXSM_SW_MASK                                     0x77ffffff
#define PHY_BB_DBG_MASK_RXSM_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_RXSM_SW_WRITE_MASK                               0x77ffffff
#define PHY_BB_DBG_MASK_RXSM_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_RXSM_RESET                                       0x00000000

// 0xa718 (BB_DBG_MASK_TXSM)
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_MSB                           23
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_LSB                           0
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_GET(x)                        (((x) & PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_MASK) >> PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_LSB)
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_LSB) & PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_MASK)
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_TXSM_RESET                         0
#define PHY_BB_DBG_MASK_TXSM_ADDRESS                                     0xa718
#define PHY_BB_DBG_MASK_TXSM_HW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TXSM_SW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TXSM_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_TXSM_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_DBG_MASK_TXSM_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_TXSM_RESET                                       0x00000000

// 0xa71c (BB_DBG_MASK_TCTL)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MSB                           23
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB                           0
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_GET(x)                        (((x) & PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK) >> PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB) & PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_RESET                         0
#define PHY_BB_DBG_MASK_TCTL_ADDRESS                                     0xa71c
#define PHY_BB_DBG_MASK_TCTL_HW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_SW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_TCTL_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_TCTL_RESET                                       0x00000000

// 0xa720 (BB_DBG_MASK_VIT)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MSB                             23
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB                             0
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_GET(x)                          (((x) & PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK) >> PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB) & PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_RESET                           0
#define PHY_BB_DBG_MASK_VIT_ADDRESS                                      0xa720
#define PHY_BB_DBG_MASK_VIT_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_VIT_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_VIT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_VIT_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_VIT_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_VIT_RESET                                        0x00000000

// 0xa724 (BB_DBG_MASK_DFS)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MSB                        30
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB                        28
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK                       0x70000000
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_GET(x)                     (((x) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_RESET                      0
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MSB                        26
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB                        24
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK                       0x07000000
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_GET(x)                     (((x) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_RESET                      0
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MSB                             23
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB                             0
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_GET(x)                          (((x) & PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB) & PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_RESET                           0
#define PHY_BB_DBG_MASK_DFS_ADDRESS                                      0xa724
#define PHY_BB_DBG_MASK_DFS_HW_MASK                                      0x77ffffff
#define PHY_BB_DBG_MASK_DFS_SW_MASK                                      0x77ffffff
#define PHY_BB_DBG_MASK_DFS_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_DFS_SW_WRITE_MASK                                0x77ffffff
#define PHY_BB_DBG_MASK_DFS_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_DFS_RESET                                        0x00000000

// 0xa728 (BB_DBG_MASK_CAL)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MSB                             23
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB                             0
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_GET(x)                          (((x) & PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK) >> PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB) & PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_RESET                           0
#define PHY_BB_DBG_MASK_CAL_ADDRESS                                      0xa728
#define PHY_BB_DBG_MASK_CAL_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_CAL_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_CAL_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_CAL_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_CAL_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_CAL_RESET                                        0x00000000

// 0xa72c (BB_DBG_MASK_SVD)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MSB                             23
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB                             0
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_GET(x)                          (((x) & PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK) >> PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB) & PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_RESET                           0
#define PHY_BB_DBG_MASK_SVD_ADDRESS                                      0xa72c
#define PHY_BB_DBG_MASK_SVD_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_SVD_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_SVD_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_SVD_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_SVD_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_SVD_RESET                                        0x00000000

// 0xa7c0 (BB_WATCHDOG_STATUS)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MSB                     31
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB                     28
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK                    0xf0000000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MSB                     27
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB                     24
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK                    0x0f000000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MSB                     23
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB                     20
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK                    0x00f00000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MSB                     19
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB                     16
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK                    0x000f0000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MSB                     15
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB                     12
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK                    0x0000f000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MSB                     11
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB                     8
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK                    0x00000f00
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MSB                     7
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB                     4
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK                    0x000000f0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MSB                      3
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB                      3
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK                     0x00000008
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_GET(x)                   (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_SET(x)                   (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_RESET                    0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MSB                     2
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB                     0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK                    0x00000007
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_ADDRESS                                   0xa7c0
#define PHY_BB_WATCHDOG_STATUS_HW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_SW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_HW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_STATUS_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_STATUS_RSTMASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_RESET                                     0x00000000

// 0xa7c4 (BB_WATCHDOG_CTRL_1)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MSB     31
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB     16
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK    0xffff0000
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_GET(x)  (((x) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK) >> PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_RESET   0
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MSB 15
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB 2
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK 0x0000fffc
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK) >> PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_RESET 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MSB    1
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB    1
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK   0x00000002
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK) >> PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_RESET  0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MSB 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK 0x00000001
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK) >> PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_RESET 0
#define PHY_BB_WATCHDOG_CTRL_1_ADDRESS                                   0xa7c4
#define PHY_BB_WATCHDOG_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_WATCHDOG_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_RSTMASK                                   0x00000003
#define PHY_BB_WATCHDOG_CTRL_1_RESET                                     0x00000000

// 0xa7c8 (BB_WATCHDOG_CTRL_2)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_MSB            11
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_LSB            11
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_MASK           0x00000800
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_GET(x)         (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_SET(x)         (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_AGC_HT_STF_RESET          0
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MSB             10
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB             10
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK            0x00000400
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_GET(x)          (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_SET(x)          (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_RESET           0
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MSB                 9
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB                 9
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK                0x00000200
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_GET(x)              (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_SET(x)              (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_RESET               0
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MSB                 8
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB                 8
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK                0x00000100
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_GET(x)              (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_SET(x)              (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_RESET               0
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MSB                       3
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB                       3
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK                      0x00000008
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_GET(x)                    (((x) & PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK) >> PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_SET(x)                    (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB) & PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_RESET                     0
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MSB                      2
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB                      2
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK                     0x00000004
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_GET(x)                   (((x) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK) >> PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_SET(x)                   (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_RESET                    0
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MSB            1
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB            1
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK           0x00000002
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_GET(x)         (((x) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK) >> PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_SET(x)         (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_RESET          0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MSB                    0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB                    0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK                   0x00000001
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_GET(x)                 (((x) & PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK) >> PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_SET(x)                 (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB) & PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_RESET                  0
#define PHY_BB_WATCHDOG_CTRL_2_ADDRESS                                   0xa7c8
#define PHY_BB_WATCHDOG_CTRL_2_HW_MASK                                   0x00000f0f
#define PHY_BB_WATCHDOG_CTRL_2_SW_MASK                                   0x00000f0f
#define PHY_BB_WATCHDOG_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_WATCHDOG_CTRL_2_SW_WRITE_MASK                             0x00000f0f
#define PHY_BB_WATCHDOG_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_2_RESET                                     0x00000000

// 0xa7cc (BB_BLUETOOTH_CNTL)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MSB                       1
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB                       1
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK                      0x00000002
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_GET(x)                    (((x) & PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK) >> PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_SET(x)                    (((0 | (x)) << PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB) & PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_RESET                     0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MSB                        0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB                        0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK                       0x00000001
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_GET(x)                     (((x) & PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK) >> PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB)
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_SET(x)                     (((0 | (x)) << PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB) & PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK)
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_RESET                      0
#define PHY_BB_BLUETOOTH_CNTL_ADDRESS                                    0xa7cc
#define PHY_BB_BLUETOOTH_CNTL_HW_MASK                                    0x00000003
#define PHY_BB_BLUETOOTH_CNTL_SW_MASK                                    0x00000003
#define PHY_BB_BLUETOOTH_CNTL_HW_WRITE_MASK                              0x00000000
#define PHY_BB_BLUETOOTH_CNTL_SW_WRITE_MASK                              0x00000003
#define PHY_BB_BLUETOOTH_CNTL_RSTMASK                                    0xfffffffd
#define PHY_BB_BLUETOOTH_CNTL_RESET                                      0x00000000

// 0xa7d4 (BB_PHYONLY_CONTROL)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MSB                     7
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB                     7
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK                    0x00000080
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK) >> PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB) & PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MSB                     6
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB                     6
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK                    0x00000040
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK) >> PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB)
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB) & PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK)
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MSB                     5
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB                     5
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK                    0x00000020
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK) >> PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB)
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB) & PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK)
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MSB                     4
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB                     4
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK                    0x00000010
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK) >> PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB)
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB) & PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK)
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MSB                     3
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB                     3
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK                    0x00000008
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK) >> PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB)
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB) & PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK)
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MSB                    2
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB                    2
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK                   0x00000004
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_GET(x)                 (((x) & PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK) >> PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB)
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_SET(x)                 (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB) & PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK)
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_RESET                  0
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MSB                 1
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB                 1
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK                0x00000002
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_GET(x)              (((x) & PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK) >> PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB)
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_SET(x)              (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB) & PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK)
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_RESET               0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MSB                         0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB                         0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK                        0x00000001
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_GET(x)                      (((x) & PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK) >> PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB)
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_SET(x)                      (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB) & PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK)
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_RESET                       0
#define PHY_BB_PHYONLY_CONTROL_ADDRESS                                   0xa7d4
#define PHY_BB_PHYONLY_CONTROL_HW_MASK                                   0x000000ff
#define PHY_BB_PHYONLY_CONTROL_SW_MASK                                   0x000000ff
#define PHY_BB_PHYONLY_CONTROL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PHYONLY_CONTROL_SW_WRITE_MASK                             0x000000ff
#define PHY_BB_PHYONLY_CONTROL_RSTMASK                                   0xffffff80
#define PHY_BB_PHYONLY_CONTROL_RESET                                     0x00000000

// 0xa7dc (BB_ECO_CTRL)
#define PHY_BB_ECO_CTRL_ECO_CTRL_MSB                                     31
#define PHY_BB_ECO_CTRL_ECO_CTRL_LSB                                     0
#define PHY_BB_ECO_CTRL_ECO_CTRL_MASK                                    0xffffffff
#define PHY_BB_ECO_CTRL_ECO_CTRL_GET(x)                                  (((x) & PHY_BB_ECO_CTRL_ECO_CTRL_MASK) >> PHY_BB_ECO_CTRL_ECO_CTRL_LSB)
#define PHY_BB_ECO_CTRL_ECO_CTRL_SET(x)                                  (((0 | (x)) << PHY_BB_ECO_CTRL_ECO_CTRL_LSB) & PHY_BB_ECO_CTRL_ECO_CTRL_MASK)
#define PHY_BB_ECO_CTRL_ECO_CTRL_RESET                                   0
#define PHY_BB_ECO_CTRL_ADDRESS                                          0xa7dc
#define PHY_BB_ECO_CTRL_HW_MASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_SW_MASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ECO_CTRL_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ECO_CTRL_RSTMASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_RESET                                            0x00000000

// 0xa7e0 (BB_WATCHDOG_STATUS_B)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MSB          31
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB          26
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK         0xfc000000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MSB    25
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB    24
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK   0x03000000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_RESET  0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MSB     23
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB     20
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK    0x00f00000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_GET(x)  (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_RESET   0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MSB    19
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB    18
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK   0x000c0000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_RESET  0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MSB     17
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB     16
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK    0x00030000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_GET(x)  (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_RESET   0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MSB  15
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB  12
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK 0x0000f000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_RESET 0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MSB          11
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB          8
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK         0x00000f00
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MSB          7
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB          4
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK         0x000000f0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MSB        3
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK       0x0000000f
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_GET(x)     (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_SET(x)     (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_RESET      0
#define PHY_BB_WATCHDOG_STATUS_B_ADDRESS                                 0xa7e0
#define PHY_BB_WATCHDOG_STATUS_B_HW_MASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_SW_MASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_HW_WRITE_MASK                           0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_RSTMASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_RESET                                   0x00000000

// 0xa7f0 (BB_TABLES_INTF_ADDR_B0)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK                 0x80000000
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_GET(x)               (((x) & PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK) >> PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_SET(x)               (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB) & PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_RESET                0
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MSB                     17
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB                     2
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK                    0x0003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_GET(x)                  (((x) & PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK) >> PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB) & PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_RESET                   0
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDRESS                               0xa7f0
#define PHY_BB_TABLES_INTF_ADDR_B0_HW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_SW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_TABLES_INTF_ADDR_B0_SW_WRITE_MASK                         0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_RSTMASK                               0xffffffff
#define PHY_BB_TABLES_INTF_ADDR_B0_RESET                                 0x00000000

// 0xa7f4 (BB_TABLES_INTF_DATA_B0)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MSB                     31
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB                     0
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK                    0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_GET(x)                  (((x) & PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK) >> PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB) & PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_RESET                   0
#define PHY_BB_TABLES_INTF_DATA_B0_ADDRESS                               0xa7f4
#define PHY_BB_TABLES_INTF_DATA_B0_HW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_SW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_HW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_RSTMASK                               0x00000000
#define PHY_BB_TABLES_INTF_DATA_B0_RESET                                 0x00000000

// 0xa888 (BB_PRE_EMPHASIS_BW20_B1)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_ADDRESS                              0xa888
#define PHY_BB_PRE_EMPHASIS_BW20_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW20_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_RESET                                0x00000000

// 0xa88c (BB_PRE_EMPHASIS_BW40_B1)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_ADDRESS                              0xa88c
#define PHY_BB_PRE_EMPHASIS_BW40_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW40_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_RESET                                0x00000000

// 0xa890 (BB_PRE_EMPHASIS_BW80_B1)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_ADDRESS                              0xa890
#define PHY_BB_PRE_EMPHASIS_BW80_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW80_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_RESET                                0x00000000

// 0xa894 (BB_CHN1_TABLES_INTF_ADDR)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MSB             31
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB             31
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK            0x80000000
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_GET(x)          (((x) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK) >> PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_SET(x)          (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_RESET           0
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MSB                17
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB                2
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK               0x0003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_GET(x)             (((x) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK) >> PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_SET(x)             (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_RESET              0
#define PHY_BB_CHN1_TABLES_INTF_ADDR_ADDRESS                             0xa894
#define PHY_BB_CHN1_TABLES_INTF_ADDR_HW_MASK                             0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_SW_MASK                             0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_HW_WRITE_MASK                       0x00000000
#define PHY_BB_CHN1_TABLES_INTF_ADDR_SW_WRITE_MASK                       0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_RSTMASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_ADDR_RESET                               0x00000000

// 0xa898 (BB_CHN1_TABLES_INTF_DATA)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MSB                31
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB                0
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK               0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_GET(x)             (((x) & PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK) >> PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_SET(x)             (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB) & PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_RESET              0
#define PHY_BB_CHN1_TABLES_INTF_DATA_ADDRESS                             0xa898
#define PHY_BB_CHN1_TABLES_INTF_DATA_HW_MASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_SW_MASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_HW_WRITE_MASK                       0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_SW_WRITE_MASK                       0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_RSTMASK                             0x00000000
#define PHY_BB_CHN1_TABLES_INTF_DATA_RESET                               0x00000000

// 0xa8a8 (BB_SPUR_REPORT_B1)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MSB              31
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB              16
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK             0xffff0000
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_GET(x)           (((x) & PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK) >> PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_SET(x)           (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB) & PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_RESET            0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MSB                           15
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB                           8
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK                          0x0000ff00
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK) >> PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_RESET                         0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MSB                           7
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB                           0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK                          0x000000ff
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK) >> PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_RESET                         0
#define PHY_BB_SPUR_REPORT_B1_ADDRESS                                    0xa8a8
#define PHY_BB_SPUR_REPORT_B1_HW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B1_SW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B1_HW_WRITE_MASK                              0xffffffff
#define PHY_BB_SPUR_REPORT_B1_SW_WRITE_MASK                              0x00000000
#define PHY_BB_SPUR_REPORT_B1_RSTMASK                                    0x00000000
#define PHY_BB_SPUR_REPORT_B1_RESET                                      0x00000000

// 0xa8c0 (BB_IQ_ADC_MEAS_0_B1)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK) >> PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB) & PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_0_B1_ADDRESS                                  0xa8c0
#define PHY_BB_IQ_ADC_MEAS_0_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B1_RESET                                    0x00000000

// 0xa8c4 (BB_IQ_ADC_MEAS_1_B1)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK) >> PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB) & PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_1_B1_ADDRESS                                  0xa8c4
#define PHY_BB_IQ_ADC_MEAS_1_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B1_RESET                                    0x00000000

// 0xa8c8 (BB_IQ_ADC_MEAS_2_B1)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK) >> PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB) & PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_2_B1_ADDRESS                                  0xa8c8
#define PHY_BB_IQ_ADC_MEAS_2_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B1_RESET                                    0x00000000

// 0xa8cc (BB_IQ_ADC_MEAS_3_B1)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK) >> PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB) & PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_3_B1_ADDRESS                                  0xa8cc
#define PHY_BB_IQ_ADC_MEAS_3_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B1_RESET                                    0x00000000

// 0xa8d0 (BB_TX_PHASE_RAMP_B1)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MSB                24
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB                17
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK               0x01fe0000
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_GET(x)             (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_SET(x)             (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_RESET              0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MSB                 16
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB                 7
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK                0x0001ff80
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MSB                 6
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB                 1
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK                0x0000007e
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MSB               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK              0x00000001
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_GET(x)            (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_SET(x)            (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_RESET             0
#define PHY_BB_TX_PHASE_RAMP_B1_ADDRESS                                  0xa8d0
#define PHY_BB_TX_PHASE_RAMP_B1_HW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_SW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TX_PHASE_RAMP_B1_SW_WRITE_MASK                            0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_RSTMASK                                  0xfe000000
#define PHY_BB_TX_PHASE_RAMP_B1_RESET                                    0x00000000

// 0xa8d4 (BB_ADC_GAIN_CORR_B1)
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MSB              17
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB              9
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK             0x0003fe00
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_GET(x)           (((x) & PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_SET(x)           (((0 | (x)) << PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB) & PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_RESET            32
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MSB              8
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB              0
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK             0x000001ff
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_GET(x)           (((x) & PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_SET(x)           (((0 | (x)) << PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB) & PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_RESET            32
#define PHY_BB_ADC_GAIN_CORR_B1_ADDRESS                                  0xa8d4
#define PHY_BB_ADC_GAIN_CORR_B1_HW_MASK                                  0x0003ffff
#define PHY_BB_ADC_GAIN_CORR_B1_SW_MASK                                  0x0003ffff
#define PHY_BB_ADC_GAIN_CORR_B1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_ADC_GAIN_CORR_B1_SW_WRITE_MASK                            0x0003ffff
#define PHY_BB_ADC_GAIN_CORR_B1_RSTMASK                                  0xffffffff
#define PHY_BB_ADC_GAIN_CORR_B1_RESET                                    0x00004020

// 0xa8d8 (BB_ADC_DC_CORR_B1)
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MSB                  17
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB                  9
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK                 0x0003fe00
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_GET(x)               (((x) & PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK) >> PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB)
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_SET(x)               (((0 | (x)) << PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB) & PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK)
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_RESET                0
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MSB                  8
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB                  0
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK                 0x000001ff
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_GET(x)               (((x) & PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK) >> PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB)
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_SET(x)               (((0 | (x)) << PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB) & PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK)
#define PHY_BB_ADC_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_RESET                0
#define PHY_BB_ADC_DC_CORR_B1_ADDRESS                                    0xa8d8
#define PHY_BB_ADC_DC_CORR_B1_HW_MASK                                    0x0003ffff
#define PHY_BB_ADC_DC_CORR_B1_SW_MASK                                    0x0003ffff
#define PHY_BB_ADC_DC_CORR_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_ADC_DC_CORR_B1_SW_WRITE_MASK                              0x0003ffff
#define PHY_BB_ADC_DC_CORR_B1_RSTMASK                                    0xffffffff
#define PHY_BB_ADC_DC_CORR_B1_RESET                                      0x00000000

// 0xa8e0 (BB_RX_IQ_CORR_LOOPBACK_B1)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MSB     17
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB     9
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK    0x0003fe00
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MSB     8
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB     0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK    0x000001ff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_ADDRESS                            0xa8e0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_HW_MASK                            0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_SW_MASK                            0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_HW_WRITE_MASK                      0x00000000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_SW_WRITE_MASK                      0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_RSTMASK                            0xfffc0000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_RESET                              0x00000000

// 0xa8f0 (BB_PAPRD_CTRL0_B1)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_MSB                 31
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_LSB                 2
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_MASK                0xfffffffc
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_MASK) >> PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_LSB)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_LSB) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_MASK)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_5_0_1_RESET               0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MSB                         0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB                         0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK                        0x00000001
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_GET(x)                      (((x) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_SET(x)                      (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_RESET                       0
#define PHY_BB_PAPRD_CTRL0_B1_ADDRESS                                    0xa8f0
#define PHY_BB_PAPRD_CTRL0_B1_HW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_SW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL0_B1_SW_WRITE_MASK                              0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_RSTMASK                                    0x00000003
#define PHY_BB_PAPRD_CTRL0_B1_RESET                                      0x00000000

// 0xa8f4 (BB_PAPRD_CTRL1_B1)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MSB              29
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB              29
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK             0x20000000
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_GET(x)           (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_SET(x)           (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_RESET            0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MSB                 13
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB                 8
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK                0x00003f00
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_RESET               0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MSB                 7
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB                 2
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK                0x000000fc
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_RESET               0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MSB          1
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB          1
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK         0x00000002
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_RESET        0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MSB          0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB          0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK         0x00000001
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_RESET        0
#define PHY_BB_PAPRD_CTRL1_B1_ADDRESS                                    0xa8f4
#define PHY_BB_PAPRD_CTRL1_B1_HW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_SW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL1_B1_SW_WRITE_MASK                              0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_RSTMASK                                    0xffffc003
#define PHY_BB_PAPRD_CTRL1_B1_RESET                                      0x00000000

// 0xa8f8 (BB_PAPRD_CTRL2_B1)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_MSB                      31
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_LSB                      27
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_MASK                     0xf8000000
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_GET(x)                   (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_SET(x)                   (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_MAG_THRSH_1_RESET                    0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_MSB                  26
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_LSB                  24
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_MASK                 0x07000000
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_GET(x)               (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_SET(x)               (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_TABLE_RFBMODE_1_RESET                0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MSB           23
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB           18
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK          0x00fc0000
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_GET(x)        (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_SET(x)        (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_RESET         0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MSB               17
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB               0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK              0x0003ffff
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_GET(x)            (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_SET(x)            (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_RESET             0
#define PHY_BB_PAPRD_CTRL2_B1_ADDRESS                                    0xa8f8
#define PHY_BB_PAPRD_CTRL2_B1_HW_MASK                                    0xffffffff
#define PHY_BB_PAPRD_CTRL2_B1_SW_MASK                                    0xffffffff
#define PHY_BB_PAPRD_CTRL2_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL2_B1_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_PAPRD_CTRL2_B1_RSTMASK                                    0x00000000
#define PHY_BB_PAPRD_CTRL2_B1_RESET                                      0x00000000

// 0xae04 (BB_GAIN_FORCE_MAX_GAINS_B1)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MSB         31
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB         25
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK        0xfe000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MSB         24
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB         18
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK        0x01fc0000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK               0x00020000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK               0x00010000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MSB                   15
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB                   8
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK                  0x0000ff00
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MSB                   7
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB                   0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK                  0x000000ff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_ADDRESS                           0xae04
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_HW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_SW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_HW_WRITE_MASK                     0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_SW_WRITE_MASK                     0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RSTMASK                           0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RESET                             0x00000000

// 0xae18 (BB_EXT_ATTEN_SWITCH_CTL_B1)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MSB                26
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB                22
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK               0x07c00000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_GET(x)             (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_SET(x)             (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_RESET              0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MSB              21
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB              17
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK             0x003e0000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MSB              16
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB              12
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK             0x0001f000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MSB                  11
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB                  6
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK                 0x00000fc0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MSB                  5
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB                  0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK                 0x0000003f
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_ADDRESS                           0xae18
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_HW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_SW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_HW_WRITE_MASK                     0x00000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_SW_WRITE_MASK                     0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_RSTMASK                           0xf8000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_RESET                             0x00000000

// 0xae1c (BB_CCA_B1)
#define PHY_BB_CCA_B1_MINCCAPWR_1_MSB                                    28
#define PHY_BB_CCA_B1_MINCCAPWR_1_LSB                                    20
#define PHY_BB_CCA_B1_MINCCAPWR_1_MASK                                   0x1ff00000
#define PHY_BB_CCA_B1_MINCCAPWR_1_GET(x)                                 (((x) & PHY_BB_CCA_B1_MINCCAPWR_1_MASK) >> PHY_BB_CCA_B1_MINCCAPWR_1_LSB)
#define PHY_BB_CCA_B1_MINCCAPWR_1_SET(x)                                 (((0 | (x)) << PHY_BB_CCA_B1_MINCCAPWR_1_LSB) & PHY_BB_CCA_B1_MINCCAPWR_1_MASK)
#define PHY_BB_CCA_B1_MINCCAPWR_1_RESET                                  0
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MSB                                 8
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB                                 0
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK                                0x000001ff
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_GET(x)                              (((x) & PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK) >> PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB)
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_SET(x)                              (((0 | (x)) << PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB) & PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK)
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_RESET                               0
#define PHY_BB_CCA_B1_ADDRESS                                            0xae1c
#define PHY_BB_CCA_B1_HW_MASK                                            0x1ff001ff
#define PHY_BB_CCA_B1_SW_MASK                                            0x1ff001ff
#define PHY_BB_CCA_B1_HW_WRITE_MASK                                      0x1ff00000
#define PHY_BB_CCA_B1_SW_WRITE_MASK                                      0x000001ff
#define PHY_BB_CCA_B1_RSTMASK                                            0xe00ffe00
#define PHY_BB_CCA_B1_RESET                                              0x00000000

// 0xae20 (BB_CCA_CTRL_2_B1)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MSB                          17
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB                          10
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK                         0x0003fc00
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_GET(x)                       (((x) & PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK) >> PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_SET(x)                       (((0 | (x)) << PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB) & PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_RESET                        0
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MSB                         8
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB                         0
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK                        0x000001ff
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_GET(x)                      (((x) & PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK) >> PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB)
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_SET(x)                      (((0 | (x)) << PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB) & PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK)
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_RESET                       0
#define PHY_BB_CCA_CTRL_2_B1_ADDRESS                                     0xae20
#define PHY_BB_CCA_CTRL_2_B1_HW_MASK                                     0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_SW_MASK                                     0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_CCA_CTRL_2_B1_SW_WRITE_MASK                               0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_RSTMASK                                     0xffffffff
#define PHY_BB_CCA_CTRL_2_B1_RESET                                       0x00000000

// 0xaf80 (BB_RSSI_B1)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_MSB                                  31
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB                                  24
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK                                 0xff000000
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_MSB                                  23
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB                                  16
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_MSB                                  15
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB                                  8
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_MSB                                  7
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB                                  0
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK                                 0x000000ff
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK) >> PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB) & PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_RESET                                0
#define PHY_BB_RSSI_B1_ADDRESS                                           0xaf80
#define PHY_BB_RSSI_B1_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B1_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B1_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B1_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B1_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B1_RESET                                             0x00000000

// 0xaf84 (BB_SPUR_EST_CCK_REPORT_B1)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MSB               31
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB               24
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK              0xff000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MSB               23
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB               16
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK              0x00ff0000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MSB            15
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB            8
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK           0x0000ff00
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MSB            7
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB            0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK           0x000000ff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_ADDRESS                            0xaf84
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_HW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SW_WRITE_MASK                      0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_RSTMASK                            0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_RESET                              0x00000000

// 0xaf88 (BB_AGC_DIG_DC_STATUS_I_0_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_ADDRESS                          0xaf88
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESET                            0x00000000

// 0xaf8c (BB_AGC_DIG_DC_STATUS_I_1_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_ADDRESS                          0xaf8c
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESET                            0x00000000

// 0xaf90 (BB_AGC_DIG_DC_STATUS_I_2_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_ADDRESS                          0xaf90
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESET                            0x00000000

// 0xaf94 (BB_AGC_DIG_DC_STATUS_Q_0_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_ADDRESS                          0xaf94
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESET                            0x00000000

// 0xaf98 (BB_AGC_DIG_DC_STATUS_Q_1_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_ADDRESS                          0xaf98
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESET                            0x00000000

// 0xaf9c (BB_AGC_DIG_DC_STATUS_Q_2_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_ADDRESS                          0xaf9c
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESET                            0x00000000

// 0xafa0 (BB_DC_CAL_STATUS_B1)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MSB                          29
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB                          25
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK                         0x3e000000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MSB                          24
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB                          20
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK                         0x01f00000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MSB                          19
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB                          15
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK                         0x000f8000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MSB                          14
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB                          10
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK                         0x00007c00
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MSB                          9
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB                          5
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK                         0x000003e0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MSB                          4
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB                          0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK                         0x0000001f
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_ADDRESS                                  0xafa0
#define PHY_BB_DC_CAL_STATUS_B1_HW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_SW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_HW_WRITE_MASK                            0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_DC_CAL_STATUS_B1_RSTMASK                                  0xc0000000
#define PHY_BB_DC_CAL_STATUS_B1_RESET                                    0x00000000

// 0xb000 (BB_RX_OCGAIN2_0)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_0_ADDRESS                                      0xb000
#define PHY_BB_RX_OCGAIN2_ADDRESS                                        PHY_BB_RX_OCGAIN2_0_ADDRESS
#define PHY_BB_RX_OCGAIN2_0_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_0_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_0_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_0_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_0_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_0_RESET                                        0x00000000

// Skip b004 (BB_RX_OCGAIN2_1) - b1fc (BB_RX_OCGAIN2_127) for brevity
// 0xb284 (BB_SWITCH_TABLE_CHN_B1)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MSB                  11
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB                  10
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK                 0x00000c00
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MSB               9
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB               8
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK              0x00000300
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MSB                7
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB                6
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK               0x000000c0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_GET(x)             (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_SET(x)             (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_RESET              0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MSB                  5
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB                  4
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK                 0x00000030
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MSB                  3
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB                  2
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK                 0x0000000c
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MSB               1
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB               0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK              0x00000003
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B1_ADDRESS                               0xb284
#define PHY_BB_SWITCH_TABLE_CHN_B1_HW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_SW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_HW_WRITE_MASK                         0x00000000
#define PHY_BB_SWITCH_TABLE_CHN_B1_SW_WRITE_MASK                         0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_RSTMASK                               0xffffffff
#define PHY_BB_SWITCH_TABLE_CHN_B1_RESET                                 0x00000000

// 0xb2d0 (BB_FCAL_2_B1)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MSB                        24
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB                        20
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK                       0x01f00000
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_GET(x)                     (((x) & PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK) >> PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_SET(x)                     (((0 | (x)) << PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB) & PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_RESET                      0
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MSB                            7
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB                            3
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK                           0x000000f8
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_GET(x)                         (((x) & PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK) >> PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB)
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_SET(x)                         (((0 | (x)) << PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB) & PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK)
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_RESET                          15
#define PHY_BB_FCAL_2_B1_ADDRESS                                         0xb2d0
#define PHY_BB_FCAL_2_B1_HW_MASK                                         0x01f000f8
#define PHY_BB_FCAL_2_B1_SW_MASK                                         0x01f000f8
#define PHY_BB_FCAL_2_B1_HW_WRITE_MASK                                   0x01f00000
#define PHY_BB_FCAL_2_B1_SW_WRITE_MASK                                   0x000000f8
#define PHY_BB_FCAL_2_B1_RSTMASK                                         0xfe0fffff
#define PHY_BB_FCAL_2_B1_RESET                                           0x00000078

// 0xb2d4 (BB_DFT_TONE_CTRL_B1)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MSB                  12
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB                  4
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK                 0x00001ff0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_GET(x)               (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_SET(x)               (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_RESET                0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MSB                   3
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB                   2
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK                  0x0000000c
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_GET(x)                (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_SET(x)                (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_RESET                 0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MSB                        0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB                        0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK                       0x00000001
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_GET(x)                     (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_SET(x)                     (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_RESET                      0
#define PHY_BB_DFT_TONE_CTRL_B1_ADDRESS                                  0xb2d4
#define PHY_BB_DFT_TONE_CTRL_B1_HW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_SW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_DFT_TONE_CTRL_B1_SW_WRITE_MASK                            0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_RSTMASK                                  0xffffffff
#define PHY_BB_DFT_TONE_CTRL_B1_RESET                                    0x00000000

// 0xb2dc (BB_CL_MAP_0_B1)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_MSB                                  31
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB                                  0
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_GET(x)                               (((x) & PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK) >> PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB) & PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_RESET                                0
#define PHY_BB_CL_MAP_0_B1_ADDRESS                                       0xb2dc
#define PHY_BB_CL_MAP_0_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_0_B1_RESET                                         0x00000000

// 0xb2e0 (BB_CL_MAP_1_B1)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_MSB                                  31
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB                                  0
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_GET(x)                               (((x) & PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK) >> PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB) & PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_RESET                                0
#define PHY_BB_CL_MAP_1_B1_ADDRESS                                       0xb2e0
#define PHY_BB_CL_MAP_1_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_1_B1_RESET                                         0x00000000

// 0xb2e4 (BB_CL_MAP_2_B1)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_MSB                                  31
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB                                  0
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_GET(x)                               (((x) & PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK) >> PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB) & PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_RESET                                0
#define PHY_BB_CL_MAP_2_B1_ADDRESS                                       0xb2e4
#define PHY_BB_CL_MAP_2_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_2_B1_RESET                                         0x00000000

// 0xb2e8 (BB_CL_MAP_3_B1)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_MSB                                  31
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB                                  0
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_GET(x)                               (((x) & PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK) >> PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB) & PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_RESET                                0
#define PHY_BB_CL_MAP_3_B1_ADDRESS                                       0xb2e8
#define PHY_BB_CL_MAP_3_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_3_B1_RESET                                         0x00000000

// 0xb300 (BB_CL_TAB_B1_0)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_0_ADDRESS                                       0xb300
#define PHY_BB_CL_TAB_B1_ADDRESS                                         PHY_BB_CL_TAB_B1_0_ADDRESS
#define PHY_BB_CL_TAB_B1_0_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_0_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_0_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_0_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_0_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_0_RESET                                         0x00000000

// Skip b304 (BB_CL_TAB_B1_1) - b33c (BB_CL_TAB_B1_15) for brevity
// 0xb380 (BB_CHAN_INFO_GAIN_B1)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MSB              24
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB              24
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK             0x01000000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MSB              23
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB              23
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK             0x00800000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MSB                 22
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB                 16
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK                0x007f0000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MSB                 15
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB                 8
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK                0x0000ff00
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MSB                    7
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB                    0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK                   0x000000ff
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_GET(x)                 (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_SET(x)                 (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_RESET                  0
#define PHY_BB_CHAN_INFO_GAIN_B1_ADDRESS                                 0xb380
#define PHY_BB_CHAN_INFO_GAIN_B1_HW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_SW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_HW_WRITE_MASK                           0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_INFO_GAIN_B1_RSTMASK                                 0xfe000000
#define PHY_BB_CHAN_INFO_GAIN_B1_RESET                                   0x00000000

// 0xb404 (BB_TPC_4_B1)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_MSB                                  24
#define PHY_BB_TPC_4_B1_RATE_SENT_1_LSB                                  20
#define PHY_BB_TPC_4_B1_RATE_SENT_1_MASK                                 0x01f00000
#define PHY_BB_TPC_4_B1_RATE_SENT_1_GET(x)                               (((x) & PHY_BB_TPC_4_B1_RATE_SENT_1_MASK) >> PHY_BB_TPC_4_B1_RATE_SENT_1_LSB)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_SET(x)                               (((0 | (x)) << PHY_BB_TPC_4_B1_RATE_SENT_1_LSB) & PHY_BB_TPC_4_B1_RATE_SENT_1_MASK)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_RESET                                0
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MSB                            19
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB                            14
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK                           0x000fc000
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_GET(x)                         (((x) & PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK) >> PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB)
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_SET(x)                         (((0 | (x)) << PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB) & PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK)
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_RESET                          0
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_MSB                                   13
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB                                   9
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK                                  0x00003e00
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_GET(x)                                (((x) & PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK) >> PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB)
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_SET(x)                                (((0 | (x)) << PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB) & PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK)
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_RESET                                 0
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MSB                                 8
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB                                 1
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK                                0x000001fe
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_GET(x)                              (((x) & PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK) >> PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB)
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_SET(x)                              (((0 | (x)) << PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB) & PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK)
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_RESET                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MSB                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK                              0x00000001
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_GET(x)                            (((x) & PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK) >> PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB)
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_SET(x)                            (((0 | (x)) << PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB) & PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK)
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_RESET                             0
#define PHY_BB_TPC_4_B1_ADDRESS                                          0xb404
#define PHY_BB_TPC_4_B1_HW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B1_SW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B1_HW_WRITE_MASK                                    0x01ffffff
#define PHY_BB_TPC_4_B1_SW_WRITE_MASK                                    0x00000000
#define PHY_BB_TPC_4_B1_RSTMASK                                          0xfe0001ff
#define PHY_BB_TPC_4_B1_RESET                                            0x00000000

// 0xb420 (BB_TPC_11_B1)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MSB                             26
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB                             24
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK                            0x07000000
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_GET(x)                          (((x) & PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_SET(x)                          (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB) & PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_RESET                           0
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MSB                           23
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB                           16
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK                          0x00ff0000
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_GET(x)                        (((x) & PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB) & PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_RESET                         0
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MSB                         14
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB                         10
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK                        0x00007c00
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_GET(x)                      (((x) & PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB) & PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_RESET                       0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MSB                   9
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB                   8
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK                  0x00000300
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_GET(x)                (((x) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK) >> PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_SET(x)                (((0 | (x)) << PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_RESET                 0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MSB                           7
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB                           0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK                          0x000000ff
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_GET(x)                        (((x) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK) >> PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_RESET                         0
#define PHY_BB_TPC_11_B1_ADDRESS                                         0xb420
#define PHY_BB_TPC_11_B1_HW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B1_SW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_11_B1_SW_WRITE_MASK                                   0x07ff7fff
#define PHY_BB_TPC_11_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_11_B1_RESET                                           0x00000000

// 0xb424 (BB_TPC_12_B1)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_MSB                                7
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB                                0
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK                               0x000000ff
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_GET(x)                             (((x) & PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK) >> PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB) & PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_RESET                              0
#define PHY_BB_TPC_12_B1_ADDRESS                                         0xb424
#define PHY_BB_TPC_12_B1_HW_MASK                                         0x000000ff
#define PHY_BB_TPC_12_B1_SW_MASK                                         0x000000ff
#define PHY_BB_TPC_12_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_12_B1_SW_WRITE_MASK                                   0x000000ff
#define PHY_BB_TPC_12_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_12_B1_RESET                                           0x00000000

// 0xb440 (BB_TPC_19_B1)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MSB                                30
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB                                24
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK                               0x7f000000
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_GET(x)                             (((x) & PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK) >> PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB) & PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_RESET                              0
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_MSB                               23
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB                               16
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK                              0x00ff0000
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_GET(x)                            (((x) & PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK) >> PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB)
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_SET(x)                            (((0 | (x)) << PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB) & PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK)
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_RESET                             0
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_MSB                            15
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_LSB                            8
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_MASK                           0x0000ff00
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_GET(x)                         (((x) & PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_MASK) >> PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_LSB)
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_SET(x)                         (((0 | (x)) << PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_LSB) & PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_MASK)
#define PHY_BB_TPC_19_B1_VOLT_CAL_VALUE_1_RESET                          0
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_MSB                           7
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_LSB                           0
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_MASK                          0x000000ff
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_GET(x)                        (((x) & PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_MASK) >> PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_LSB)
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_SET(x)                        (((0 | (x)) << PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_LSB) & PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_MASK)
#define PHY_BB_TPC_19_B1_THERM_CAL_VALUE_1_RESET                         0
#define PHY_BB_TPC_19_B1_ADDRESS                                         0xb440
#define PHY_BB_TPC_19_B1_HW_MASK                                         0x7fffffff
#define PHY_BB_TPC_19_B1_SW_MASK                                         0x7fffffff
#define PHY_BB_TPC_19_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_19_B1_SW_WRITE_MASK                                   0x7fffffff
#define PHY_BB_TPC_19_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_19_B1_RESET                                           0x00000000

// 0xb448 (BB_THERM_ADC_1_B1)
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_MSB                     23
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_LSB                     16
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_MASK                    0x00ff0000
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_GET(x)                  (((x) & PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_MASK) >> PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_LSB)
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_LSB) & PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_MASK)
#define PHY_BB_THERM_ADC_1_B1_INIT_ATB_SETTING_1_RESET                   0
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_MSB                    15
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_LSB                    8
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_MASK                   0x0000ff00
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_GET(x)                 (((x) & PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_MASK) >> PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_LSB)
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_SET(x)                 (((0 | (x)) << PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_LSB) & PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_MASK)
#define PHY_BB_THERM_ADC_1_B1_INIT_VOLT_SETTING_1_RESET                  0
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_MSB                   7
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_LSB                   0
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_MASK                  0x000000ff
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_GET(x)                (((x) & PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_MASK) >> PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_LSB)
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_SET(x)                (((0 | (x)) << PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_LSB) & PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_MASK)
#define PHY_BB_THERM_ADC_1_B1_INIT_THERM_SETTING_1_RESET                 0
#define PHY_BB_THERM_ADC_1_B1_ADDRESS                                    0xb448
#define PHY_BB_THERM_ADC_1_B1_HW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_1_B1_SW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_1_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_1_B1_SW_WRITE_MASK                              0x00ffffff
#define PHY_BB_THERM_ADC_1_B1_RSTMASK                                    0xffffffff
#define PHY_BB_THERM_ADC_1_B1_RESET                                      0x00000000

// 0xb450 (BB_THERM_ADC_3_B1)
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_MSB                16
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_LSB                8
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_MASK               0x0001ff00
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_GET(x)             (((x) & PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_MASK) >> PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_LSB)
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_SET(x)             (((0 | (x)) << PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_LSB) & PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_MASK)
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_SCALED_GAIN_1_RESET              256
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_MSB                     7
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_LSB                     0
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_MASK                    0x000000ff
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_GET(x)                  (((x) & PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_MASK) >> PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_LSB)
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_LSB) & PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_MASK)
#define PHY_BB_THERM_ADC_3_B1_THERM_ADC_OFFSET_1_RESET                   0
#define PHY_BB_THERM_ADC_3_B1_ADDRESS                                    0xb450
#define PHY_BB_THERM_ADC_3_B1_HW_MASK                                    0x0001ffff
#define PHY_BB_THERM_ADC_3_B1_SW_MASK                                    0x0001ffff
#define PHY_BB_THERM_ADC_3_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_3_B1_SW_WRITE_MASK                              0x0001ffff
#define PHY_BB_THERM_ADC_3_B1_RSTMASK                                    0xffffffff
#define PHY_BB_THERM_ADC_3_B1_RESET                                      0x00010000

// 0xb454 (BB_THERM_ADC_4_B1)
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_MSB                     23
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_LSB                     16
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_MASK                    0x00ff0000
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_GET(x)                  (((x) & PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_MASK) >> PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_LSB)
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_LSB) & PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_MASK)
#define PHY_BB_THERM_ADC_4_B1_LATEST_ATB_VALUE_1_RESET                   0
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_MSB                    15
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_LSB                    8
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_MASK                   0x0000ff00
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_GET(x)                 (((x) & PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_MASK) >> PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_LSB)
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_SET(x)                 (((0 | (x)) << PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_LSB) & PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_MASK)
#define PHY_BB_THERM_ADC_4_B1_LATEST_VOLT_VALUE_1_RESET                  0
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_MSB                   7
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_LSB                   0
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_MASK                  0x000000ff
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_GET(x)                (((x) & PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_MASK) >> PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_LSB)
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_SET(x)                (((0 | (x)) << PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_LSB) & PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_MASK)
#define PHY_BB_THERM_ADC_4_B1_LATEST_THERM_VALUE_1_RESET                 0
#define PHY_BB_THERM_ADC_4_B1_ADDRESS                                    0xb454
#define PHY_BB_THERM_ADC_4_B1_HW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_4_B1_SW_MASK                                    0x00ffffff
#define PHY_BB_THERM_ADC_4_B1_HW_WRITE_MASK                              0x00ffffff
#define PHY_BB_THERM_ADC_4_B1_SW_WRITE_MASK                              0x00000000
#define PHY_BB_THERM_ADC_4_B1_RSTMASK                                    0xff000000
#define PHY_BB_THERM_ADC_4_B1_RESET                                      0x00000000

// 0xb45c (BB_TPC_STAT_0_B1)
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_MSB                       24
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_LSB                       16
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_MASK                      0x01ff0000
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_GET(x)                    (((x) & PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_MASK) >> PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_LSB)
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_SET(x)                    (((0 | (x)) << PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_LSB) & PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_MASK)
#define PHY_BB_TPC_STAT_0_B1_LATEST_DC_VALUE_1_RESET                     0
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MSB                         15
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB                         8
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK                        0x0000ff00
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK) >> PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB)
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB) & PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK)
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_RESET                       0
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MSB                          7
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB                          0
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK                         0x000000ff
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_GET(x)                       (((x) & PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK) >> PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB)
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_SET(x)                       (((0 | (x)) << PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB) & PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK)
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_RESET                        0
#define PHY_BB_TPC_STAT_0_B1_ADDRESS                                     0xb45c
#define PHY_BB_TPC_STAT_0_B1_HW_MASK                                     0x01ffffff
#define PHY_BB_TPC_STAT_0_B1_SW_MASK                                     0x01ffffff
#define PHY_BB_TPC_STAT_0_B1_HW_WRITE_MASK                               0x01ffffff
#define PHY_BB_TPC_STAT_0_B1_SW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_0_B1_RSTMASK                                     0xfe000000
#define PHY_BB_TPC_STAT_0_B1_RESET                                       0x00000000

// 0xb460 (BB_TPC_STAT_1_B1)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MSB                         23
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB                         16
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK                        0x00ff0000
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_RESET                       0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MSB                        15
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB                        8
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK                       0x0000ff00
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_GET(x)                     (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_SET(x)                     (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_RESET                      0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MSB                         7
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB                         0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK                        0x000000ff
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_RESET                       0
#define PHY_BB_TPC_STAT_1_B1_ADDRESS                                     0xb460
#define PHY_BB_TPC_STAT_1_B1_HW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_SW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_1_B1_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_RSTMASK                                     0xffffffff
#define PHY_BB_TPC_STAT_1_B1_RESET                                       0x00000000

// 0xb584 (BB_RRT_TABLE_SW_INTF_B1)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK      0x00000020
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_GET(x)    (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_SET(x)    (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_RESET     0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MSB              4
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB              2
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK             0x0000001c
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_GET(x)           (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_SET(x)           (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_RESET            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK            0x00000002
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_GET(x)          (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_SET(x)          (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_RESET           0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK           0x00000001
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_ADDRESS                              0xb584
#define PHY_BB_RRT_TABLE_SW_INTF_B1_HW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_WRITE_MASK                        0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_RSTMASK                              0xffffffc3
#define PHY_BB_RRT_TABLE_SW_INTF_B1_RESET                                0x00000000

// 0xb588 (BB_RRT_TABLE_SW_INTF_1_B1)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MSB            31
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK           0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_ADDRESS                            0xb588
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_HW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_RSTMASK                            0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_RESET                              0x00000000

// 0xb68c (BB_TXIQCAL_STATUS_B1)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MSB                    23
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB                    18
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK                   0x00fc0000
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MSB                      17
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB                      12
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_GET(x)                   (((x) & PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_RESET                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MSB                    11
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB                    6
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK                   0x00000fc0
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MSB                  5
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB                  1
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK                 0x0000003e
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_GET(x)               (((x) & PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_SET(x)               (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_RESET                0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MSB                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK                   0x00000001
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_ADDRESS                                 0xb68c
#define PHY_BB_TXIQCAL_STATUS_B1_HW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_SW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_HW_WRITE_MASK                           0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_STATUS_B1_RSTMASK                                 0xff000000
#define PHY_BB_TXIQCAL_STATUS_B1_RESET                                   0x00000000

// 0xb6ac (BB_RXIQCAL_STATUS_B1)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MSB            16
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB            11
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK           0x0001f800
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_GET(x)         (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_SET(x)         (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_RESET          0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MSB           10
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB           6
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK          0x000007c0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_GET(x)        (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_SET(x)        (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_RESET         0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MSB          5
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB          1
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK         0x0000003e
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_GET(x)       (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_SET(x)       (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_RESET        0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MSB                    0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB                    0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK                   0x00000001
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_GET(x)                 (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_SET(x)                 (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_RESET                  0
#define PHY_BB_RXIQCAL_STATUS_B1_ADDRESS                                 0xb6ac
#define PHY_BB_RXIQCAL_STATUS_B1_HW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_SW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_HW_WRITE_MASK                           0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_STATUS_B1_RSTMASK                                 0xfffe0000
#define PHY_BB_RXIQCAL_STATUS_B1_RESET                                   0x00000000

// 0xb7f0 (BB_TABLES_INTF_ADDR_B1)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK                 0x80000000
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_GET(x)               (((x) & PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK) >> PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_SET(x)               (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB) & PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_RESET                0
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MSB                     17
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB                     2
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK                    0x0003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_GET(x)                  (((x) & PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK) >> PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB) & PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_RESET                   0
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDRESS                               0xb7f0
#define PHY_BB_TABLES_INTF_ADDR_B1_HW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_SW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_HW_WRITE_MASK                         0x00000000
#define PHY_BB_TABLES_INTF_ADDR_B1_SW_WRITE_MASK                         0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_RSTMASK                               0xffffffff
#define PHY_BB_TABLES_INTF_ADDR_B1_RESET                                 0x00000000

// 0xb7f4 (BB_TABLES_INTF_DATA_B1)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MSB                     31
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB                     0
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK                    0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_GET(x)                  (((x) & PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK) >> PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB) & PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_RESET                   0
#define PHY_BB_TABLES_INTF_DATA_B1_ADDRESS                               0xb7f4
#define PHY_BB_TABLES_INTF_DATA_B1_HW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_SW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_HW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_RSTMASK                               0x00000000
#define PHY_BB_TABLES_INTF_DATA_B1_RESET                                 0x00000000

// Skip c800 (BB_DUMMY1_0)
// Skip c804 (BB_DUMMY1_1) - cbfc (BB_DUMMY1_255) for brevity
// Skip ce00 (BB_DUMMY)
// 0xcf80 (BB_RSSI_B3)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_MSB                                  31
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB                                  24
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK                                 0xff000000
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_MSB                                  23
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB                                  16
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_MSB                                  15
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB                                  8
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_MSB                                  7
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB                                  0
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK                                 0x000000ff
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK) >> PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB) & PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_RESET                                0
#define PHY_BB_RSSI_B3_ADDRESS                                           0xcf80
#define PHY_BB_RSSI_B3_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B3_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B3_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B3_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B3_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B3_RESET                                             0x00000000

// Skip d200 (BB_DUMMY2_0)
// Skip d204 (BB_DUMMY2_1) - d7fc (BB_DUMMY2_383) for brevity
// 0x10000 (BB_TXBF_DBG)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_MSB                                13
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB                                13
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK                               0x00002000
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_GET(x)                             (((x) & PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK) >> PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_SET(x)                             (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB) & PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_RESET                              0
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MSB                                 12
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB                                 12
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK                                0x00001000
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_GET(x)                              (((x) & PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK) >> PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB)
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_SET(x)                              (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB) & PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK)
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_RESET                               0
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MSB                         11
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB                         3
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK                        0x00000ff8
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_GET(x)                      (((x) & PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK) >> PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB)
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_SET(x)                      (((0 | (x)) << PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB) & PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK)
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_RESET                       0
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MSB                             2
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB                             2
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK                            0x00000004
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_GET(x)                          (((x) & PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK) >> PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB)
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_SET(x)                          (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB) & PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK)
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_RESET                           0
#define PHY_BB_TXBF_DBG_DEBUG_MODE_MSB                                   1
#define PHY_BB_TXBF_DBG_DEBUG_MODE_LSB                                   0
#define PHY_BB_TXBF_DBG_DEBUG_MODE_MASK                                  0x00000003
#define PHY_BB_TXBF_DBG_DEBUG_MODE_GET(x)                                (((x) & PHY_BB_TXBF_DBG_DEBUG_MODE_MASK) >> PHY_BB_TXBF_DBG_DEBUG_MODE_LSB)
#define PHY_BB_TXBF_DBG_DEBUG_MODE_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_DBG_DEBUG_MODE_LSB) & PHY_BB_TXBF_DBG_DEBUG_MODE_MASK)
#define PHY_BB_TXBF_DBG_DEBUG_MODE_RESET                                 0
#define PHY_BB_TXBF_DBG_ADDRESS                                          0x10000
#define PHY_BB_TXBF_DBG_HW_MASK                                          0x00003fff
#define PHY_BB_TXBF_DBG_SW_MASK                                          0x00003fff
#define PHY_BB_TXBF_DBG_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_TXBF_DBG_SW_WRITE_MASK                                    0x00003fff
#define PHY_BB_TXBF_DBG_RSTMASK                                          0xffffffff
#define PHY_BB_TXBF_DBG_RESET                                            0x00000000

// 0x10004 (BB_TXBF)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_MSB                                   25
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB                                   25
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK                                  0x02000000
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_GET(x)                                (((x) & PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK) >> PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB) & PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_RESET                                 1
#define PHY_BB_TXBF_SVD_RESET_TIMER_MSB                                  24
#define PHY_BB_TXBF_SVD_RESET_TIMER_LSB                                  18
#define PHY_BB_TXBF_SVD_RESET_TIMER_MASK                                 0x01fc0000
#define PHY_BB_TXBF_SVD_RESET_TIMER_GET(x)                               (((x) & PHY_BB_TXBF_SVD_RESET_TIMER_MASK) >> PHY_BB_TXBF_SVD_RESET_TIMER_LSB)
#define PHY_BB_TXBF_SVD_RESET_TIMER_SET(x)                               (((0 | (x)) << PHY_BB_TXBF_SVD_RESET_TIMER_LSB) & PHY_BB_TXBF_SVD_RESET_TIMER_MASK)
#define PHY_BB_TXBF_SVD_RESET_TIMER_RESET                                75
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_MSB                               17
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB                               17
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK                              0x00020000
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_GET(x)                            (((x) & PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK) >> PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB)
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_SET(x)                            (((0 | (x)) << PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB) & PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK)
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_RESET                             0
#define PHY_BB_TXBF_DISABLE_TXBF_THR_MSB                                 16
#define PHY_BB_TXBF_DISABLE_TXBF_THR_LSB                                 12
#define PHY_BB_TXBF_DISABLE_TXBF_THR_MASK                                0x0001f000
#define PHY_BB_TXBF_DISABLE_TXBF_THR_GET(x)                              (((x) & PHY_BB_TXBF_DISABLE_TXBF_THR_MASK) >> PHY_BB_TXBF_DISABLE_TXBF_THR_LSB)
#define PHY_BB_TXBF_DISABLE_TXBF_THR_SET(x)                              (((0 | (x)) << PHY_BB_TXBF_DISABLE_TXBF_THR_LSB) & PHY_BB_TXBF_DISABLE_TXBF_THR_MASK)
#define PHY_BB_TXBF_DISABLE_TXBF_THR_RESET                               0
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MSB                             10
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB                             9
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK                            0x00000600
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_GET(x)                          (((x) & PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK) >> PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB)
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_SET(x)                          (((0 | (x)) << PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB) & PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK)
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_RESET                           0
#define PHY_BB_TXBF_NG_IDX_RPT_TX_MSB                                    5
#define PHY_BB_TXBF_NG_IDX_RPT_TX_LSB                                    4
#define PHY_BB_TXBF_NG_IDX_RPT_TX_MASK                                   0x00000030
#define PHY_BB_TXBF_NG_IDX_RPT_TX_GET(x)                                 (((x) & PHY_BB_TXBF_NG_IDX_RPT_TX_MASK) >> PHY_BB_TXBF_NG_IDX_RPT_TX_LSB)
#define PHY_BB_TXBF_NG_IDX_RPT_TX_SET(x)                                 (((0 | (x)) << PHY_BB_TXBF_NG_IDX_RPT_TX_LSB) & PHY_BB_TXBF_NG_IDX_RPT_TX_MASK)
#define PHY_BB_TXBF_NG_IDX_RPT_TX_RESET                                  0
#define PHY_BB_TXBF_CB_INFO_TX_MSB                                       1
#define PHY_BB_TXBF_CB_INFO_TX_LSB                                       0
#define PHY_BB_TXBF_CB_INFO_TX_MASK                                      0x00000003
#define PHY_BB_TXBF_CB_INFO_TX_GET(x)                                    (((x) & PHY_BB_TXBF_CB_INFO_TX_MASK) >> PHY_BB_TXBF_CB_INFO_TX_LSB)
#define PHY_BB_TXBF_CB_INFO_TX_SET(x)                                    (((0 | (x)) << PHY_BB_TXBF_CB_INFO_TX_LSB) & PHY_BB_TXBF_CB_INFO_TX_MASK)
#define PHY_BB_TXBF_CB_INFO_TX_RESET                                     3
#define PHY_BB_TXBF_ADDRESS                                              0x10004
#define PHY_BB_TXBF_HW_MASK                                              0x03fff633
#define PHY_BB_TXBF_SW_MASK                                              0x03fff633
#define PHY_BB_TXBF_HW_WRITE_MASK                                        0x00000000
#define PHY_BB_TXBF_SW_WRITE_MASK                                        0x03fff633
#define PHY_BB_TXBF_RSTMASK                                              0xffffffff
#define PHY_BB_TXBF_RESET                                                0x032c0003

// 0x10010 (BB_TXBF_BFEE_RX_CTRL)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_MSB                   17
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_LSB                   17
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_MASK                  0x00020000
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_GET(x)                (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_SET(x)                (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_ENABLE_RESET                 0
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_MSB              16
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_LSB              10
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_MASK             0x0001fc00
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_GET(x)           (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_SET(x)           (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR2_THR_DB_RESET            5
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_MSB         9
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_LSB         4
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_MASK        0x000003f0
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_GET(x)      (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_SET(x)      (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_DYN_NC_SEL_SNR_DELTA_THR_DB_RESET       20
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MSB                         3
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB                         3
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK                        0x00000008
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_GET(x)                      (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_SET(x)                      (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_RESET                       1
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MSB              2
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB              2
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK             0x00000004
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_GET(x)           (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_SET(x)           (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_RESET            1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MSB                    1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB                    1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK                   0x00000002
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_GET(x)                 (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_SET(x)                 (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_RESET                  0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MSB                      0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB                      0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK                     0x00000001
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_GET(x)                   (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_SET(x)                   (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_RESET                    0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ADDRESS                                 0x10010
#define PHY_BB_TXBF_BFEE_RX_CTRL_HW_MASK                                 0x0003ffff
#define PHY_BB_TXBF_BFEE_RX_CTRL_SW_MASK                                 0x0003ffff
#define PHY_BB_TXBF_BFEE_RX_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXBF_BFEE_RX_CTRL_SW_WRITE_MASK                           0x0003ffff
#define PHY_BB_TXBF_BFEE_RX_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_TXBF_BFEE_RX_CTRL_RESET                                   0x0000154c

// 0x10100 (BB_TXBF_SM)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_MSB                                   31
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB                                   0
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK                                  0xffffffff
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_GET(x)                                (((x) & PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK) >> PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB) & PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_RESET                                 0
#define PHY_BB_TXBF_SM_ADDRESS                                           0x10100
#define PHY_BB_TXBF_SM_HW_MASK                                           0xffffffff
#define PHY_BB_TXBF_SM_SW_MASK                                           0xffffffff
#define PHY_BB_TXBF_SM_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_TXBF_SM_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_TXBF_SM_RSTMASK                                           0xffffffff
#define PHY_BB_TXBF_SM_RESET                                             0x00000000

// 0x10104 (BB_TXBF1_CNTL)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK) >> PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB) & PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF1_CNTL_ADDRESS                                        0x10104
#define PHY_BB_TXBF1_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF1_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF1_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_RESET                                          0x00000000

// 0x10108 (BB_TXBF2_CNTL)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK) >> PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB) & PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF2_CNTL_ADDRESS                                        0x10108
#define PHY_BB_TXBF2_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF2_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF2_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_RESET                                          0x00000000

// 0x1010c (BB_TXBF3_CNTL)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK) >> PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB) & PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF3_CNTL_ADDRESS                                        0x1010c
#define PHY_BB_TXBF3_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF3_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF3_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_RESET                                          0x00000000

// 0x10110 (BB_TXBF4_CNTL)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK) >> PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB) & PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF4_CNTL_ADDRESS                                        0x10110
#define PHY_BB_TXBF4_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF4_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF4_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_RESET                                          0x00000000

// 0x10114 (BB_TXBF5_CNTL)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK) >> PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB) & PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF5_CNTL_ADDRESS                                        0x10114
#define PHY_BB_TXBF5_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF5_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF5_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_RESET                                          0x00000000

// 0x10118 (BB_TXBF6_CNTL)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK) >> PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB) & PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF6_CNTL_ADDRESS                                        0x10118
#define PHY_BB_TXBF6_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF6_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF6_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_RESET                                          0x00000000

// 0x1011c (BB_TXBF7_CNTL)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK) >> PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB) & PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF7_CNTL_ADDRESS                                        0x1011c
#define PHY_BB_TXBF7_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF7_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF7_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_RESET                                          0x00000000

// 0x10120 (BB_TXBF8_CNTL)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK) >> PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB) & PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF8_CNTL_ADDRESS                                        0x10120
#define PHY_BB_TXBF8_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF8_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF8_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_RESET                                          0x00000000


#endif /* _BB_REG_MAP_H_ */
