
IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 2)  (413 531)  (413 531)  routing T_8_33.span4_vert_19 <X> T_8_33.lc_trk_g0_3
 (6 2)  (414 531)  (414 531)  routing T_8_33.span4_vert_19 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_horz_r_2 <X> T_9_33.span4_horz_l_14


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (17 4)  (551 532)  (551 532)  IOB_0 IO Functioning bit
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 10)  (571 539)  (571 539)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (1 11)  (571 538)  (571 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (17 14)  (659 543)  (659 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (17 14)  (713 543)  (713 543)  IOB_1 IO Functioning bit


IO_Tile_15_33

 (14 7)  (798 534)  (798 534)  routing T_15_33.span4_horz_l_14 <X> T_15_33.span4_horz_r_2


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_19_33

 (14 7)  (1018 534)  (1018 534)  routing T_19_33.span4_horz_l_14 <X> T_19_33.span4_horz_r_2


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (5 3)  (1323 530)  (1323 530)  routing T_25_33.span4_vert_18 <X> T_25_33.lc_trk_g0_2
 (6 3)  (1324 530)  (1324 530)  routing T_25_33.span4_vert_18 <X> T_25_33.lc_trk_g0_2
 (7 3)  (1325 530)  (1325 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_2 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_horz_r_2
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_4_30

 (5 8)  (185 488)  (185 488)  routing T_4_30.sp4_v_b_0 <X> T_4_30.sp4_h_r_6
 (4 9)  (184 489)  (184 489)  routing T_4_30.sp4_v_b_0 <X> T_4_30.sp4_h_r_6
 (6 9)  (186 489)  (186 489)  routing T_4_30.sp4_v_b_0 <X> T_4_30.sp4_h_r_6


RAM_Tile_8_30

 (5 11)  (401 491)  (401 491)  routing T_8_30.sp4_h_l_43 <X> T_8_30.sp4_v_t_43


LogicTile_16_30

 (3 4)  (819 484)  (819 484)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 6)  (819 486)  (819 486)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_v_t_23


LogicTile_22_30

 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_30

 (2 8)  (1254 488)  (1254 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_30

 (8 11)  (1314 491)  (1314 491)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_42


LogicTile_27_30

 (11 2)  (1413 482)  (1413 482)  routing T_27_30.sp4_h_l_44 <X> T_27_30.sp4_v_t_39


LogicTile_4_29

 (19 0)  (199 464)  (199 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_32_28

 (12 12)  (1684 460)  (1684 460)  routing T_32_28.sp4_v_b_5 <X> T_32_28.sp4_h_r_11
 (11 13)  (1683 461)  (1683 461)  routing T_32_28.sp4_v_b_5 <X> T_32_28.sp4_h_r_11
 (13 13)  (1685 461)  (1685 461)  routing T_32_28.sp4_v_b_5 <X> T_32_28.sp4_h_r_11


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (6 10)  (1732 458)  (1732 458)  routing T_33_28.span4_horz_11 <X> T_33_28.lc_trk_g1_3
 (7 10)  (1733 458)  (1733 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (1734 458)  (1734 458)  routing T_33_28.span4_horz_11 <X> T_33_28.lc_trk_g1_3
 (8 11)  (1734 459)  (1734 459)  routing T_33_28.span4_horz_11 <X> T_33_28.lc_trk_g1_3


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 436)  (1731 436)  routing T_33_27.span4_vert_b_13 <X> T_33_27.lc_trk_g0_5
 (7 4)  (1733 436)  (1733 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 436)  (1734 436)  routing T_33_27.span4_vert_b_13 <X> T_33_27.lc_trk_g0_5
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g0_5 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_26_26

 (19 10)  (1367 426)  (1367 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_32_26

 (8 8)  (1680 424)  (1680 424)  routing T_32_26.sp4_v_b_1 <X> T_32_26.sp4_h_r_7
 (9 8)  (1681 424)  (1681 424)  routing T_32_26.sp4_v_b_1 <X> T_32_26.sp4_h_r_7
 (10 8)  (1682 424)  (1682 424)  routing T_32_26.sp4_v_b_1 <X> T_32_26.sp4_h_r_7


IO_Tile_33_26

 (11 2)  (1737 418)  (1737 418)  routing T_33_26.span4_horz_7 <X> T_33_26.span4_vert_t_13
 (12 2)  (1738 418)  (1738 418)  routing T_33_26.span4_horz_7 <X> T_33_26.span4_vert_t_13


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (3 0)  (711 400)  (711 400)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0
 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0


LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_r_5 <X> T_17_25.sp4_v_b_5
 (10 13)  (884 413)  (884 413)  routing T_17_25.sp4_h_r_5 <X> T_17_25.sp4_v_b_10


LogicTile_18_25

 (2 0)  (930 400)  (930 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (3 4)  (1351 404)  (1351 404)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_r_0


LogicTile_27_25



LogicTile_28_25

 (19 15)  (1475 415)  (1475 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25

 (4 4)  (1622 404)  (1622 404)  routing T_31_25.sp4_h_l_38 <X> T_31_25.sp4_v_b_3
 (5 5)  (1623 405)  (1623 405)  routing T_31_25.sp4_h_l_38 <X> T_31_25.sp4_v_b_3


LogicTile_32_25

 (15 2)  (1687 402)  (1687 402)  routing T_32_25.sp4_v_b_21 <X> T_32_25.lc_trk_g0_5
 (16 2)  (1688 402)  (1688 402)  routing T_32_25.sp4_v_b_21 <X> T_32_25.lc_trk_g0_5
 (17 2)  (1689 402)  (1689 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 4)  (1693 404)  (1693 404)  routing T_32_25.wire_logic_cluster/lc_3/out <X> T_32_25.lc_trk_g1_3
 (22 4)  (1694 404)  (1694 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (1698 406)  (1698 406)  routing T_32_25.lc_trk_g1_4 <X> T_32_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (1699 406)  (1699 406)  routing T_32_25.lc_trk_g1_3 <X> T_32_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 406)  (1701 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 406)  (1704 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1705 406)  (1705 406)  routing T_32_25.lc_trk_g2_2 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (1707 406)  (1707 406)  routing T_32_25.lc_trk_g0_5 <X> T_32_25.input_2_3
 (36 6)  (1708 406)  (1708 406)  LC_3 Logic Functioning bit
 (37 6)  (1709 406)  (1709 406)  LC_3 Logic Functioning bit
 (38 6)  (1710 406)  (1710 406)  LC_3 Logic Functioning bit
 (39 6)  (1711 406)  (1711 406)  LC_3 Logic Functioning bit
 (40 6)  (1712 406)  (1712 406)  LC_3 Logic Functioning bit
 (42 6)  (1714 406)  (1714 406)  LC_3 Logic Functioning bit
 (43 6)  (1715 406)  (1715 406)  LC_3 Logic Functioning bit
 (16 7)  (1688 407)  (1688 407)  routing T_32_25.sp12_h_r_12 <X> T_32_25.lc_trk_g1_4
 (17 7)  (1689 407)  (1689 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (1699 407)  (1699 407)  routing T_32_25.lc_trk_g1_4 <X> T_32_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1701 407)  (1701 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1702 407)  (1702 407)  routing T_32_25.lc_trk_g1_3 <X> T_32_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1703 407)  (1703 407)  routing T_32_25.lc_trk_g2_2 <X> T_32_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1704 407)  (1704 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1708 407)  (1708 407)  LC_3 Logic Functioning bit
 (37 7)  (1709 407)  (1709 407)  LC_3 Logic Functioning bit
 (38 7)  (1710 407)  (1710 407)  LC_3 Logic Functioning bit
 (41 7)  (1713 407)  (1713 407)  LC_3 Logic Functioning bit
 (42 7)  (1714 407)  (1714 407)  LC_3 Logic Functioning bit
 (43 7)  (1715 407)  (1715 407)  LC_3 Logic Functioning bit
 (25 8)  (1697 408)  (1697 408)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g2_2
 (31 8)  (1703 408)  (1703 408)  routing T_32_25.lc_trk_g2_7 <X> T_32_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1704 408)  (1704 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1705 408)  (1705 408)  routing T_32_25.lc_trk_g2_7 <X> T_32_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (1710 408)  (1710 408)  LC_4 Logic Functioning bit
 (39 8)  (1711 408)  (1711 408)  LC_4 Logic Functioning bit
 (40 8)  (1712 408)  (1712 408)  LC_4 Logic Functioning bit
 (41 8)  (1713 408)  (1713 408)  LC_4 Logic Functioning bit
 (42 8)  (1714 408)  (1714 408)  LC_4 Logic Functioning bit
 (43 8)  (1715 408)  (1715 408)  LC_4 Logic Functioning bit
 (50 8)  (1722 408)  (1722 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1723 408)  (1723 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1694 409)  (1694 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1695 409)  (1695 409)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g2_2
 (25 9)  (1697 409)  (1697 409)  routing T_32_25.sp4_v_t_23 <X> T_32_25.lc_trk_g2_2
 (31 9)  (1703 409)  (1703 409)  routing T_32_25.lc_trk_g2_7 <X> T_32_25.wire_logic_cluster/lc_4/in_3
 (38 9)  (1710 409)  (1710 409)  LC_4 Logic Functioning bit
 (39 9)  (1711 409)  (1711 409)  LC_4 Logic Functioning bit
 (40 9)  (1712 409)  (1712 409)  LC_4 Logic Functioning bit
 (41 9)  (1713 409)  (1713 409)  LC_4 Logic Functioning bit
 (42 9)  (1714 409)  (1714 409)  LC_4 Logic Functioning bit
 (43 9)  (1715 409)  (1715 409)  LC_4 Logic Functioning bit
 (21 10)  (1693 410)  (1693 410)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g2_7
 (22 10)  (1694 410)  (1694 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1696 410)  (1696 410)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g2_7
 (21 11)  (1693 411)  (1693 411)  routing T_32_25.sp12_v_b_7 <X> T_32_25.lc_trk_g2_7


IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24

 (3 4)  (1351 388)  (1351 388)  routing T_26_24.sp12_v_b_0 <X> T_26_24.sp12_h_r_0
 (3 5)  (1351 389)  (1351 389)  routing T_26_24.sp12_v_b_0 <X> T_26_24.sp12_h_r_0


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24

 (5 12)  (1515 396)  (1515 396)  routing T_29_24.sp4_v_b_9 <X> T_29_24.sp4_h_r_9
 (6 13)  (1516 397)  (1516 397)  routing T_29_24.sp4_v_b_9 <X> T_29_24.sp4_h_r_9


LogicTile_30_24

 (2 0)  (1566 384)  (1566 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_31_24

 (17 0)  (1635 384)  (1635 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1636 384)  (1636 384)  routing T_31_24.wire_logic_cluster/lc_1/out <X> T_31_24.lc_trk_g0_1
 (0 2)  (1618 386)  (1618 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 386)  (1619 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 386)  (1620 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1643 386)  (1643 386)  routing T_31_24.sp4_v_t_3 <X> T_31_24.lc_trk_g0_6
 (26 2)  (1644 386)  (1644 386)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1645 386)  (1645 386)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 386)  (1647 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1648 386)  (1648 386)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1649 386)  (1649 386)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1650 386)  (1650 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1655 386)  (1655 386)  LC_1 Logic Functioning bit
 (38 2)  (1656 386)  (1656 386)  LC_1 Logic Functioning bit
 (45 2)  (1663 386)  (1663 386)  LC_1 Logic Functioning bit
 (22 3)  (1640 387)  (1640 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1641 387)  (1641 387)  routing T_31_24.sp4_v_t_3 <X> T_31_24.lc_trk_g0_6
 (25 3)  (1643 387)  (1643 387)  routing T_31_24.sp4_v_t_3 <X> T_31_24.lc_trk_g0_6
 (26 3)  (1644 387)  (1644 387)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1645 387)  (1645 387)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 387)  (1646 387)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 387)  (1647 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1649 387)  (1649 387)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1650 387)  (1650 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1654 387)  (1654 387)  LC_1 Logic Functioning bit
 (37 3)  (1655 387)  (1655 387)  LC_1 Logic Functioning bit
 (17 6)  (1635 390)  (1635 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1636 390)  (1636 390)  routing T_31_24.wire_logic_cluster/lc_5/out <X> T_31_24.lc_trk_g1_5
 (29 10)  (1647 394)  (1647 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1648 394)  (1648 394)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1649 394)  (1649 394)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 394)  (1650 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1652 394)  (1652 394)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_5/in_3
 (41 10)  (1659 394)  (1659 394)  LC_5 Logic Functioning bit
 (43 10)  (1661 394)  (1661 394)  LC_5 Logic Functioning bit
 (45 10)  (1663 394)  (1663 394)  LC_5 Logic Functioning bit
 (30 11)  (1648 395)  (1648 395)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.wire_logic_cluster/lc_5/in_1
 (41 11)  (1659 395)  (1659 395)  LC_5 Logic Functioning bit
 (43 11)  (1661 395)  (1661 395)  LC_5 Logic Functioning bit
 (26 12)  (1644 396)  (1644 396)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (1649 396)  (1649 396)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1650 396)  (1650 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1651 396)  (1651 396)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1652 396)  (1652 396)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1653 396)  (1653 396)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.input_2_6
 (37 12)  (1655 396)  (1655 396)  LC_6 Logic Functioning bit
 (43 12)  (1661 396)  (1661 396)  LC_6 Logic Functioning bit
 (45 12)  (1663 396)  (1663 396)  LC_6 Logic Functioning bit
 (27 13)  (1645 397)  (1645 397)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 397)  (1647 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1649 397)  (1649 397)  routing T_31_24.lc_trk_g3_6 <X> T_31_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1650 397)  (1650 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1653 397)  (1653 397)  routing T_31_24.lc_trk_g0_6 <X> T_31_24.input_2_6
 (36 13)  (1654 397)  (1654 397)  LC_6 Logic Functioning bit
 (42 13)  (1660 397)  (1660 397)  LC_6 Logic Functioning bit
 (25 14)  (1643 398)  (1643 398)  routing T_31_24.wire_logic_cluster/lc_6/out <X> T_31_24.lc_trk_g3_6
 (7 15)  (1625 399)  (1625 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1640 399)  (1640 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_32_24

 (15 0)  (1687 384)  (1687 384)  routing T_32_24.lft_op_1 <X> T_32_24.lc_trk_g0_1
 (17 0)  (1689 384)  (1689 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1690 384)  (1690 384)  routing T_32_24.lft_op_1 <X> T_32_24.lc_trk_g0_1
 (0 2)  (1672 386)  (1672 386)  routing T_32_24.glb_netwk_6 <X> T_32_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 386)  (1673 386)  routing T_32_24.glb_netwk_6 <X> T_32_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 386)  (1674 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 8)  (1701 392)  (1701 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1708 392)  (1708 392)  LC_4 Logic Functioning bit
 (38 8)  (1710 392)  (1710 392)  LC_4 Logic Functioning bit
 (41 8)  (1713 392)  (1713 392)  LC_4 Logic Functioning bit
 (43 8)  (1715 392)  (1715 392)  LC_4 Logic Functioning bit
 (45 8)  (1717 392)  (1717 392)  LC_4 Logic Functioning bit
 (36 9)  (1708 393)  (1708 393)  LC_4 Logic Functioning bit
 (38 9)  (1710 393)  (1710 393)  LC_4 Logic Functioning bit
 (41 9)  (1713 393)  (1713 393)  LC_4 Logic Functioning bit
 (43 9)  (1715 393)  (1715 393)  LC_4 Logic Functioning bit
 (14 10)  (1686 394)  (1686 394)  routing T_32_24.sp4_h_r_44 <X> T_32_24.lc_trk_g2_4
 (14 11)  (1686 395)  (1686 395)  routing T_32_24.sp4_h_r_44 <X> T_32_24.lc_trk_g2_4
 (15 11)  (1687 395)  (1687 395)  routing T_32_24.sp4_h_r_44 <X> T_32_24.lc_trk_g2_4
 (16 11)  (1688 395)  (1688 395)  routing T_32_24.sp4_h_r_44 <X> T_32_24.lc_trk_g2_4
 (17 11)  (1689 395)  (1689 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1672 398)  (1672 398)  routing T_32_24.lc_trk_g2_4 <X> T_32_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1673 398)  (1673 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1673 399)  (1673 399)  routing T_32_24.lc_trk_g2_4 <X> T_32_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1679 399)  (1679 399)  Column buffer control bit: LH_colbuf_cntl_6



IO_Tile_33_24

 (4 0)  (1730 384)  (1730 384)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g0_0
 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 385)  (1730 385)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g0_0
 (5 1)  (1731 385)  (1731 385)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g0_0
 (6 1)  (1732 385)  (1732 385)  routing T_33_24.span4_horz_40 <X> T_33_24.lc_trk_g0_0
 (7 1)  (1733 385)  (1733 385)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (4 4)  (1730 388)  (1730 388)  routing T_33_24.logic_op_lft_4 <X> T_33_24.lc_trk_g0_4
 (4 5)  (1730 389)  (1730 389)  routing T_33_24.logic_op_lft_4 <X> T_33_24.lc_trk_g0_4
 (7 5)  (1733 389)  (1733 389)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_lft_4 lc_trk_g0_4
 (9 7)  (1735 391)  (1735 391)  Column buffer control bit: IORIGHT_half_column_clock_enable_6

 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (10 14)  (1736 398)  (1736 398)  routing T_33_24.lc_trk_g0_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_1
 (12 14)  (1738 398)  (1738 398)  routing T_33_24.glb_netwk_6 <X> T_33_24.wire_io_cluster/io_1/outclk
 (14 14)  (1740 398)  (1740 398)  routing T_33_24.glb_netwk_6 <X> T_33_24.wire_io_cluster/io_1/outclk
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit
 (5 15)  (1731 399)  (1731 399)  routing T_33_24.logic_op_bnl_6 <X> T_33_24.lc_trk_g1_6
 (7 15)  (1733 399)  (1733 399)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnl_6 lc_trk_g1_6
 (11 15)  (1737 399)  (1737 399)  Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_4 wire_io_cluster/io_1/D_OUT_1
 (15 15)  (1741 399)  (1741 399)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


LogicTile_11_23

 (3 4)  (549 372)  (549 372)  routing T_11_23.sp12_v_t_23 <X> T_11_23.sp12_h_r_0


LogicTile_13_23

 (19 15)  (673 383)  (673 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_23

 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 369)  (850 369)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_0
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (4 4)  (820 372)  (820 372)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_v_b_3
 (14 4)  (830 372)  (830 372)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g1_0
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp12_h_r_11 <X> T_16_23.lc_trk_g1_3
 (5 5)  (821 373)  (821 373)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_v_b_3
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (830 374)  (830 374)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g1_4
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (830 375)  (830 375)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g1_4
 (15 7)  (831 375)  (831 375)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_r_v_b_29 <X> T_16_23.lc_trk_g1_5


LogicTile_17_23

 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_h_r_5 <X> T_17_23.sp4_v_b_5


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (9 12)  (1357 380)  (1357 380)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_r_10


LogicTile_29_23

 (19 9)  (1529 377)  (1529 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_30_23

 (4 9)  (1568 377)  (1568 377)  routing T_30_23.sp4_h_l_47 <X> T_30_23.sp4_h_r_6
 (6 9)  (1570 377)  (1570 377)  routing T_30_23.sp4_h_l_47 <X> T_30_23.sp4_h_r_6


LogicTile_32_23

 (0 0)  (1672 368)  (1672 368)  Negative Clock bit

 (0 2)  (1672 370)  (1672 370)  routing T_32_23.glb_netwk_6 <X> T_32_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 370)  (1673 370)  routing T_32_23.glb_netwk_6 <X> T_32_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 370)  (1674 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 8)  (1687 376)  (1687 376)  routing T_32_23.tnl_op_1 <X> T_32_23.lc_trk_g2_1
 (17 8)  (1689 376)  (1689 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (1690 377)  (1690 377)  routing T_32_23.tnl_op_1 <X> T_32_23.lc_trk_g2_1
 (22 11)  (1694 379)  (1694 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1695 379)  (1695 379)  routing T_32_23.sp4_h_r_30 <X> T_32_23.lc_trk_g2_6
 (24 11)  (1696 379)  (1696 379)  routing T_32_23.sp4_h_r_30 <X> T_32_23.lc_trk_g2_6
 (25 11)  (1697 379)  (1697 379)  routing T_32_23.sp4_h_r_30 <X> T_32_23.lc_trk_g2_6
 (26 12)  (1698 380)  (1698 380)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.wire_logic_cluster/lc_6/in_0
 (32 12)  (1704 380)  (1704 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1705 380)  (1705 380)  routing T_32_23.lc_trk_g2_1 <X> T_32_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 380)  (1708 380)  LC_6 Logic Functioning bit
 (38 12)  (1710 380)  (1710 380)  LC_6 Logic Functioning bit
 (45 12)  (1717 380)  (1717 380)  LC_6 Logic Functioning bit
 (26 13)  (1698 381)  (1698 381)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1700 381)  (1700 381)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1701 381)  (1701 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1709 381)  (1709 381)  LC_6 Logic Functioning bit
 (39 13)  (1711 381)  (1711 381)  LC_6 Logic Functioning bit
 (8 15)  (1680 383)  (1680 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47
 (9 15)  (1681 383)  (1681 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47
 (10 15)  (1682 383)  (1682 383)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_t_47


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 377)  (1726 377)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 354)  (841 354)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 355)  (839 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (0 4)  (816 356)  (816 356)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (1 5)  (817 357)  (817 357)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (14 5)  (830 357)  (830 357)  routing T_16_22.top_op_0 <X> T_16_22.lc_trk_g1_0
 (15 5)  (831 357)  (831 357)  routing T_16_22.top_op_0 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (46 5)  (862 357)  (862 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 8)  (841 360)  (841 360)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (25 9)  (841 361)  (841 361)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (837 367)  (837 367)  routing T_16_22.sp4_r_v_b_47 <X> T_16_22.lc_trk_g3_7


LogicTile_20_22

 (4 1)  (1040 353)  (1040 353)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_h_r_0
 (6 1)  (1042 353)  (1042 353)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_h_r_0


LogicTile_24_22

 (11 9)  (1263 361)  (1263 361)  routing T_24_22.sp4_h_l_37 <X> T_24_22.sp4_h_r_8
 (13 9)  (1265 361)  (1265 361)  routing T_24_22.sp4_h_l_37 <X> T_24_22.sp4_h_r_8


LogicTile_28_22

 (11 9)  (1467 361)  (1467 361)  routing T_28_22.sp4_h_l_45 <X> T_28_22.sp4_h_r_8


LogicTile_32_22

 (10 3)  (1682 355)  (1682 355)  routing T_32_22.sp4_h_l_45 <X> T_32_22.sp4_v_t_36
 (12 11)  (1684 363)  (1684 363)  routing T_32_22.sp4_h_l_45 <X> T_32_22.sp4_v_t_45


LogicTile_13_21

 (8 5)  (662 341)  (662 341)  routing T_13_21.sp4_h_r_4 <X> T_13_21.sp4_v_b_4


LogicTile_14_21

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 338)  (748 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp4_r_v_b_28 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (44 3)  (752 339)  (752 339)  LC_1 Logic Functioning bit
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.bot_op_3 <X> T_14_21.lc_trk_g1_3
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.bnl_op_5 <X> T_14_21.lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (726 347)  (726 347)  routing T_14_21.bnl_op_5 <X> T_14_21.lc_trk_g2_5
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_7
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_7
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (44 15)  (752 351)  (752 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (21 0)  (783 336)  (783 336)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g0_3
 (21 1)  (783 337)  (783 337)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g0_3
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.input_2_5
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.bnl_op_1 <X> T_15_21.lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (18 13)  (780 349)  (780 349)  routing T_15_21.bnl_op_1 <X> T_15_21.lc_trk_g3_1
 (21 13)  (783 349)  (783 349)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.input_2_7
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit
 (53 15)  (815 351)  (815 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_21

 (8 6)  (882 342)  (882 342)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_l_41
 (9 6)  (883 342)  (883 342)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_l_41
 (10 6)  (884 342)  (884 342)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_l_41


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23


LogicTile_13_20

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (662 324)  (662 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (9 4)  (663 324)  (663 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (10 4)  (664 324)  (664 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_r_4
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g1_5
 (21 8)  (675 328)  (675 328)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 328)  (678 328)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g2_3
 (15 10)  (669 330)  (669 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.tnr_op_7 <X> T_13_20.lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g2_6
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 330)  (689 330)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_5
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_5
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (15 12)  (669 332)  (669 332)  routing T_13_20.tnr_op_1 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (679 332)  (679 332)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g3_2
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 332)  (689 332)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (35 13)  (689 333)  (689 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r


LogicTile_14_20

 (25 0)  (733 320)  (733 320)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (15 2)  (723 322)  (723 322)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 322)  (726 322)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g0_5
 (25 2)  (733 322)  (733 322)  routing T_14_20.lft_op_6 <X> T_14_20.lc_trk_g0_6
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.lft_op_6 <X> T_14_20.lc_trk_g0_6
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (15 4)  (723 324)  (723 324)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (726 325)  (726 325)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (21 7)  (729 327)  (729 327)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit


LogicTile_11_19

 (10 5)  (556 309)  (556 309)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_v_b_4


LogicTile_12_19

 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_r_v_b_28 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (46 6)  (646 310)  (646 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 310)  (647 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (651 310)  (651 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (653 310)  (653 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit


LogicTile_15_19

 (10 7)  (772 311)  (772 311)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_t_41


LogicTile_17_19

 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_h_r_1


LogicTile_29_19

 (3 15)  (1513 319)  (1513 319)  routing T_29_19.sp12_h_l_22 <X> T_29_19.sp12_v_t_22


LogicTile_4_18

 (3 6)  (183 294)  (183 294)  routing T_4_18.sp12_v_b_0 <X> T_4_18.sp12_v_t_23


LogicTile_16_18

 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_v_t_23


LogicTile_13_17

 (9 5)  (663 277)  (663 277)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_v_b_4


LogicTile_13_16

 (8 1)  (662 257)  (662 257)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_v_b_1


LogicTile_32_16

 (3 6)  (1675 262)  (1675 262)  routing T_32_16.sp12_v_b_0 <X> T_32_16.sp12_v_t_23


LogicTile_11_15

 (4 0)  (550 240)  (550 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0
 (6 0)  (552 240)  (552 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0


LogicTile_14_14

 (19 10)  (727 234)  (727 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_13

 (4 0)  (658 208)  (658 208)  routing T_13_13.sp4_v_t_41 <X> T_13_13.sp4_v_b_0
 (6 0)  (660 208)  (660 208)  routing T_13_13.sp4_v_t_41 <X> T_13_13.sp4_v_b_0


LogicTile_11_12

 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 196)  (581 196)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_2
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (48 4)  (594 196)  (594 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (572 197)  (572 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 197)  (579 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_2
 (34 5)  (580 197)  (580 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_2
 (35 5)  (581 197)  (581 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_2
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (21 8)  (567 200)  (567 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (25 8)  (571 200)  (571 200)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g2_2
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 10)  (561 202)  (561 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (0 14)  (546 206)  (546 206)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 206)  (562 206)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 206)  (564 206)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5
 (21 14)  (567 206)  (567 206)  routing T_11_12.rgt_op_7 <X> T_11_12.lc_trk_g3_7
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 206)  (570 206)  routing T_11_12.rgt_op_7 <X> T_11_12.lc_trk_g3_7
 (0 15)  (546 207)  (546 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 207)  (564 207)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5


LogicTile_12_12

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g0_5
 (21 2)  (621 194)  (621 194)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 194)  (635 194)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_1
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 195)  (633 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_1
 (35 3)  (635 195)  (635 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (50 4)  (650 196)  (650 196)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g1_5
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 198)  (635 198)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.input_2_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.input_2_3
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (21 8)  (621 200)  (621 200)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g2_3
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g2_3
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 200)  (635 200)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_4
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 201)  (634 201)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (621 202)  (621 202)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (50 10)  (650 202)  (650 202)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (21 12)  (621 204)  (621 204)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g3_3
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g3_3
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp12_v_b_21 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (18 15)  (618 207)  (618 207)  routing T_12_12.sp12_v_b_21 <X> T_12_12.lc_trk_g3_5
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (21 0)  (675 192)  (675 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (9 1)  (663 193)  (663 193)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_1
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 196)  (689 196)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_2
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_2
 (34 5)  (688 197)  (688 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_2
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (15 6)  (669 198)  (669 198)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g1_5
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (21 10)  (675 202)  (675 202)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 205)  (688 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_r_v_b_47 <X> T_13_12.lc_trk_g3_7
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_b_0 <X> T_14_12.sp12_h_r_0
 (3 5)  (711 197)  (711 197)  routing T_14_12.sp12_v_b_0 <X> T_14_12.sp12_h_r_0


LogicTile_26_12

 (3 7)  (1351 199)  (1351 199)  routing T_26_12.sp12_h_l_23 <X> T_26_12.sp12_v_t_23


LogicTile_12_11

 (0 0)  (600 176)  (600 176)  Negative Clock bit

 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g0_2
 (25 1)  (625 177)  (625 177)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g0_2
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (37 1)  (637 177)  (637 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (48 1)  (648 177)  (648 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 178)  (615 178)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g0_5
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (618 179)  (618 179)  routing T_12_11.top_op_5 <X> T_12_11.lc_trk_g0_5
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (600 190)  (600 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 191)  (601 191)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (9 7)  (8 135)  (8 135)  Column buffer control bit: IOLEFT_half_column_clock_enable_6



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (6 8)  (132 136)  (132 136)  routing T_3_8.sp4_h_r_1 <X> T_3_8.sp4_v_b_6


LogicTile_4_8

 (6 0)  (186 128)  (186 128)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_v_b_0


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (9 2)  (351 130)  (351 130)  routing T_7_8.sp4_h_r_10 <X> T_7_8.sp4_h_l_36
 (10 2)  (352 130)  (352 130)  routing T_7_8.sp4_h_r_10 <X> T_7_8.sp4_h_l_36


RAM_Tile_8_8

 (8 10)  (404 138)  (404 138)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_h_l_42
 (10 10)  (406 138)  (406 138)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_h_l_42


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (8 14)  (554 142)  (554 142)  routing T_11_8.sp4_v_t_41 <X> T_11_8.sp4_h_l_47
 (9 14)  (555 142)  (555 142)  routing T_11_8.sp4_v_t_41 <X> T_11_8.sp4_h_l_47
 (10 14)  (556 142)  (556 142)  routing T_11_8.sp4_v_t_41 <X> T_11_8.sp4_h_l_47


LogicTile_12_8

 (12 14)  (612 142)  (612 142)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46
 (11 15)  (611 143)  (611 143)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46
 (13 15)  (613 143)  (613 143)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (19 10)  (199 122)  (199 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_6

 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_14_6

 (36 12)  (744 108)  (744 108)  LC_6 Logic Functioning bit
 (37 12)  (745 108)  (745 108)  LC_6 Logic Functioning bit
 (38 12)  (746 108)  (746 108)  LC_6 Logic Functioning bit
 (39 12)  (747 108)  (747 108)  LC_6 Logic Functioning bit
 (40 12)  (748 108)  (748 108)  LC_6 Logic Functioning bit
 (41 12)  (749 108)  (749 108)  LC_6 Logic Functioning bit
 (42 12)  (750 108)  (750 108)  LC_6 Logic Functioning bit
 (43 12)  (751 108)  (751 108)  LC_6 Logic Functioning bit
 (46 12)  (754 108)  (754 108)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (756 108)  (756 108)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (760 108)  (760 108)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (744 109)  (744 109)  LC_6 Logic Functioning bit
 (37 13)  (745 109)  (745 109)  LC_6 Logic Functioning bit
 (38 13)  (746 109)  (746 109)  LC_6 Logic Functioning bit
 (39 13)  (747 109)  (747 109)  LC_6 Logic Functioning bit
 (40 13)  (748 109)  (748 109)  LC_6 Logic Functioning bit
 (41 13)  (749 109)  (749 109)  LC_6 Logic Functioning bit
 (42 13)  (750 109)  (750 109)  LC_6 Logic Functioning bit
 (43 13)  (751 109)  (751 109)  LC_6 Logic Functioning bit


LogicTile_16_6

 (8 4)  (824 100)  (824 100)  routing T_16_6.sp4_h_l_41 <X> T_16_6.sp4_h_r_4
 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_20_6

 (8 13)  (1044 109)  (1044 109)  routing T_20_6.sp4_h_l_41 <X> T_20_6.sp4_v_b_10
 (9 13)  (1045 109)  (1045 109)  routing T_20_6.sp4_h_l_41 <X> T_20_6.sp4_v_b_10
 (10 13)  (1046 109)  (1046 109)  routing T_20_6.sp4_h_l_41 <X> T_20_6.sp4_v_b_10


IO_Tile_0_4

 (4 0)  (13 64)  (13 64)  routing T_0_4.span4_horz_0 <X> T_0_4.lc_trk_g0_0
 (6 1)  (11 65)  (11 65)  routing T_0_4.span4_horz_0 <X> T_0_4.lc_trk_g0_0
 (7 1)  (10 65)  (10 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (6 4)  (11 68)  (11 68)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g0_5
 (7 4)  (10 68)  (10 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
 (8 4)  (9 68)  (9 68)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g0_5
 (11 4)  (6 68)  (6 68)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (8 5)  (9 69)  (9 69)  routing T_0_4.span4_horz_13 <X> T_0_4.lc_trk_g0_5
 (10 5)  (7 69)  (7 69)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 69)  (6 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (10 8)  (7 72)  (7 72)  routing T_0_4.lc_trk_g0_5 <X> T_0_4.wire_io_cluster/io_0/D_OUT_1
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (11 9)  (6 73)  (6 73)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_5 wire_io_cluster/io_0/D_OUT_1
 (4 10)  (13 74)  (13 74)  routing T_0_4.span4_horz_10 <X> T_0_4.lc_trk_g1_2
 (4 11)  (13 75)  (13 75)  routing T_0_4.span4_horz_10 <X> T_0_4.lc_trk_g1_2
 (6 11)  (11 75)  (11 75)  routing T_0_4.span4_horz_10 <X> T_0_4.lc_trk_g1_2
 (7 11)  (10 75)  (10 75)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 14)  (5 78)  (5 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (14 14)  (3 78)  (3 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (15 15)  (2 79)  (2 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


LogicTile_3_4

 (5 2)  (131 66)  (131 66)  routing T_3_4.sp4_v_t_43 <X> T_3_4.sp4_h_l_37
 (4 3)  (130 67)  (130 67)  routing T_3_4.sp4_v_t_43 <X> T_3_4.sp4_h_l_37
 (6 3)  (132 67)  (132 67)  routing T_3_4.sp4_v_t_43 <X> T_3_4.sp4_h_l_37


LogicTile_4_4

 (5 2)  (185 66)  (185 66)  routing T_4_4.sp4_v_t_37 <X> T_4_4.sp4_h_l_37
 (6 3)  (186 67)  (186 67)  routing T_4_4.sp4_v_t_37 <X> T_4_4.sp4_h_l_37
 (8 14)  (188 78)  (188 78)  routing T_4_4.sp4_v_t_47 <X> T_4_4.sp4_h_l_47
 (9 14)  (189 78)  (189 78)  routing T_4_4.sp4_v_t_47 <X> T_4_4.sp4_h_l_47


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_20_4

 (3 5)  (1039 69)  (1039 69)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_h_r_0


LogicTile_32_4

 (3 7)  (1675 71)  (1675 71)  routing T_32_4.sp12_h_l_23 <X> T_32_4.sp12_v_t_23


LogicTile_20_2

 (4 8)  (1040 40)  (1040 40)  routing T_20_2.sp4_v_t_47 <X> T_20_2.sp4_v_b_6
 (6 8)  (1042 40)  (1042 40)  routing T_20_2.sp4_v_t_47 <X> T_20_2.sp4_v_b_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_14_0

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 2)  (1053 12)  (1053 12)  routing T_20_0.span4_vert_19 <X> T_20_0.lc_trk_g0_3
 (6 2)  (1054 12)  (1054 12)  routing T_20_0.span4_vert_19 <X> T_20_0.lc_trk_g0_3
 (7 2)  (1055 12)  (1055 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_3 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout

