

================================================================
== Vivado HLS Report for 'B_IO_L3_in'
================================================================
* Date:           Sun Mar 22 14:27:30 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.210 us | 0.210 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        10|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      213|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      174|    -|
|Register             |        0|      -|      296|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      296|      419|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln219_fu_265_p2                |     +    |      0|  0|   6|           1|           6|
    |add_ln220_1_fu_618_p2              |     +    |      0|  0|   6|           1|           6|
    |add_ln220_fu_335_p2                |     +    |      0|  0|   3|           1|           2|
    |add_ln221_1_fu_604_p2              |     +    |      0|  0|   6|           1|           5|
    |add_ln221_fu_407_p2                |     +    |      0|  0|   3|           1|           2|
    |add_ln224_1_fu_590_p2              |     +    |      0|  0|   6|           1|           4|
    |add_ln224_fu_477_p2                |     +    |      0|  0|   3|           1|           2|
    |add_ln230_fu_537_p2                |     +    |      0|  0|   4|           3|           3|
    |add_ln321_fu_579_p2                |     +    |      0|  0|  29|          29|          29|
    |c4_fu_584_p2                       |     +    |      0|  0|   3|           1|           2|
    |and_ln220_1_fu_317_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln220_2_fu_329_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln220_fu_305_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln221_1_fu_393_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln221_2_fu_553_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln221_fu_387_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln224_fu_463_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln219_fu_259_p2               |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln220_fu_271_p2               |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln221_fu_323_p2               |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln224_fu_311_p2               |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln226_fu_299_p2               |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln221_1_fu_381_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln221_fu_341_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln224_1_fu_419_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln224_fu_413_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln230_1_fu_489_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln230_fu_483_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln220_1_fu_285_p3           |  select  |      0|  0|   3|           1|           1|
    |select_ln220_2_fu_399_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln220_3_fu_624_p3           |  select  |      0|  0|   6|           1|           1|
    |select_ln220_fu_277_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln221_1_fu_367_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln221_2_fu_469_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln221_3_fu_610_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln221_fu_347_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln224_1_fu_449_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln224_2_fu_525_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln224_3_fu_559_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln224_4_fu_596_p3           |  select  |      0|  0|   4|           1|           1|
    |select_ln224_fu_425_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln230_1_fu_517_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln230_fu_495_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln220_fu_293_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln221_1_fu_543_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln221_fu_375_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln224_fu_457_p2                |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 213|         105|         136|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |B_V_blk_n_AR                     |   9|          2|    1|          2|
    |B_V_blk_n_R                      |   9|          2|    1|          2|
    |B_V_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9          |   9|          2|    1|          2|
    |ap_phi_mux_c1_0_i_phi_fu_165_p4  |   9|          2|    2|          4|
    |c1_0_i_reg_161                   |   9|          2|    2|          4|
    |c2_0_i_reg_183                   |   9|          2|    2|          4|
    |c3_0_i_reg_205                   |   9|          2|    2|          4|
    |c4_0_i_reg_216                   |   9|          2|    2|          4|
    |fifo_B_local_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten17_i_reg_172       |   9|          2|    5|         10|
    |indvar_flatten47_i_reg_150       |   9|          2|    6|         12|
    |indvar_flatten85_i_reg_139       |   9|          2|    6|         12|
    |indvar_flatten_i_reg_194         |   9|          2|    4|          8|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 174|         38|   40|         82|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |add_ln321_reg_671           |   29|   0|   29|          0|
    |ap_CS_fsm                   |    3|   0|    3|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |    1|   0|    1|          0|
    |c1_0_i_reg_161              |    2|   0|    2|          0|
    |c2_0_i_reg_183              |    2|   0|    2|          0|
    |c3_0_i_reg_205              |    2|   0|    2|          0|
    |c4_0_i_reg_216              |    2|   0|    2|          0|
    |fifo_data_V_reg_702         |  128|   0|  128|          0|
    |icmp_ln219_reg_647          |    1|   0|    1|          0|
    |indvar_flatten17_i_reg_172  |    5|   0|    5|          0|
    |indvar_flatten47_i_reg_150  |    6|   0|    6|          0|
    |indvar_flatten85_i_reg_139  |    6|   0|    6|          0|
    |indvar_flatten_i_reg_194    |    4|   0|    4|          0|
    |select_ln220_2_reg_656      |    2|   0|    2|          0|
    |start_once_reg              |    1|   0|    1|          0|
    |zext_ln219_reg_642          |   28|   0|   29|          1|
    |icmp_ln219_reg_647          |   64|  32|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  296|  32|  234|          1|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|m_axi_B_V_AWVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WVALID             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WREADY             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WDATA              | out |  128|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WSTRB              | out |   16|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WLAST              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WID                | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WUSER              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RDATA              |  in |  128|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RLAST              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|B_V_offset_dout              |  in |   32|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_empty_n           |  in |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_read              | out |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|fifo_B_local_out_V_V_din     | out |  128|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %B_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str73, [1 x i8]* @p_str74, [1 x i8]* @p_str75, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str76, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%B_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B_V_offset)" [src/kernel_xilinx.cpp:216]   --->   Operation 16 'read' 'B_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %B_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %B_V_offset_read, i32 4, i32 31)" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i28 %tmp to i29" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 20 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten85_i = phi i6 [ 0, %entry ], [ %add_ln219, %hls_label_6 ]" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 22 'phi' 'indvar_flatten85_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten47_i = phi i6 [ 0, %entry ], [ %select_ln220_3, %hls_label_6 ]" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 23 'phi' 'indvar_flatten47_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c1_0_i = phi i2 [ 0, %entry ], [ %select_ln220_2, %hls_label_6 ]" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 24 'phi' 'c1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten17_i = phi i5 [ 0, %entry ], [ %select_ln221_3, %hls_label_6 ]" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 25 'phi' 'indvar_flatten17_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c2_0_i = phi i2 [ 0, %entry ], [ %select_ln221_2, %hls_label_6 ]" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 26 'phi' 'c2_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i4 [ 0, %entry ], [ %select_ln224_4, %hls_label_6 ]" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 27 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c3_0_i = phi i2 [ 0, %entry ], [ %select_ln224_2, %hls_label_6 ]" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 28 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c4_0_i = phi i2 [ 0, %entry ], [ %c4, %hls_label_6 ]"   --->   Operation 29 'phi' 'c4_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i2 %c3_0_i to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 30 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = trunc i2 %c1_0_i to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 31 'trunc' 'trunc_ln230_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln230_1, i1 %trunc_ln230, i1 false)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 32 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln219 = icmp eq i6 %indvar_flatten85_i, -32" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 33 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln219 = add i6 1, %indvar_flatten85_i" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 34 'add' 'add_ln219' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.exit, label %hls_label_6" [src/kernel_xilinx.cpp:219->src/kernel_xilinx.cpp:818]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln220 = icmp eq i6 %indvar_flatten47_i, 16" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 36 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln220 = select i1 %icmp_ln220, i2 0, i2 %c1_0_i" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 37 'select' 'select_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln224_1)   --->   "%select_ln220_1 = select i1 %icmp_ln220, i3 0, i3 %or_ln_i" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 38 'select' 'select_ln220_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, true" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 39 'xor' 'xor_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln226 = icmp eq i2 %c4_0_i, -2" [src/kernel_xilinx.cpp:226->src/kernel_xilinx.cpp:818]   --->   Operation 40 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln219)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln224)   --->   "%and_ln220 = and i1 %icmp_ln226, %xor_ln220" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 41 'and' 'and_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln224 = icmp eq i4 %indvar_flatten_i, 4" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 42 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln221_1)   --->   "%and_ln220_1 = and i1 %icmp_ln224, %xor_ln220" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 43 'and' 'and_ln220_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln221 = icmp eq i5 %indvar_flatten17_i, 8" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 44 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%and_ln220_2 = and i1 %icmp_ln221, %xor_ln220" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 45 'and' 'and_ln220_2' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.23ns)   --->   "%add_ln220 = add i2 1, %select_ln220" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 46 'add' 'add_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.12ns)   --->   "%or_ln221 = or i1 %and_ln220_2, %icmp_ln220" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 47 'or' 'or_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln221 = select i1 %or_ln221, i2 0, i2 %c2_0_i" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 48 'select' 'select_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln224_1)   --->   "%trunc_ln230_2 = trunc i2 %add_ln220 to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 49 'trunc' 'trunc_ln230_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln224_1)   --->   "%or_ln_mid_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln230_2, i2 0)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 50 'bitconcatenate' 'or_ln_mid_i' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln224_1)   --->   "%select_ln221_1 = select i1 %and_ln220_2, i3 %or_ln_mid_i, i3 %select_ln220_1" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 51 'select' 'select_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln221_1)   --->   "%xor_ln221 = xor i1 %icmp_ln221, true" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 52 'xor' 'xor_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln221_1 = or i1 %icmp_ln220, %xor_ln221" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 53 'or' 'or_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln224)   --->   "%and_ln221 = and i1 %and_ln220, %or_ln221_1" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 54 'and' 'and_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln221_1 = and i1 %and_ln220_1, %or_ln221_1" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 55 'and' 'and_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln220_2 = select i1 %and_ln220_2, i2 %add_ln220, i2 %select_ln220" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 56 'select' 'select_ln220_2' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.23ns)   --->   "%add_ln221 = add i2 1, %select_ln221" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 57 'add' 'add_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln224_1)   --->   "%or_ln224 = or i1 %and_ln221_1, %and_ln220_2" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 58 'or' 'or_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln224_1 = or i1 %or_ln224, %icmp_ln220" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 59 'or' 'or_ln224_1' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln224 = select i1 %or_ln224_1, i2 0, i2 %c3_0_i" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 60 'select' 'select_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln230_3 = trunc i2 %add_ln221 to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 61 'trunc' 'trunc_ln230_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln230_4 = trunc i2 %select_ln220_2 to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 62 'trunc' 'trunc_ln230_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln224_1)   --->   "%or_ln_mid3_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln230_4, i2 0)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 63 'bitconcatenate' 'or_ln_mid3_i' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln224_1 = select i1 %and_ln221_1, i3 %or_ln_mid3_i, i3 %select_ln221_1" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 64 'select' 'select_ln224_1' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln224)   --->   "%xor_ln224 = xor i1 %and_ln221_1, true" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 65 'xor' 'xor_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln224 = and i1 %and_ln221, %xor_ln224" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 66 'and' 'and_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln221_2 = select i1 %and_ln221_1, i2 %add_ln221, i2 %select_ln221" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 67 'select' 'select_ln221_2' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.23ns)   --->   "%add_ln224 = add i2 1, %select_ln224" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 68 'add' 'add_ln224' <Predicate = (!icmp_ln219)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%or_ln230 = or i1 %and_ln224, %and_ln221_1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 69 'or' 'or_ln230' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%or_ln230_1 = or i1 %or_ln230, %or_ln221" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 70 'or' 'or_ln230_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln230 = select i1 %or_ln230_1, i2 0, i2 %c4_0_i" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 71 'select' 'select_ln230' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln230)   --->   "%trunc_ln230_5 = trunc i2 %add_ln224 to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 72 'trunc' 'trunc_ln230_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln230)   --->   "%or_ln_mid1_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln230_4, i1 %trunc_ln230_5, i1 false)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 73 'bitconcatenate' 'or_ln_mid1_i' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln230)   --->   "%select_ln230_1 = select i1 %and_ln224, i3 %or_ln_mid1_i, i3 %select_ln224_1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 74 'select' 'select_ln230_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln224_2 = select i1 %and_ln224, i2 %add_ln224, i2 %select_ln224" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 75 'select' 'select_ln224_2' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln230)   --->   "%zext_ln230 = zext i2 %select_ln230 to i3" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 76 'zext' 'zext_ln230' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%add_ln230 = add i3 %select_ln230_1, %zext_ln230" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 77 'add' 'add_ln230' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%xor_ln221_1 = xor i1 %or_ln221, true" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 78 'xor' 'xor_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln230_6 = trunc i2 %c2_0_i to i1" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 79 'trunc' 'trunc_ln230_6' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%and_ln221_2 = and i1 %trunc_ln230_6, %xor_ln221_1" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 80 'and' 'and_ln221_2' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%select_ln224_3 = select i1 %and_ln221_1, i1 %trunc_ln230_3, i1 %and_ln221_2" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 81 'select' 'select_ln224_3' <Predicate = (!icmp_ln219)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %add_ln230, i1 %select_ln224_3)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 82 'bitconcatenate' 'trunc_ln_i' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%zext_ln321 = zext i4 %trunc_ln_i to i29" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 83 'zext' 'zext_ln321' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.64ns) (out node of the LUT)   --->   "%add_ln321 = add i29 %zext_ln321, %zext_ln219" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 84 'add' 'add_ln321' <Predicate = (!icmp_ln219)> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.23ns)   --->   "%c4 = add i2 1, %select_ln230" [src/kernel_xilinx.cpp:226->src/kernel_xilinx.cpp:818]   --->   Operation 85 'add' 'c4' <Predicate = (!icmp_ln219)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.33ns)   --->   "%add_ln224_1 = add i4 1, %indvar_flatten_i" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 86 'add' 'add_ln224_1' <Predicate = (!icmp_ln219)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.35ns)   --->   "%select_ln224_4 = select i1 %or_ln224_1, i4 1, i4 %add_ln224_1" [src/kernel_xilinx.cpp:224->src/kernel_xilinx.cpp:818]   --->   Operation 87 'select' 'select_ln224_4' <Predicate = (!icmp_ln219)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.34ns)   --->   "%add_ln221_1 = add i5 1, %indvar_flatten17_i" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 88 'add' 'add_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln221_3 = select i1 %or_ln221, i5 1, i5 %add_ln221_1" [src/kernel_xilinx.cpp:221->src/kernel_xilinx.cpp:818]   --->   Operation 89 'select' 'select_ln221_3' <Predicate = (!icmp_ln219)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.43ns)   --->   "%add_ln220_1 = add i6 1, %indvar_flatten47_i" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 90 'add' 'add_ln220_1' <Predicate = (!icmp_ln219)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.29ns)   --->   "%select_ln220_3 = select i1 %icmp_ln220, i6 1, i6 %add_ln220_1" [src/kernel_xilinx.cpp:220->src/kernel_xilinx.cpp:818]   --->   Operation 91 'select' 'select_ln220_3' <Predicate = (!icmp_ln219)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i29 %add_ln321 to i64" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 92 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i128* %B_V, i64 %zext_ln321_2" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 93 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 94 [7/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 94 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 95 [6/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 95 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 96 [5/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 96 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 97 [4/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 97 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 98 [3/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 98 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 99 [2/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 99 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 100 [1/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %B_V_addr, i32 1)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 100 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 101 [1/1] (4.37ns)   --->   "%fifo_data_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %B_V_addr)" [src/kernel_xilinx.cpp:230->src/kernel_xilinx.cpp:818]   --->   Operation 101 'read' 'fifo_data_V' <Predicate = (!icmp_ln219)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [src/kernel_xilinx.cpp:226->src/kernel_xilinx.cpp:818]   --->   Operation 103 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:227->src/kernel_xilinx.cpp:818]   --->   Operation 104 'specpipeline' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_B_local_out_V_V, i128 %fifo_data_V)" [src/kernel_xilinx.cpp:231->src/kernel_xilinx.cpp:818]   --->   Operation 105 'write' <Predicate = (!icmp_ln219)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [src/kernel_xilinx.cpp:233->src/kernel_xilinx.cpp:818]   --->   Operation 106 'specregionend' 'empty_100' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:226->src/kernel_xilinx.cpp:818]   --->   Operation 107 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:818]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
B_V_offset_read    (read             ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
tmp                (partselect       ) [ 0000000000000]
zext_ln219         (zext             ) [ 0011111111110]
br_ln219           (br               ) [ 0111111111110]
indvar_flatten85_i (phi              ) [ 0010000000000]
indvar_flatten47_i (phi              ) [ 0010000000000]
c1_0_i             (phi              ) [ 0010000000000]
indvar_flatten17_i (phi              ) [ 0010000000000]
c2_0_i             (phi              ) [ 0010000000000]
indvar_flatten_i   (phi              ) [ 0010000000000]
c3_0_i             (phi              ) [ 0010000000000]
c4_0_i             (phi              ) [ 0010000000000]
trunc_ln230        (trunc            ) [ 0000000000000]
trunc_ln230_1      (trunc            ) [ 0000000000000]
or_ln_i            (bitconcatenate   ) [ 0000000000000]
icmp_ln219         (icmp             ) [ 0011111111110]
add_ln219          (add              ) [ 0111111111110]
br_ln219           (br               ) [ 0000000000000]
icmp_ln220         (icmp             ) [ 0000000000000]
select_ln220       (select           ) [ 0000000000000]
select_ln220_1     (select           ) [ 0000000000000]
xor_ln220          (xor              ) [ 0000000000000]
icmp_ln226         (icmp             ) [ 0000000000000]
and_ln220          (and              ) [ 0000000000000]
icmp_ln224         (icmp             ) [ 0000000000000]
and_ln220_1        (and              ) [ 0000000000000]
icmp_ln221         (icmp             ) [ 0000000000000]
and_ln220_2        (and              ) [ 0000000000000]
add_ln220          (add              ) [ 0000000000000]
or_ln221           (or               ) [ 0000000000000]
select_ln221       (select           ) [ 0000000000000]
trunc_ln230_2      (trunc            ) [ 0000000000000]
or_ln_mid_i        (bitconcatenate   ) [ 0000000000000]
select_ln221_1     (select           ) [ 0000000000000]
xor_ln221          (xor              ) [ 0000000000000]
or_ln221_1         (or               ) [ 0000000000000]
and_ln221          (and              ) [ 0000000000000]
and_ln221_1        (and              ) [ 0000000000000]
select_ln220_2     (select           ) [ 0111111111110]
add_ln221          (add              ) [ 0000000000000]
or_ln224           (or               ) [ 0000000000000]
or_ln224_1         (or               ) [ 0000000000000]
select_ln224       (select           ) [ 0000000000000]
trunc_ln230_3      (trunc            ) [ 0000000000000]
trunc_ln230_4      (trunc            ) [ 0000000000000]
or_ln_mid3_i       (bitconcatenate   ) [ 0000000000000]
select_ln224_1     (select           ) [ 0000000000000]
xor_ln224          (xor              ) [ 0000000000000]
and_ln224          (and              ) [ 0000000000000]
select_ln221_2     (select           ) [ 0111111111110]
add_ln224          (add              ) [ 0000000000000]
or_ln230           (or               ) [ 0000000000000]
or_ln230_1         (or               ) [ 0000000000000]
select_ln230       (select           ) [ 0000000000000]
trunc_ln230_5      (trunc            ) [ 0000000000000]
or_ln_mid1_i       (bitconcatenate   ) [ 0000000000000]
select_ln230_1     (select           ) [ 0000000000000]
select_ln224_2     (select           ) [ 0111111111110]
zext_ln230         (zext             ) [ 0000000000000]
add_ln230          (add              ) [ 0000000000000]
xor_ln221_1        (xor              ) [ 0000000000000]
trunc_ln230_6      (trunc            ) [ 0000000000000]
and_ln221_2        (and              ) [ 0000000000000]
select_ln224_3     (select           ) [ 0000000000000]
trunc_ln_i         (bitconcatenate   ) [ 0000000000000]
zext_ln321         (zext             ) [ 0000000000000]
add_ln321          (add              ) [ 0011000000000]
c4                 (add              ) [ 0111111111110]
add_ln224_1        (add              ) [ 0000000000000]
select_ln224_4     (select           ) [ 0111111111110]
add_ln221_1        (add              ) [ 0000000000000]
select_ln221_3     (select           ) [ 0111111111110]
add_ln220_1        (add              ) [ 0000000000000]
select_ln220_3     (select           ) [ 0111111111110]
zext_ln321_2       (zext             ) [ 0000000000000]
B_V_addr           (getelementptr    ) [ 0010111111100]
fifo_data_V_i_req  (readreq          ) [ 0000000000000]
fifo_data_V        (read             ) [ 0010000000010]
empty              (speclooptripcount) [ 0000000000000]
tmp_i              (specregionbegin  ) [ 0000000000000]
specpipeline_ln227 (specpipeline     ) [ 0000000000000]
write_ln231        (write            ) [ 0000000000000]
empty_100          (specregionend    ) [ 0000000000000]
br_ln226           (br               ) [ 0111111111110]
ret_ln818          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_local_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="B_V_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fifo_data_V_i_req/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="fifo_data_V_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="128" slack="0"/>
<pin id="129" dir="0" index="1" bw="128" slack="7"/>
<pin id="130" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data_V/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln231_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="0" index="2" bw="128" slack="1"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln231/11 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten85_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten85_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten85_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten85_i/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="indvar_flatten47_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten47_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47_i/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="c1_0_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c1_0_i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="c1_0_i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_0_i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten17_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17_i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten17_i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17_i/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c2_0_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c2_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c2_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0_i/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="c3_0_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="1"/>
<pin id="207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="c3_0_i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="2" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="c4_0_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="c4_0_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0_i/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="28" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln219_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="28" slack="0"/>
<pin id="239" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln230_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln230_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln_i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="1" slack="0"/>
<pin id="254" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln219_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln219_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln220_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln220_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln220_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln220_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln220/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln226_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln220_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln224_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln220_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln221_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln220_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln220_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln221_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln221/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln221_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="0" index="2" bw="2" slack="0"/>
<pin id="351" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln230_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln_mid_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid_i/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln221_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="xor_ln221_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln221/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln221_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln221_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="and_ln221_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln221/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="and_ln221_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln221_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln220_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="0" index="2" bw="2" slack="0"/>
<pin id="403" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln221_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln224_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln224_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln224_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="0" index="2" bw="2" slack="0"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln230_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_3/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln230_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln_mid3_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid3_i/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln224_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="0" index="2" bw="3" slack="0"/>
<pin id="453" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln224_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln224_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln224/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln221_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln224_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln230_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln230/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln230_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln230_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln230_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="0" index="2" bw="2" slack="0"/>
<pin id="499" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln230_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_5/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln_mid1_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="0" index="3" bw="1" slack="0"/>
<pin id="512" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid1_i/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln230_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="0" index="2" bw="3" slack="0"/>
<pin id="521" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln224_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="0" index="2" bw="2" slack="0"/>
<pin id="529" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_2/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln230_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln230_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln221_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln221_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln230_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_6/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln221_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln221_2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln224_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_3/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln_i/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln321_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln321_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="28" slack="1"/>
<pin id="582" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="c4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln224_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="0"/>
<pin id="593" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224_1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln224_4_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="4" slack="0"/>
<pin id="600" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_4/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln221_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221_1/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln221_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_3/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln220_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="6" slack="0"/>
<pin id="621" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_1/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln220_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220_3/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln321_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="29" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="B_V_addr_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="zext_ln219_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="29" slack="1"/>
<pin id="644" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln219 "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp_ln219_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln219_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln219 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln220_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln220_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="select_ln221_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln221_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="select_ln224_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln224_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln321_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="29" slack="1"/>
<pin id="673" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="676" class="1005" name="c4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c4 "/>
</bind>
</comp>

<comp id="681" class="1005" name="select_ln224_4_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln224_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln221_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln221_3 "/>
</bind>
</comp>

<comp id="691" class="1005" name="select_ln220_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln220_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="B_V_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="128" slack="1"/>
<pin id="698" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="fifo_data_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="128" slack="1"/>
<pin id="704" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="94" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="96" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="98" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="110" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="114" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="209" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="165" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="241" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="143" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="143" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="154" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="165" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="249" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="271" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="220" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="293" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="198" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="293" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="176" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="82" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="293" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="277" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="329" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="271" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="187" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="86" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="329" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="285" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="323" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="271" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="305" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="317" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="329" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="335" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="277" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="347" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="393" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="329" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="271" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="209" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="407" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="399" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="393" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="367" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="393" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="387" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="393" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="407" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="347" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="425" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="463" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="393" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="341" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="220" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="477" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="437" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="463" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="507" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="449" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="463" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="477" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="425" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="495" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="517" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="341" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="187" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="393" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="433" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="537" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="559" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="84" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="495" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="198" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="419" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="90" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="92" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="176" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="341" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="604" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="154" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="271" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="70" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="618" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="639"><net_src comp="0" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="635" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="645"><net_src comp="237" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="650"><net_src comp="259" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="265" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="659"><net_src comp="399" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="664"><net_src comp="469" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="669"><net_src comp="525" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="674"><net_src comp="579" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="679"><net_src comp="584" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="684"><net_src comp="596" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="689"><net_src comp="610" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="694"><net_src comp="624" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="699"><net_src comp="635" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="705"><net_src comp="127" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V | {}
	Port: fifo_B_local_out_V_V | {11 }
 - Input state : 
	Port: B_IO_L3_in : B_V | {3 4 5 6 7 8 9 10 }
	Port: B_IO_L3_in : B_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln219 : 1
	State 2
		trunc_ln230 : 1
		trunc_ln230_1 : 1
		or_ln_i : 2
		icmp_ln219 : 1
		add_ln219 : 1
		br_ln219 : 2
		icmp_ln220 : 1
		select_ln220 : 2
		select_ln220_1 : 3
		xor_ln220 : 2
		icmp_ln226 : 1
		and_ln220 : 2
		icmp_ln224 : 1
		and_ln220_1 : 2
		icmp_ln221 : 1
		and_ln220_2 : 2
		add_ln220 : 3
		or_ln221 : 2
		select_ln221 : 2
		trunc_ln230_2 : 4
		or_ln_mid_i : 5
		select_ln221_1 : 6
		xor_ln221 : 2
		or_ln221_1 : 2
		and_ln221 : 2
		and_ln221_1 : 2
		select_ln220_2 : 2
		add_ln221 : 3
		or_ln224 : 2
		or_ln224_1 : 2
		select_ln224 : 2
		trunc_ln230_3 : 4
		trunc_ln230_4 : 3
		or_ln_mid3_i : 4
		select_ln224_1 : 5
		xor_ln224 : 2
		and_ln224 : 2
		select_ln221_2 : 4
		add_ln224 : 3
		or_ln230 : 2
		or_ln230_1 : 2
		select_ln230 : 2
		trunc_ln230_5 : 4
		or_ln_mid1_i : 5
		select_ln230_1 : 6
		select_ln224_2 : 4
		zext_ln230 : 3
		add_ln230 : 7
		xor_ln221_1 : 2
		trunc_ln230_6 : 1
		and_ln221_2 : 2
		select_ln224_3 : 5
		trunc_ln_i : 8
		zext_ln321 : 9
		add_ln321 : 10
		c4 : 3
		add_ln224_1 : 1
		select_ln224_4 : 2
		add_ln221_1 : 1
		select_ln221_3 : 2
		add_ln220_1 : 1
		select_ln220_3 : 2
	State 3
		B_V_addr : 1
		fifo_data_V_i_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_100 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln219_fu_265      |    0    |    6    |
|          |       add_ln220_fu_335      |    0    |    3    |
|          |       add_ln221_fu_407      |    0    |    3    |
|          |       add_ln224_fu_477      |    0    |    3    |
|    add   |       add_ln230_fu_537      |    0    |    4    |
|          |       add_ln321_fu_579      |    0    |    28   |
|          |          c4_fu_584          |    0    |    3    |
|          |      add_ln224_1_fu_590     |    0    |    6    |
|          |      add_ln221_1_fu_604     |    0    |    6    |
|          |      add_ln220_1_fu_618     |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln219_fu_259      |    0    |    11   |
|          |      icmp_ln220_fu_271      |    0    |    11   |
|   icmp   |      icmp_ln226_fu_299      |    0    |    8    |
|          |      icmp_ln224_fu_311      |    0    |    9    |
|          |      icmp_ln221_fu_323      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |     select_ln220_fu_277     |    0    |    2    |
|          |    select_ln220_1_fu_285    |    0    |    3    |
|          |     select_ln221_fu_347     |    0    |    2    |
|          |    select_ln221_1_fu_367    |    0    |    3    |
|          |    select_ln220_2_fu_399    |    0    |    2    |
|          |     select_ln224_fu_425     |    0    |    2    |
|          |    select_ln224_1_fu_449    |    0    |    3    |
|  select  |    select_ln221_2_fu_469    |    0    |    2    |
|          |     select_ln230_fu_495     |    0    |    2    |
|          |    select_ln230_1_fu_517    |    0    |    3    |
|          |    select_ln224_2_fu_525    |    0    |    2    |
|          |    select_ln224_3_fu_559    |    0    |    2    |
|          |    select_ln224_4_fu_596    |    0    |    4    |
|          |    select_ln221_3_fu_610    |    0    |    5    |
|          |    select_ln220_3_fu_624    |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       and_ln220_fu_305      |    0    |    2    |
|          |      and_ln220_1_fu_317     |    0    |    2    |
|          |      and_ln220_2_fu_329     |    0    |    2    |
|    and   |       and_ln221_fu_387      |    0    |    2    |
|          |      and_ln221_1_fu_393     |    0    |    2    |
|          |       and_ln224_fu_463      |    0    |    2    |
|          |      and_ln221_2_fu_553     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       or_ln221_fu_341       |    0    |    2    |
|          |      or_ln221_1_fu_381      |    0    |    2    |
|    or    |       or_ln224_fu_413       |    0    |    2    |
|          |      or_ln224_1_fu_419      |    0    |    2    |
|          |       or_ln230_fu_483       |    0    |    2    |
|          |      or_ln230_1_fu_489      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln220_fu_293      |    0    |    2    |
|    xor   |       xor_ln221_fu_375      |    0    |    2    |
|          |       xor_ln224_fu_457      |    0    |    2    |
|          |      xor_ln221_1_fu_543     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | B_V_offset_read_read_fu_114 |    0    |    0    |
|          |   fifo_data_V_read_fu_127   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_120     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln231_write_fu_132  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_227         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln219_fu_237      |    0    |    0    |
|   zext   |      zext_ln230_fu_533      |    0    |    0    |
|          |      zext_ln321_fu_575      |    0    |    0    |
|          |     zext_ln321_2_fu_632     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln230_fu_241     |    0    |    0    |
|          |     trunc_ln230_1_fu_245    |    0    |    0    |
|          |     trunc_ln230_2_fu_355    |    0    |    0    |
|   trunc  |     trunc_ln230_3_fu_433    |    0    |    0    |
|          |     trunc_ln230_4_fu_437    |    0    |    0    |
|          |     trunc_ln230_5_fu_503    |    0    |    0    |
|          |     trunc_ln230_6_fu_549    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        or_ln_i_fu_249       |    0    |    0    |
|          |      or_ln_mid_i_fu_359     |    0    |    0    |
|bitconcatenate|     or_ln_mid3_i_fu_441     |    0    |    0    |
|          |     or_ln_mid1_i_fu_507     |    0    |    0    |
|          |      trunc_ln_i_fu_567      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   195   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     B_V_addr_reg_696     |   128  |
|     add_ln219_reg_651    |    6   |
|     add_ln321_reg_671    |   29   |
|      c1_0_i_reg_161      |    2   |
|      c2_0_i_reg_183      |    2   |
|      c3_0_i_reg_205      |    2   |
|      c4_0_i_reg_216      |    2   |
|        c4_reg_676        |    2   |
|    fifo_data_V_reg_702   |   128  |
|    icmp_ln219_reg_647    |    1   |
|indvar_flatten17_i_reg_172|    5   |
|indvar_flatten47_i_reg_150|    6   |
|indvar_flatten85_i_reg_139|    6   |
| indvar_flatten_i_reg_194 |    4   |
|  select_ln220_2_reg_656  |    2   |
|  select_ln220_3_reg_691  |    6   |
|  select_ln221_2_reg_661  |    2   |
|  select_ln221_3_reg_686  |    5   |
|  select_ln224_2_reg_666  |    2   |
|  select_ln224_4_reg_681  |    4   |
|    zext_ln219_reg_642    |   29   |
+--------------------------+--------+
|           Total          |   373  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_120 |  p1  |   2  |  128 |   256  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  0.603  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   373  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   373  |   204  |
+-----------+--------+--------+--------+
