;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 100, 0
	ADD 100, 0
	CMP -207, <-120
	SUB @-127, 100
	CMP @1, 1
	DJN -1, <-20
	JMN <-201, -1
	MOV 501, 328
	CMP @1, 1
	CMP #72, @201
	MOV -7, <-20
	DJN -7, @16
	SLT 12, @10
	SLT @10, 0
	DJN -1, @-20
	DAT #-201, #-1
	MOV 1, 20
	SUB @10, 0
	SUB @-127, 100
	DAT #-201, #-1
	SUB @10, 0
	SUB @-127, 100
	ADD 30, 9
	SLT @10, 0
	ADD 100, 0
	ADD 30, 9
	SUB 1, 20
	SUB -7, <-20
	SUB @121, 106
	SUB -7, <-20
	SUB @121, 103
	SLT @10, 600
	ADD @-201, -1
	SUB #200, @0
	JMP 0, 1
	SUB 501, 328
	MOV -1, <-20
	CMP -207, <-120
	JMP 0, 1
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	MOV 1, 20
	SPL 0, <402
