{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.576133",
   "Default View_TopLeft":"-148,-76",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 5 -x 1830 -y 340 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x -30 -y 360 -defaultsOSRD
preplace port qsfp0_gtrefclk -pg 1 -lvl 0 -x -30 -y 840 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x -30 -y 900 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 5 -x 1830 -y 690 -defaultsOSRD
preplace port qsfp1_gtrefclk -pg 1 -lvl 0 -x -30 -y 860 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 0 -x -30 -y 920 -defaultsOSRD
preplace port qsfp1_tx -pg 1 -lvl 5 -x 1830 -y 710 -defaultsOSRD
preplace port port-id_channel_up_qsfp0 -pg 1 -lvl 5 -x 1830 -y 730 -defaultsOSRD
preplace port port-id_channel_up_qsfp1 -pg 1 -lvl 5 -x 1830 -y 750 -defaultsOSRD
preplace port port-id_gt_pll_lock_qsfp0 -pg 1 -lvl 5 -x 1830 -y 770 -defaultsOSRD
preplace port port-id_gt_pll_lock_qsfp1 -pg 1 -lvl 5 -x 1830 -y 790 -defaultsOSRD
preplace port port-id_pb_resetn -pg 1 -lvl 0 -x -30 -y 700 -defaultsOSRD
preplace port port-id_pl_ddr4_init_calib_complete -pg 1 -lvl 5 -x 1830 -y 360 -defaultsOSRD
preplace portBus lane_up_qsfp0 -pg 1 -lvl 5 -x 1830 -y 810 -defaultsOSRD
preplace portBus lane_up_qsfp1 -pg 1 -lvl 5 -x 1830 -y 830 -defaultsOSRD
preplace inst qsfp_data_gen_recv -pg 1 -lvl 3 -x 1160 -y 660 -swap {6 1 2 3 4 5 48 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 0 49 50 51 52 53 54 55 56 57 58 59 65 61 64 63 60 62} -defaultsOSRD -pinDir M_AXIS_QSFP0 right -pinY M_AXIS_QSFP0 50R -pinDir M_AXIS_QSFP1 right -pinY M_AXIS_QSFP1 70R -pinDir S_AXI left -pinY S_AXI 0L -pinDir S_AXI1 left -pinY S_AXI1 20L -pinDir S_AXIS_QSFP0 right -pinY S_AXIS_QSFP0 30R -pinDir S_AXIS_QSFP1 right -pinY S_AXIS_QSFP1 90R -pinDir qsfp0_sys_resetn left -pinY qsfp0_sys_resetn 130L -pinDir qsfp0_user_clk right -pinY qsfp0_user_clk 110R -pinDir qsfp1_sys_resetn left -pinY qsfp1_sys_resetn 110L -pinDir qsfp1_user_clk right -pinY qsfp1_user_clk 130R -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir s_axis_aresetn left -pinY s_axis_aresetn 60L
preplace inst qsfp_phys -pg 1 -lvl 4 -x 1590 -y 690 -swap {0 1 2 3 4 16 6 7 8 9 5 11 12 13 14 15 10 17 18 19 20 21 22 23 24 31 26 27 28 29 30 25 32 33 34 35 36 37 38 39 40 41 49 48 44 45 46 47 51 50 42 43} -defaultsOSRD -pinDir USER_DATA_M_AXIS_RX_QSFP0 left -pinY USER_DATA_M_AXIS_RX_QSFP0 0L -pinDir USER_DATA_M_AXIS_RX_QSFP1 left -pinY USER_DATA_M_AXIS_RX_QSFP1 60L -pinDir USER_DATA_S_AXIS_TX_QSFP0 left -pinY USER_DATA_S_AXIS_TX_QSFP0 20L -pinDir USER_DATA_S_AXIS_TX_QSFP1 left -pinY USER_DATA_S_AXIS_TX_QSFP1 40L -pinDir qsfp0_gtrefclk left -pinY qsfp0_gtrefclk 150L -pinDir qsfp0_rx left -pinY qsfp0_rx 210L -pinDir qsfp0_tx right -pinY qsfp0_tx 0R -pinDir qsfp1_gtrefclk left -pinY qsfp1_gtrefclk 170L -pinDir qsfp1_rx left -pinY qsfp1_rx 230L -pinDir qsfp1_tx right -pinY qsfp1_tx 20R -pinBusDir channel_up_qsfp0 right -pinBusY channel_up_qsfp0 40R -pinDir channel_up_qsfp1 right -pinY channel_up_qsfp1 60R -pinDir clk left -pinY clk 310L -pinDir ctrl_reset left -pinY ctrl_reset 290L -pinBusDir gt_pll_lock_qsfp0 right -pinBusY gt_pll_lock_qsfp0 80R -pinDir gt_pll_lock_qsfp1 right -pinY gt_pll_lock_qsfp1 100R -pinBusDir lane_up_qsfp0 right -pinBusY lane_up_qsfp0 120R -pinBusDir lane_up_qsfp1 right -pinBusY lane_up_qsfp1 140R -pinDir sys_reset_out_qsfp0 left -pinY sys_reset_out_qsfp0 430L -pinDir sys_reset_out_qsfp1 left -pinY sys_reset_out_qsfp1 330L -pinDir user_clk_qsfp0 left -pinY user_clk_qsfp0 250L -pinDir user_clk_qsfp1 left -pinY user_clk_qsfp1 270L
preplace inst rst_100M -pg 1 -lvl 1 -x 270 -y 680 -swap {0 1 2 3 4 6 7 9 8 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst rst_ddr4_0_266M -pg 1 -lvl 1 -x 270 -y 60 -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 240R
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1160 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 78 79 80 77 81} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 60L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst ddr4_0 -pg 1 -lvl 4 -x 1590 -y 340 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 35 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 0 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 78 76 77 79 80} -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 20L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 140L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 0L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 20R -pinDir dbg_clk right -pinY dbg_clk 40R -pinBusDir dbg_bus right -pinBusY dbg_bus 60R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 200L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 160L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 180L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 80R -pinDir sys_rst left -pinY sys_rst 250L
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 760 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 80 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 40 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 102 106 103 107 104 108 105 109 100 101} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 180R -pinDir M01_AXI right -pinY M01_AXI 200R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 180L -pinDir M01_ACLK left -pinY M01_ACLK 120L -pinDir M01_ARESETN left -pinY M01_ARESETN 200L -pinDir M02_ACLK left -pinY M02_ACLK 20L -pinDir M02_ARESETN left -pinY M02_ARESETN 40L
preplace inst sys_reset_invert_qsfp0 -pg 1 -lvl 2 -x 760 -y 1100 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Res right -pinBusY Res 0R
preplace inst sys_reset_invert_qsfp1 -pg 1 -lvl 2 -x 760 -y 980 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Res right -pinBusY Res 0R
preplace inst system_ila_ddr4 -pg 1 -lvl 4 -x 1590 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 35 34} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 270 -y 420 -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 20R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 40R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 60R -pinDir pl_resetn0 left -pinY pl_resetn0 0L -pinDir pl_clk0 right -pinY pl_clk0 80R
preplace netloc Net 1 1 3 570J 880 NJ 880 1370
preplace netloc Net1 1 1 3 550 740 990 980 1350
preplace netloc aurora_64b66b_qsfp0_channel_up 1 4 1 NJ 730
preplace netloc aurora_64b66b_qsfp0_gt_pll_lock 1 4 1 NJ 770
preplace netloc aurora_64b66b_qsfp0_lane_up 1 4 1 NJ 810
preplace netloc aurora_64b66b_qsfp0_sys_reset_out 1 2 2 NJ 1120 N
preplace netloc aurora_64b66b_qsfp0_user_clk_out 1 3 1 1350 770n
preplace netloc aux_reset_in_0_1 1 0 1 NJ 700
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 3 610 60 930 340 1350
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 3 NJ 80 NJ 80 1310
preplace netloc ddr4_0_c0_init_calib_complete 1 4 1 NJ 360
preplace netloc qsfp_phys_channel_up_0 1 4 1 NJ 750
preplace netloc qsfp_phys_gt_pll_lock_0 1 4 1 NJ 790
preplace netloc qsfp_phys_lane_up_0 1 4 1 NJ 830
preplace netloc qsfp_phys_sys_reset_out_qsfp1 1 2 2 NJ 1000 1310
preplace netloc qsfp_phys_user_clk_qsfp1 1 3 1 1310 790n
preplace netloc rst_ddr4_0_266M_peripheral_aresetn 1 1 3 570 300 1010 320 1330
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 590 760 950
preplace netloc sys_reset_invert_qsfp1_Res 1 2 1 970 770n
preplace netloc util_vector_logic_0_Res 1 2 1 1010 790n
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 1 -10 420n
preplace netloc C0_SYS_CLK_0_1 1 0 4 NJ 360 NJ 360 NJ 360 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 4 NJ 840 NJ 840 NJ 840 NJ
preplace netloc GT_DIFF_REFCLK1_0_2 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc GT_SERIAL_RX_0_1 1 0 4 NJ 900 NJ 900 NJ 900 NJ
preplace netloc GT_SERIAL_RX_0_2 1 0 4 NJ 920 NJ 920 NJ 920 NJ
preplace netloc S_AXIS_QSFP1_1 1 3 1 N 750
preplace netloc USER_DATA_S_AXIS_TX_QSFP1_1 1 3 1 N 730
preplace netloc aurora_64b66b_qsfp0_GT_SERIAL_TX 1 4 1 NJ 690
preplace netloc aurora_64b66b_qsfp0_USER_DATA_M_AXIS_RX 1 3 1 N 690
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1370 200n
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 N 710
preplace netloc ddr4_0_C0_DDR4 1 4 1 NJ 340
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N 660
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N 680
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 2 NJ 480 N
preplace netloc qsfp_phys_qsfp1_tx 1 4 1 NJ 710
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 2 NJ 420 910
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 590 440n
levelinfo -pg 1 -30 270 760 1160 1590 1830
pagesize -pg 1 -db -bbox -sgen -180 0 2080 1180
",
   "No Loops_ScaleFactor":"0.615254",
   "No Loops_TopLeft":"-327,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 5 -x 1980 -y 250 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port qsfp0_gtrefclk -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 5 -x 1980 -y 750 -defaultsOSRD
preplace port qsfp1_gtrefclk -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port qsfp1_tx -pg 1 -lvl 5 -x 1980 -y 770 -defaultsOSRD
preplace port port-id_channel_up_qsfp0 -pg 1 -lvl 5 -x 1980 -y 790 -defaultsOSRD
preplace port port-id_channel_up_qsfp1 -pg 1 -lvl 5 -x 1980 -y 810 -defaultsOSRD
preplace port port-id_gt_pll_lock_qsfp0 -pg 1 -lvl 5 -x 1980 -y 830 -defaultsOSRD
preplace port port-id_gt_pll_lock_qsfp1 -pg 1 -lvl 5 -x 1980 -y 850 -defaultsOSRD
preplace port port-id_pb_resetn -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port port-id_pl_ddr4_init_calib_complete -pg 1 -lvl 5 -x 1980 -y 270 -defaultsOSRD
preplace portBus lane_up_qsfp0 -pg 1 -lvl 5 -x 1980 -y 870 -defaultsOSRD
preplace portBus lane_up_qsfp1 -pg 1 -lvl 5 -x 1980 -y 890 -defaultsOSRD
preplace inst qsfp_data_gen_recv -pg 1 -lvl 3 -x 1230 -y 670 -defaultsOSRD
preplace inst qsfp_phys -pg 1 -lvl 4 -x 1680 -y 840 -defaultsOSRD
preplace inst rst_100M -pg 1 -lvl 1 -x 340 -y 530 -defaultsOSRD
preplace inst rst_ddr4_0_266M -pg 1 -lvl 1 -x 340 -y 140 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1230 -y 130 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 4 -x 1680 -y 310 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 850 -y 430 -defaultsOSRD
preplace inst sys_reset_invert_qsfp0 -pg 1 -lvl 2 -x 850 -y 650 -defaultsOSRD
preplace inst sys_reset_invert_qsfp1 -pg 1 -lvl 2 -x 850 -y 750 -defaultsOSRD
preplace inst system_ila_ddr4 -pg 1 -lvl 4 -x 1680 -y 110 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 340 -y 340 -defaultsOSRD
preplace netloc Net 1 1 3 650 880 NJ 880 1410
preplace netloc Net1 1 0 4 20 250 660 260 1020 890 NJ
preplace netloc aurora_64b66b_qsfp0_channel_up 1 4 1 NJ 790
preplace netloc aurora_64b66b_qsfp0_gt_pll_lock 1 4 1 NJ 830
preplace netloc aurora_64b66b_qsfp0_lane_up 1 4 1 NJ 870
preplace netloc aurora_64b66b_qsfp0_sys_reset_out 1 1 4 670 1020 NJ 1020 NJ 1020 1950
preplace netloc aurora_64b66b_qsfp0_user_clk_out 1 2 3 1060 1030 NJ 1030 1930
preplace netloc aux_reset_in_0_1 1 0 1 NJ 530
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 5 30 40 700 230 1070 250 1380 190 1930
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 5 20 10 NJ 10 NJ 10 NJ 10 1960
preplace netloc ddr4_0_c0_init_calib_complete 1 4 1 NJ 270
preplace netloc qsfp_phys_channel_up_0 1 4 1 NJ 810
preplace netloc qsfp_phys_gt_pll_lock_0 1 4 1 NJ 850
preplace netloc qsfp_phys_lane_up_0 1 4 1 NJ 890
preplace netloc qsfp_phys_sys_reset_out_qsfp1 1 1 4 690 1040 NJ 1040 NJ 1040 1960
preplace netloc qsfp_phys_user_clk_qsfp1 1 2 3 1070 1050 NJ 1050 1940
preplace netloc rst_ddr4_0_266M_peripheral_aresetn 1 1 3 680 240 1080 260 1420
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 690 270 1040
preplace netloc sys_reset_invert_qsfp1_Res 1 2 1 1030J 700n
preplace netloc util_vector_logic_0_Res 1 2 1 1000J 650n
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 430 650
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 2 1030 290 NJ
preplace netloc qsfp_phys_qsfp1_tx 1 4 1 NJ 770
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 2 650J 220 1000
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 1000 430n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 1010 410n
preplace netloc ddr4_0_C0_DDR4 1 4 1 NJ 250
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1390 90n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 N 330
preplace netloc aurora_64b66b_qsfp0_GT_SERIAL_TX 1 4 1 NJ 750
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 1390 660n
preplace netloc GT_SERIAL_RX_0_2 1 0 4 NJ 870 NJ 870 NJ 870 NJ
preplace netloc aurora_64b66b_qsfp0_USER_DATA_M_AXIS_RX 1 2 3 1050 840 1420J 650 1930
preplace netloc GT_SERIAL_RX_0_1 1 0 4 NJ 830 NJ 830 NJ 830 NJ
preplace netloc GT_DIFF_REFCLK1_0_2 1 0 4 NJ 850 NJ 850 NJ 850 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 4 NJ 810 NJ 810 1000J 820 1430J
preplace netloc S_AXIS_QSFP1_1 1 2 3 1080 810 1400J 640 1960
preplace netloc USER_DATA_S_AXIS_TX_QSFP1_1 1 3 1 1380 680n
preplace netloc C0_SYS_CLK_0_1 1 0 4 NJ 240 670J 250 1050J 270 NJ
levelinfo -pg 1 0 340 850 1230 1680 1980
pagesize -pg 1 -db -bbox -sgen -150 0 2230 1060
"
}
0
