$date
	Mon May  1 16:23:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_mux2 $end
$scope module uut0 $end
$var wire 16 ! D0 [15:0] $end
$var wire 16 " D1 [15:0] $end
$var wire 1 # S $end
$var wire 16 $ Y [15:0] $end
$upscope $end
$upscope $end
$scope module tb_mux2 $end
$scope module uut1 $end
$var wire 1 % ENABLE $end
$var reg 1 & CLOCK $end
$var reg 1 ' start_clock $end
$var real 1 ( clock_off $end
$var real 1 ) clock_on $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r5 )
r5 (
0'
0&
0%
bx $
x#
bx "
bx !
$end
#100
1'
1%
#150
1&
#160
bx00000000000000x $
b1 "
b1000000000000000 !
#200
b1000000000000000 $
0#
0&
#250
1&
#300
0&
#350
1&
#400
b1 $
1#
0&
#450
1&
#500
0&
#550
1&
#600
0&
#650
1&
#700
0&
#750
1&
#800
0&
#850
1&
#900
0&
#950
1&
#1000
0&
#1050
1&
#1100
0&
#1150
1&
#1200
0&
#1250
1&
#1300
0&
#1350
1&
#1400
0'
0%
0&
