// Seed: 1257814065
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output tri1 id_2
);
  wire  id_5;
  uwire id_6;
  assign id_6 = 1;
  wire id_7 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wire id_7,
    output tri1 id_8
);
  wire id_10;
  wire id_11;
  assign id_8 = 1 == id_1;
  assign id_2 = id_11;
  module_0(
      id_11, id_2, id_0
  );
endmodule
