
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /Users/macpro/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/zero_to_five_counter/src/seven_segment_display.v
Parsing SystemVerilog input from `/openlane/designs/zero_to_five_counter/src/seven_segment_display.v' to AST representation.
Storing AST representation for module `$abstract\seven_segment_display'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v
Parsing SystemVerilog input from `/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v' to AST representation.
Storing AST representation for module `$abstract\zero_to_five_counter'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

5. Executing AST frontend in derive mode using pre-parsed AST for module `\zero_to_five_counter'.
Generating RTLIL representation for module `\zero_to_five_counter'.

5.1. Analyzing design hierarchy..
Top module:  \zero_to_five_counter

5.2. Analyzing design hierarchy..
Top module:  \zero_to_five_counter
Removing unused module `$abstract\zero_to_five_counter'.
Removing unused module `$abstract\seven_segment_display'.
Removed 2 unused modules.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/hierarchy.dot'.
Dumping module zero_to_five_counter to page 1.
Renaming module zero_to_five_counter to zero_to_five_counter.

7. Executing TRIBUF pass.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \zero_to_five_counter

8.2. Analyzing design hierarchy..
Top module:  \zero_to_five_counter
Removed 0 unused modules.

9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5 in module zero_to_five_counter.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1 in module zero_to_five_counter.
Removed a total of 0 dead cases.

11. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

12. Executing PROC_INIT pass (extract init attributes).

13. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5'.
Found async reset \reset in `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1'.

14. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

15. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5'.
     1/1: $0\count[2:0]
Creating decoders for process `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1'.
     1/1: $0\one_second_counter[26:0]

16. Executing PROC_DLATCH pass (convert process syncs to latches).

17. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\zero_to_five_counter.\count' using process `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5'.
  created $adff cell `$procdff$16' with positive edge clock and positive level reset.
Creating register for signal `\zero_to_five_counter.\one_second_counter' using process `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1'.
  created $adff cell `$procdff$17' with positive edge clock and positive level reset.

18. Executing PROC_MEMWR pass (convert process memory writes to cells).

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5'.
Removing empty process `zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:21$5'.
Found and cleaned up 1 empty switch in `\zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1'.
Removing empty process `zero_to_five_counter.$proc$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:10$1'.
Cleaned up 3 empty switches.

20. Executing CHECK pass (checking for obvious problems).
Checking module zero_to_five_counter...
Found and reported 0 problems.

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

22. Executing FLATTEN pass (flatten design).

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

25.9. Finished OPT passes. (There is nothing left to do.)

26. Executing FSM pass (extract and optimize FSM).

26.1. Executing FSM_DETECT pass (finding FSMs in design).

26.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

26.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

27. Executing OPT pass (performing simple optimizations).

27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$16 ($adff) from module zero_to_five_counter (D = $procmux$9_Y, Q = \count).

27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

27.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

27.13. Executing OPT_DFF pass (perform DFF optimizations).

27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

27.16. Finished OPT passes. (There is nothing left to do.)

28. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 32) from port B of cell zero_to_five_counter.$ge$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:13$2 ($ge).
Removed top 31 bits (of 32) from port B of cell zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3 ($add).
Removed top 5 bits (of 32) from port Y of cell zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3 ($add).
Removed top 31 bits (of 32) from port B of cell zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7 ($add).
Removed top 29 bits (of 32) from port Y of cell zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7 ($add).
Removed top 5 bits (of 32) from wire zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3_Y.
Removed top 29 bits (of 32) from wire zero_to_five_counter.$add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7_Y.

29. Executing PEEPOPT pass (run peephole optimizers).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

31. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module zero_to_five_counter:
  creating $macc model for $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3 ($add).
  creating $macc model for $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7 ($add).
  creating $alu model for $macc $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7.
  creating $alu model for $macc $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3.
  creating $alu model for $ge$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:13$2 ($ge): new $alu
  creating $alu model for $eq$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:19$4 ($eq): merged with $ge$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:13$2.
  creating $alu cell for $ge$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:13$2, $eq$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:19$4: $auto$alumacc.cc:485:replace_alu$22
  creating $alu cell for $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:16$3: $auto$alumacc.cc:485:replace_alu$35
  creating $alu cell for $add$/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.v:28$7: $auto$alumacc.cc:485:replace_alu$38
  created 3 $alu and 0 $macc cells.

32. Executing SHARE pass (SAT-based resource sharing).

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing MEMORY pass.

34.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

36.3. Executing OPT_DFF pass (perform DFF optimizations).

36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

36.5. Finished fast OPT passes.

37. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

38.6. Executing OPT_SHARE pass.

38.7. Executing OPT_DFF pass (perform DFF optimizations).

38.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

38.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

38.10. Finished OPT passes. (There is nothing left to do.)

39. Executing TECHMAP pass (map to technology primitives).

39.1. Executing Verilog-2005 frontend: /nix/store/hj1kx74hfma2i9hkg584hkva4xjf5mmb-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/hj1kx74hfma2i9hkg584hkva4xjf5mmb-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

39.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$956e79e8f8c5e64be7438155ae50a966e615cb04\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$f02bbbf710bba6238f4bdfa41b3051acfe2064a8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
No more expansions possible.
<suppressed ~635 debug messages>

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.
<suppressed ~322 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 64 unused cells and 239 unused wires.
<suppressed ~65 debug messages>

40.5. Finished fast OPT passes.

41. Executing ABC pass (technology mapping using ABC).

41.1. Extracting gate netlist of module `\zero_to_five_counter' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 183 wires to a netlist network with 30 inputs and 31 outputs.

41.1.1. Executing ABC.
Running ABC command: "/nix/store/8822vi15d8b1mss0196a93yfdyhqsp8z-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:       15
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:       12
ABC RESULTS:              NAND cells:       19
ABC RESULTS:               XOR cells:       21
ABC RESULTS:            ANDNOT cells:       47
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       31
Removing temp directory.

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

42.3. Executing OPT_DFF pass (perform DFF optimizations).

42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 0 unused cells and 104 unused wires.
<suppressed ~1 debug messages>

42.5. Finished fast OPT passes.

43. Executing HIERARCHY pass (managing design hierarchy).

43.1. Analyzing design hierarchy..
Top module:  \zero_to_five_counter

43.2. Analyzing design hierarchy..
Top module:  \zero_to_five_counter
Removed 0 unused modules.

44. Printing statistics.

=== zero_to_five_counter ===

   Number of wires:                117
   Number of wire bits:            171
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                169
     $_ANDNOT_                      47
     $_AND_                          3
     $_DFFE_PP0P_                    3
     $_DFF_PP0_                     27
     $_NAND_                        19
     $_NOR_                         10
     $_NOT_                          5
     $_ORNOT_                       12
     $_OR_                          15
     $_XNOR_                         7
     $_XOR_                         21

45. Executing CHECK pass (checking for obvious problems).
Checking module zero_to_five_counter...
Found and reported 0 problems.

46. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/post_techmap.dot'.
Dumping module zero_to_five_counter to page 1.

47. Executing SHARE pass (SAT-based resource sharing).

48. Executing OPT pass (performing simple optimizations).

48.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

48.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

48.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \zero_to_five_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

48.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \zero_to_five_counter.
Performed a total of 0 changes.

48.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\zero_to_five_counter'.
Removed a total of 0 cells.

48.6. Executing OPT_DFF pass (perform DFF optimizations).

48.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

48.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module zero_to_five_counter.

48.9. Finished OPT passes. (There is nothing left to do.)

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..

50. Printing statistics.

=== zero_to_five_counter ===

   Number of wires:                117
   Number of wire bits:            171
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                169
     $_ANDNOT_                      47
     $_AND_                          3
     $_DFFE_PP0P_                    3
     $_DFF_PP0_                     27
     $_NAND_                        19
     $_NOR_                         10
     $_NOT_                          5
     $_ORNOT_                       12
     $_OR_                          15
     $_XNOR_                         7
     $_XOR_                         21

mapping tbuf

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /Users/macpro/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/Users/macpro/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing TECHMAP pass (map to technology primitives).

53.1. Executing Verilog-2005 frontend: /Users/macpro/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/Users/macpro/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

53.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

54. Executing SIMPLEMAP pass (map simple cells to gate primitives).

55. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

55.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\zero_to_five_counter':
  mapped 30 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

56. Printing statistics.

=== zero_to_five_counter ===

   Number of wires:                150
   Number of wire bits:            204
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $_ANDNOT_                      47
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                        19
     $_NOR_                         10
     $_NOT_                         35
     $_ORNOT_                       12
     $_OR_                          15
     $_XNOR_                         7
     $_XOR_                         21
     sky130_fd_sc_hd__dfrtp_2       30

[INFO]: USING STRATEGY AREA 0

57. Executing ABC pass (technology mapping using ABC).

57.1. Extracting gate netlist of module `\zero_to_five_counter' to `/tmp/yosys-abc-uN46bm/input.blif'..
Extracted 172 gates and 203 wires to a netlist network with 31 inputs and 60 outputs.

57.1.1. Executing ABC.
Running ABC command: "/nix/store/8822vi15d8b1mss0196a93yfdyhqsp8z-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-uN46bm/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-uN46bm/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-uN46bm/input.blif 
ABC: + read_lib -w /openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (2363.35 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    164 ( 39.0 %)   Cap = 14.4 ff (  7.2 %)   Area =     1073.53 ( 61.0 %)   Delay =  2509.24 ps  ( 29.3 %)               
ABC: Path  0 --      29 : 0    7 pi                       A =   0.00  Df =  62.3  -34.6 ps  S =  92.9 ps  Cin =  0.0 ff  Cout =  19.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      92 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 338.3  -54.3 ps  S = 102.0 ps  Cin =  1.5 ff  Cout =  13.2 ff  Cmax = 300.3 ff  G =  830  
ABC: Path  2 --      93 : 4    6 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 601.1  -60.3 ps  S =  87.4 ps  Cin =  1.5 ff  Cout =  10.1 ff  Cmax = 300.3 ff  G =  638  
ABC: Path  3 --      94 : 2    5 sky130_fd_sc_hd__and2_2  A =   7.51  Df = 779.0  -23.8 ps  S =  78.3 ps  Cin =  1.5 ff  Cout =  11.7 ff  Cmax = 303.0 ff  G =  763  
ABC: Path  4 --     115 : 4    1 sky130_fd_sc_hd__o31a_2  A =  10.01  Df =1065.3  -68.6 ps  S =  46.6 ps  Cin =  2.3 ff  Cout =   1.7 ff  Cmax = 285.7 ff  G =   69  
ABC: Path  5 --     117 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =1514.3 -416.6 ps  S =  81.8 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  281  
ABC: Path  6 --     118 : 4    9 sky130_fd_sc_hd__a22oi_2 A =  12.51  Df =1762.6 -587.3 ps  S = 257.8 ps  Cin =  4.3 ff  Cout =  15.3 ff  Cmax = 170.3 ff  G =  344  
ABC: Path  7 --     127 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1988.7 -652.1 ps  S = 195.9 ps  Cin =  2.1 ff  Cout =  15.9 ff  Cmax = 130.0 ff  G =  741  
ABC: Path  8 --     207 : 3    1 sky130_fd_sc_hd__and3_2  A =   7.51  Df =2187.5 -645.9 ps  S =  40.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 309.5 ff  G =  141  
ABC: Path  9 --     208 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2509.2 -753.2 ps  S = 396.6 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi28 (\one_second_counter [0]).  End-point = po25 ($0\one_second_counter[26:0] [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   31/   60  lat =    0  nd =   164  edge =    340  area =1073.52  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-uN46bm/output.blif 

57.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       33
ABC RESULTS:        internal signals:      112
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       60
Removing temp directory.

58. Executing SETUNDEF pass (replace undef values with defined constants).

59. Executing HILOMAP pass (mapping to constant drivers).

60. Executing SPLITNETS pass (splitting up multi-bit signals).

61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \zero_to_five_counter..
Removed 0 unused cells and 203 unused wires.
<suppressed ~2 debug messages>

62. Executing INSBUF pass (insert buffer cells for connected wires).

63. Executing CHECK pass (checking for obvious problems).
Checking module zero_to_five_counter...
Found and reported 0 problems.

64. Printing statistics.

=== zero_to_five_counter ===

   Number of wires:                194
   Number of wire bits:            196
   Number of public wires:          30
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                194
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         9
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2        18
     sky130_fd_sc_hd__and3b_2       15
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         31
     sky130_fd_sc_hd__dfrtp_2       30
     sky130_fd_sc_hd__inv_2         33
     sky130_fd_sc_hd__nand2_2       11
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__or2_2         15
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__xnor2_2        2

   Chip area for module '\zero_to_five_counter': 1861.785600

65. Executing Verilog backend.
Dumping module `\zero_to_five_counter'.

66. Executing JSON backend.

End of script. Logfile hash: 15bf70fdfe, CPU: user 0.34s system 0.02s, MEM: 41.66 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 41% 2x abc (0 sec), 18% 2x read_liberty (0 sec), ...
