Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 29 14:21:45 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |             264 |          109 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |            Enable Signal            |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------+--------------------------------+------------------+----------------+
|  DISP/CathMod/s_clk_500         |                                     | DISP/CathMod/Q[1]              |                1 |              1 |
|  CLK_IBUF_BUFG                  |                                     |                                |                2 |              2 |
|  DISP/CathMod/s_clk_500         |                                     | DISP/CathMod/ANODES[3]_i_1_n_0 |                1 |              2 |
|  CLK_IBUF_BUFG                  | puf/PREV_CHAL[5]_i_1_n_0            |                                |                1 |              4 |
|  CLK_IBUF_BUFG                  | WRITE_ADR_SELECT_BTN_IBUF           |                                |                2 |              4 |
|  DISP/CathMod/s_clk_500         |                                     |                                |                8 |             10 |
|  CLK_IBUF_BUFG                  | U_ID_WRITE_EN_BTN_IBUF              |                                |                3 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[9][15]_i_1_n_0    |                                |                9 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[10][15]_i_1_n_0   |                                |                4 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[13][15]_i_1_n_0   |                                |                3 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[1][15]_i_1_n_0    |                                |                4 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[14][15]_i_1_n_0   |                                |                7 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[8][15]_i_1_n_0    |                                |               11 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[11][15]_i_1_n_0   |                                |                6 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[5][15]_i_1_n_0    |                                |                9 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[12][15]_i_1_n_0   |                                |                2 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[15][15]_i_1_n_0   |                                |                7 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[3][15]_i_1_n_0    |                                |               11 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[2][15]_i_1_n_0    |                                |                7 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[6][15]_i_1_n_0    |                                |                6 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[7][15]_i_1_n_0    |                                |                9 |             16 |
|  CLK_IBUF_BUFG                  | REG_FILE/register[4][15]_i_1_n_0    |                                |                8 |             16 |
|  CLK_IBUF_BUFG                  |                                     | DISP/CathMod/clear             |                5 |             20 |
|  puf/PUF_FSM/RO_MUX/MUX4TO2_OUT | puf/PUF_FSM/STD_COUNTER/RO_COUNT_EN | puf/RST                        |                7 |             26 |
|  CLK_IBUF_BUFG                  | puf/PUF_FSM/STD_COUNTER/RO_COUNT_EN | puf/RST                        |                8 |             32 |
+---------------------------------+-------------------------------------+--------------------------------+------------------+----------------+


