\hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags}{}\section{U\+A\+R\+T\+Ex Interruption Clear Flags}
\label{group___u_a_r_t___i_t___c_l_e_a_r___flags}\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}~\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+E\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}~\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+E\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}~\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+N\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}~\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+O\+R\+E\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}~\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+D\+L\+E\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}~\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+T\+C\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}~\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+L\+B\+D\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}~\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+T\+S\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF}~\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+R\+T\+O\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gaa603f7ce051b012045da4d7e665d6ac6}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF}~\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+E\+O\+B\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}~\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+M\+CF}
\item 
\#define \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5081c579f9956a7712248430f3fe129b}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF}~\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+W\+U\+CF}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}{UART\_CLEAR\_CMF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF~\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+M\+CF}}

Character Match Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}{UART\_CLEAR\_CTSF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF~\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+T\+S\+CF}}

C\+TS Interrupt Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gaa603f7ce051b012045da4d7e665d6ac6}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gaa603f7ce051b012045da4d7e665d6ac6}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF}{UART\_CLEAR\_EOBF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+O\+BF~\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+E\+O\+B\+CF}}

End Of Block Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}{UART\_CLEAR\_FEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF~\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+E\+CF}}

Framing Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}{UART\_CLEAR\_IDLEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF~\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+D\+L\+E\+CF}}

I\+D\+LE line detected Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}{UART\_CLEAR\_LBDF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF~\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+L\+B\+D\+CF}}

L\+IN Break Detection Clear Flag (not available on F030xx devices) \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}{UART\_CLEAR\_NEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF~\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+N\+CF}}

Noise detected Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}{UART\_CLEAR\_OREF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF~\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+O\+R\+E\+CF}}

Overrun Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}{UART\_CLEAR\_PEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF~\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+E\+CF}}

Parity Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF}{UART\_CLEAR\_RTOF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+T\+OF~\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+R\+T\+O\+CF}}

Receiver Time Out Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}{UART\_CLEAR\_TCF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF~\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+T\+C\+CF}}

Transmission Complete Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5081c579f9956a7712248430f3fe129b}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5081c579f9956a7712248430f3fe129b}} 
\index{U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}!U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF}}
\index{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF@{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF}!U\+A\+R\+T\+Ex Interruption Clear Flags@{U\+A\+R\+T\+Ex Interruption Clear Flags}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF}{UART\_CLEAR\_WUF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+UF~\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+W\+U\+CF}}

Wake Up from stop mode Clear Flag 