Kernel: Linux 5.14.0-1057-oem #64-Ubuntu SMP Mon Jan 23 17:02:19 UTC 2023 x86_64 x86_64 x86_64 GNU/Linux
Architecture: Zen2

branch-instructions OR branches                    [Hardware event]
branch-misses                                      [Hardware event]
cache-misses                                       [Hardware event]
cache-references                                   [Hardware event]
cpu-cycles OR cycles                               [Hardware event]
instructions                                       [Hardware event]
stalled-cycles-backend OR idle-cycles-backend      [Hardware event]
stalled-cycles-frontend OR idle-cycles-frontend    [Hardware event]
alignment-faults                                   [Software event]
bpf-output                                         [Software event]
context-switches OR cs                             [Software event]
cpu-clock                                          [Software event]
cpu-migrations OR migrations                       [Software event]
dummy                                              [Software event]
emulation-faults                                   [Software event]
major-faults                                       [Software event]
minor-faults                                       [Software event]
page-faults OR faults                              [Software event]
task-clock                                         [Software event]
duration_time                                      [Tool event]
L1-dcache-load-misses                              [Hardware cache event]
L1-dcache-loads                                    [Hardware cache event]
L1-dcache-prefetches                               [Hardware cache event]
L1-icache-load-misses                              [Hardware cache event]
L1-icache-loads                                    [Hardware cache event]
branch-load-misses                                 [Hardware cache event]
branch-loads                                       [Hardware cache event]
dTLB-load-misses                                   [Hardware cache event]
dTLB-loads                                         [Hardware cache event]
iTLB-load-misses                                   [Hardware cache event]
iTLB-loads                                         [Hardware cache event]
branch-instructions OR cpu/branch-instructions/    [Kernel PMU event]
branch-misses OR cpu/branch-misses/                [Kernel PMU event]
cache-misses OR cpu/cache-misses/                  [Kernel PMU event]
cache-references OR cpu/cache-references/          [Kernel PMU event]
cpu-cycles OR cpu/cpu-cycles/                      [Kernel PMU event]
instructions OR cpu/instructions/                  [Kernel PMU event]
stalled-cycles-backend OR cpu/stalled-cycles-backend/ [Kernel PMU event]
stalled-cycles-frontend OR cpu/stalled-cycles-frontend/ [Kernel PMU event]
amd_iommu_0/cmd_processed/                         [Kernel PMU event]
amd_iommu_0/cmd_processed_inv/                     [Kernel PMU event]
amd_iommu_0/ign_rd_wr_mmio_1ff8h/                  [Kernel PMU event]
amd_iommu_0/int_dte_hit/                           [Kernel PMU event]
amd_iommu_0/int_dte_mis/                           [Kernel PMU event]
amd_iommu_0/mem_dte_hit/                           [Kernel PMU event]
amd_iommu_0/mem_dte_mis/                           [Kernel PMU event]
amd_iommu_0/mem_iommu_tlb_pde_hit/                 [Kernel PMU event]
amd_iommu_0/mem_iommu_tlb_pde_mis/                 [Kernel PMU event]
amd_iommu_0/mem_iommu_tlb_pte_hit/                 [Kernel PMU event]
amd_iommu_0/mem_iommu_tlb_pte_mis/                 [Kernel PMU event]
amd_iommu_0/mem_pass_excl/                         [Kernel PMU event]
amd_iommu_0/mem_pass_pretrans/                     [Kernel PMU event]
amd_iommu_0/mem_pass_untrans/                      [Kernel PMU event]
amd_iommu_0/mem_target_abort/                      [Kernel PMU event]
amd_iommu_0/mem_trans_total/                       [Kernel PMU event]
amd_iommu_0/page_tbl_read_gst/                     [Kernel PMU event]
amd_iommu_0/page_tbl_read_nst/                     [Kernel PMU event]
amd_iommu_0/page_tbl_read_tot/                     [Kernel PMU event]
amd_iommu_0/smi_blk/                               [Kernel PMU event]
amd_iommu_0/smi_recv/                              [Kernel PMU event]
amd_iommu_0/tlb_inv/                               [Kernel PMU event]
amd_iommu_0/vapic_int_guest/                       [Kernel PMU event]
amd_iommu_0/vapic_int_non_guest/                   [Kernel PMU event]
amd_iommu_1/cmd_processed/                         [Kernel PMU event]
amd_iommu_1/cmd_processed_inv/                     [Kernel PMU event]
amd_iommu_1/ign_rd_wr_mmio_1ff8h/                  [Kernel PMU event]
amd_iommu_1/int_dte_hit/                           [Kernel PMU event]
amd_iommu_1/int_dte_mis/                           [Kernel PMU event]
amd_iommu_1/mem_dte_hit/                           [Kernel PMU event]
amd_iommu_1/mem_dte_mis/                           [Kernel PMU event]
amd_iommu_1/mem_iommu_tlb_pde_hit/                 [Kernel PMU event]
amd_iommu_1/mem_iommu_tlb_pde_mis/                 [Kernel PMU event]
amd_iommu_1/mem_iommu_tlb_pte_hit/                 [Kernel PMU event]
amd_iommu_1/mem_iommu_tlb_pte_mis/                 [Kernel PMU event]
amd_iommu_1/mem_pass_excl/                         [Kernel PMU event]
amd_iommu_1/mem_pass_pretrans/                     [Kernel PMU event]
amd_iommu_1/mem_pass_untrans/                      [Kernel PMU event]
amd_iommu_1/mem_target_abort/                      [Kernel PMU event]
amd_iommu_1/mem_trans_total/                       [Kernel PMU event]
amd_iommu_1/page_tbl_read_gst/                     [Kernel PMU event]
amd_iommu_1/page_tbl_read_nst/                     [Kernel PMU event]
amd_iommu_1/page_tbl_read_tot/                     [Kernel PMU event]
amd_iommu_1/smi_blk/                               [Kernel PMU event]
amd_iommu_1/smi_recv/                              [Kernel PMU event]
amd_iommu_1/tlb_inv/                               [Kernel PMU event]
amd_iommu_1/vapic_int_guest/                       [Kernel PMU event]
amd_iommu_1/vapic_int_non_guest/                   [Kernel PMU event]
amd_iommu_2/cmd_processed/                         [Kernel PMU event]
amd_iommu_2/cmd_processed_inv/                     [Kernel PMU event]
amd_iommu_2/ign_rd_wr_mmio_1ff8h/                  [Kernel PMU event]
amd_iommu_2/int_dte_hit/                           [Kernel PMU event]
amd_iommu_2/int_dte_mis/                           [Kernel PMU event]
amd_iommu_2/mem_dte_hit/                           [Kernel PMU event]
amd_iommu_2/mem_dte_mis/                           [Kernel PMU event]
amd_iommu_2/mem_iommu_tlb_pde_hit/                 [Kernel PMU event]
amd_iommu_2/mem_iommu_tlb_pde_mis/                 [Kernel PMU event]
amd_iommu_2/mem_iommu_tlb_pte_hit/                 [Kernel PMU event]
amd_iommu_2/mem_iommu_tlb_pte_mis/                 [Kernel PMU event]
amd_iommu_2/mem_pass_excl/                         [Kernel PMU event]
amd_iommu_2/mem_pass_pretrans/                     [Kernel PMU event]
amd_iommu_2/mem_pass_untrans/                      [Kernel PMU event]
amd_iommu_2/mem_target_abort/                      [Kernel PMU event]
amd_iommu_2/mem_trans_total/                       [Kernel PMU event]
amd_iommu_2/page_tbl_read_gst/                     [Kernel PMU event]
amd_iommu_2/page_tbl_read_nst/                     [Kernel PMU event]
amd_iommu_2/page_tbl_read_tot/                     [Kernel PMU event]
amd_iommu_2/smi_blk/                               [Kernel PMU event]
amd_iommu_2/smi_recv/                              [Kernel PMU event]
amd_iommu_2/tlb_inv/                               [Kernel PMU event]
amd_iommu_2/vapic_int_guest/                       [Kernel PMU event]
amd_iommu_2/vapic_int_non_guest/                   [Kernel PMU event]
amd_iommu_3/cmd_processed/                         [Kernel PMU event]
amd_iommu_3/cmd_processed_inv/                     [Kernel PMU event]
amd_iommu_3/ign_rd_wr_mmio_1ff8h/                  [Kernel PMU event]
amd_iommu_3/int_dte_hit/                           [Kernel PMU event]
amd_iommu_3/int_dte_mis/                           [Kernel PMU event]
amd_iommu_3/mem_dte_hit/                           [Kernel PMU event]
amd_iommu_3/mem_dte_mis/                           [Kernel PMU event]
amd_iommu_3/mem_iommu_tlb_pde_hit/                 [Kernel PMU event]
amd_iommu_3/mem_iommu_tlb_pde_mis/                 [Kernel PMU event]
amd_iommu_3/mem_iommu_tlb_pte_hit/                 [Kernel PMU event]
amd_iommu_3/mem_iommu_tlb_pte_mis/                 [Kernel PMU event]
amd_iommu_3/mem_pass_excl/                         [Kernel PMU event]
amd_iommu_3/mem_pass_pretrans/                     [Kernel PMU event]
amd_iommu_3/mem_pass_untrans/                      [Kernel PMU event]
amd_iommu_3/mem_target_abort/                      [Kernel PMU event]
amd_iommu_3/mem_trans_total/                       [Kernel PMU event]
amd_iommu_3/page_tbl_read_gst/                     [Kernel PMU event]
amd_iommu_3/page_tbl_read_nst/                     [Kernel PMU event]
amd_iommu_3/page_tbl_read_tot/                     [Kernel PMU event]
amd_iommu_3/smi_blk/                               [Kernel PMU event]
amd_iommu_3/smi_recv/                              [Kernel PMU event]
amd_iommu_3/tlb_inv/                               [Kernel PMU event]
amd_iommu_3/vapic_int_guest/                       [Kernel PMU event]
amd_iommu_3/vapic_int_non_guest/                   [Kernel PMU event]
amdgpu_1/xgmi_link0_data_outbound/                 [Kernel PMU event]
amdgpu_1/xgmi_link1_data_outbound/                 [Kernel PMU event]
amdgpu_2/xgmi_link0_data_outbound/                 [Kernel PMU event]
amdgpu_2/xgmi_link1_data_outbound/                 [Kernel PMU event]
amdgpu_df_1/cake0_ftiinstat_reqalloc/              [Kernel PMU event]
amdgpu_df_1/cake0_ftiinstat_rspalloc/              [Kernel PMU event]
amdgpu_df_1/cake0_pcsout_txdata/                   [Kernel PMU event]
amdgpu_df_1/cake0_pcsout_txmeta/                   [Kernel PMU event]
amdgpu_df_1/cake1_ftiinstat_reqalloc/              [Kernel PMU event]
amdgpu_df_1/cake1_ftiinstat_rspalloc/              [Kernel PMU event]
amdgpu_df_1/cake1_pcsout_txdata/                   [Kernel PMU event]
amdgpu_df_1/cake1_pcsout_txmeta/                   [Kernel PMU event]
amdgpu_df_2/cake0_ftiinstat_reqalloc/              [Kernel PMU event]
amdgpu_df_2/cake0_ftiinstat_rspalloc/              [Kernel PMU event]
amdgpu_df_2/cake0_pcsout_txdata/                   [Kernel PMU event]
amdgpu_df_2/cake0_pcsout_txmeta/                   [Kernel PMU event]
amdgpu_df_2/cake1_ftiinstat_reqalloc/              [Kernel PMU event]
amdgpu_df_2/cake1_ftiinstat_rspalloc/              [Kernel PMU event]
amdgpu_df_2/cake1_pcsout_txdata/                   [Kernel PMU event]
amdgpu_df_2/cake1_pcsout_txmeta/                   [Kernel PMU event]
msr/aperf/                                         [Kernel PMU event]
msr/irperf/                                        [Kernel PMU event]
msr/mperf/                                         [Kernel PMU event]
msr/tsc/                                           [Kernel PMU event]
power/energy-cores/                                [Kernel PMU event]
power/energy-gpu/                                  [Kernel PMU event]
power/energy-pkg/                                  [Kernel PMU event]
power/energy-psys/                                 [Kernel PMU event]
power/energy-ram/                                  [Kernel PMU event]

branch:
bp_de_redirect
   [Decoder Overrides Existing Branch Prediction (speculative)]
    cpu/event=0x91/
bp_dyn_ind_pred
   [Dynamic Indirect Predictions]
    cpu/event=0x8e/
bp_l1_btb_correct
   [L1 Branch Prediction Overrides Existing Prediction (speculative)]
    cpu/event=0x8a/
bp_l1_tlb_fetch_hit
   [The number of instruction fetches that hit in the L1 ITLB]
    cpu/umask=0xff,event=0x94/
bp_l1_tlb_fetch_hit.if1g
   [The number of instruction fetches that hit in the L1 ITLB. Instruction
    fetches to a 1GB page]
    cpu/umask=0x4,event=0x94/
bp_l1_tlb_fetch_hit.if2m
   [The number of instruction fetches that hit in the L1 ITLB. Instruction
    fetches to a 2MB page]
    cpu/umask=0x2,event=0x94/
bp_l1_tlb_fetch_hit.if4k
   [The number of instruction fetches that hit in the L1 ITLB. Instruction
    fetches to a 4KB page]
    cpu/umask=0x1,event=0x94/
bp_l2_btb_correct
   [L2 Branch Prediction Overrides Existing Prediction (speculative)]
    cpu/event=0x8b/
bp_tlb_rel
   [The number of ITLB reload requests]
    cpu/event=0x99/

cache:
bp_l1_tlb_miss_l2_hit
   [The number of instruction fetches that miss in the L1 ITLB but hit in
    the L2 ITLB]
    cpu/event=0x84/
bp_l1_tlb_miss_l2_tlb_miss
   [The number of instruction fetches that miss in both the L1 and L2 TLBs]
    cpu/umask=0xff,event=0x85/
bp_l1_tlb_miss_l2_tlb_miss.if1g
   [The number of instruction fetches that miss in both the L1 and L2
    TLBs. Instruction fetches to a 1GB page]
    cpu/umask=0x4,event=0x85/
bp_l1_tlb_miss_l2_tlb_miss.if2m
   [The number of instruction fetches that miss in both the L1 and L2
    TLBs. Instruction fetches to a 2MB page]
    cpu/umask=0x2,event=0x85/
bp_l1_tlb_miss_l2_tlb_miss.if4k
   [The number of instruction fetches that miss in both the L1 and L2
    TLBs. Instruction fetches to a 4KB page]
    cpu/umask=0x1,event=0x85/
bp_snp_re_sync
   [The number of pipeline restarts caused by invalidating probes that hit
    on the instruction stream currently being executed. This would happen
    if the active instruction stream was being modified by another
    processor in an MP system - typically a highly unlikely event]
    cpu/event=0x86/
ic_cache_fill_l2
   [The number of 64 byte instruction cache line was fulfilled from the L2
    cache]
    cpu/event=0x82/
ic_cache_fill_sys
   [The number of 64 byte instruction cache line fulfilled from system
    memory or another cache]
    cpu/event=0x83/
ic_cache_inval.fill_invalidated
   [IC line invalidated due to overwriting fill response. The number of
    instruction cache lines invalidated. A non-SMC event is CMC (cross
    modifying code), either from the other thread of the core or another
    core]
    cpu/umask=0x1,event=0x8c/
ic_cache_inval.l2_invalidating_probe
   [IC line invalidated due to L2 invalidating probe (external or LS). The
    number of instruction cache lines invalidated. A non-SMC event is CMC
    (cross modifying code), either from the other thread of the core or
    another core]
    cpu/umask=0x2,event=0x8c/
ic_fetch_stall.ic_stall_any
   [Instruction Pipe Stall. IC pipe was stalled during this clock cycle
    for any reason (nothing valid in pipe ICM1)]
    cpu/umask=0x4,event=0x87/
ic_fetch_stall.ic_stall_back_pressure
   [Instruction Pipe Stall. IC pipe was stalled during this clock cycle
    (including IC to OC fetches) due to back-pressure]
    cpu/umask=0x1,event=0x87/
ic_fetch_stall.ic_stall_dq_empty
   [Instruction Pipe Stall. IC pipe was stalled during this clock cycle
    (including IC to OC fetches) due to DQ empty]
    cpu/umask=0x2,event=0x87/
ic_fw32
   [The number of 32B fetch windows transferred from IC pipe to DE
    instruction decoder (includes non-cacheable and cacheable fill
    responses)]
    cpu/event=0x80/
ic_fw32_miss
   [The number of 32B fetch windows tried to read the L1 IC and missed in
    the full tag]
    cpu/event=0x81/
ic_oc_mode_switch.ic_oc_mode_switch
   [OC Mode Switch. IC to OC mode switch]
    cpu/umask=0x1,event=0x28a/
ic_oc_mode_switch.oc_ic_mode_switch
   [OC Mode Switch. OC to IC mode switch]
    cpu/umask=0x2,event=0x28a/
l2_cache_req_stat.ic_access_in_l2
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache requests in L2]
    cpu/umask=0x7,event=0x64/
l2_cache_req_stat.ic_dc_hit_in_l2
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache request hit in L2 and Data cache request
    hit in L2 (all types)]
    cpu/umask=0xf6,event=0x64/
l2_cache_req_stat.ic_dc_miss_in_l2
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache request miss in L2 and Data cache request
    miss in L2 (all types)]
    cpu/umask=0x9,event=0x64/
l2_cache_req_stat.ic_fill_hit_s
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache hit clean line in L2]
    cpu/umask=0x2,event=0x64/
l2_cache_req_stat.ic_fill_hit_x
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache hit modifiable line in L2]
    cpu/umask=0x4,event=0x64/
l2_cache_req_stat.ic_fill_miss
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Instruction cache request miss in L2]
    cpu/umask=0x1,event=0x64/
l2_cache_req_stat.ls_rd_blk_c
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Data cache request miss in L2 (all types)]
    cpu/umask=0x8,event=0x64/
l2_cache_req_stat.ls_rd_blk_cs
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Data cache shared read hit in L2]
    cpu/umask=0x80,event=0x64/
l2_cache_req_stat.ls_rd_blk_l_hit_s
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Data cache read hit on shared line in L2]
    cpu/umask=0x20,event=0x64/
l2_cache_req_stat.ls_rd_blk_l_hit_x
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Data cache read hit in L2]
    cpu/umask=0x40,event=0x64/
l2_cache_req_stat.ls_rd_blk_x
   [Core to L2 cacheable request access status (not including L2
    Prefetch). Data cache store or state change hit in L2]
    cpu/umask=0x10,event=0x64/
l2_fill_pending.l2_fill_busy
   [Cycles with fill pending from L2. Total cycles spent with one or more
    fill requests in flight from L2]
    cpu/umask=0x1,event=0x6d/
l2_latency.l2_cycles_waiting_on_fills
   [Total cycles spent waiting for L2 fills to complete from L3 or memory,
    divided by four. Event counts are for both threads. To calculate
    average latency, the number of fills from both threads must be used]
    cpu/umask=0x1,event=0x62/
l2_pf_hit_l2
   [L2 prefetch hit in L2]
    cpu/umask=0xff,event=0x70/
l2_pf_miss_l2_hit_l3
   [L2 prefetcher hits in L3. Counts all L2 prefetches accepted by the L2
    pipeline which miss the L2 cache and hit the L3]
    cpu/umask=0xff,event=0x71/
l2_pf_miss_l2_l3
   [L2 prefetcher misses in L3. All L2 prefetches accepted by the L2
    pipeline which miss the L2 and the L3 caches]
    cpu/umask=0xff,event=0x72/
l2_request_g1.all_no_prefetch
   [(null)]
    cpu/umask=0xf9,event=0x60/
l2_request_g1.cacheable_ic_read
   [All L2 Cache Requests (Breakdown 1 - Common). Instruction cache reads]
    cpu/umask=0x10,event=0x60/
l2_request_g1.change_to_x
   [All L2 Cache Requests (Breakdown 1 - Common). Data cache state change
    requests. Request change to writable, check L2 for current state]
    cpu/umask=0x8,event=0x60/
l2_request_g1.group2
   [Miscellaneous events covered in more detail by l2_request_g2 (PMCx061)]
    cpu/umask=0x1,event=0x60/
l2_request_g1.l2_hw_pf
   [All L2 Cache Requests (Breakdown 1 - Common). L2 Prefetcher. All
    prefetches accepted by L2 pipeline, hit or miss. Types of PF and L2
    hit/miss broken out in a separate perfmon event]
    cpu/umask=0x2,event=0x60/
l2_request_g1.ls_rd_blk_c_s
   [All L2 Cache Requests (Breakdown 1 - Common). Data cache shared reads]
    cpu/umask=0x20,event=0x60/
l2_request_g1.prefetch_l2_cmd
   [All L2 Cache Requests (Breakdown 1 - Common). PrefetchL2Cmd]
    cpu/umask=0x4,event=0x60/
l2_request_g1.rd_blk_l
   [All L2 Cache Requests (Breakdown 1 - Common). Data cache reads
    (including hardware and software prefetch)]
    cpu/umask=0x80,event=0x60/
l2_request_g1.rd_blk_x
   [All L2 Cache Requests (Breakdown 1 - Common). Data cache stores]
    cpu/umask=0x40,event=0x60/
l2_request_g2.bus_locks_originator
   [All L2 Cache Requests (Breakdown 2 - Rare). Bus locks]
    cpu/umask=0x2,event=0x61/
l2_request_g2.bus_locks_responses
   [All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response]
    cpu/umask=0x1,event=0x61/
l2_request_g2.group1
   [Miscellaneous events covered in more detail by l2_request_g1 (PMCx060)]
    cpu/umask=0x80,event=0x61/
l2_request_g2.ic_rd_sized
   [All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read
    sized]
    cpu/umask=0x10,event=0x61/
l2_request_g2.ic_rd_sized_nc
   [All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read
    sized non-cacheable]
    cpu/umask=0x8,event=0x61/
l2_request_g2.ls_rd_sized
   [All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized]
    cpu/umask=0x40,event=0x61/
l2_request_g2.ls_rd_sized_nc
   [All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized
    non-cacheable]
    cpu/umask=0x20,event=0x61/
l2_request_g2.smc_inval
   [All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code
    invalidates]
    cpu/umask=0x4,event=0x61/
l2_wcb_req.cl_zero
   [LS to L2 WCB cache line zeroing requests. LS (Load/Store unit) to L2
    WCB (Write Combining Buffer) cache line zeroing requests]
    cpu/umask=0x1,event=0x63/
l2_wcb_req.wcb_close
   [LS to L2 WCB close requests. LS (Load/Store unit) to L2 WCB (Write
    Combining Buffer) close requests]
    cpu/umask=0x20,event=0x63/
l2_wcb_req.wcb_write
   [LS to L2 WCB write requests. LS (Load/Store unit) to L2 WCB (Write
    Combining Buffer) write requests]
    cpu/umask=0x40,event=0x63/
l2_wcb_req.zero_byte_store
   [LS to L2 WCB zero byte store requests. LS (Load/Store unit) to L2 WCB
    (Write Combining Buffer) zero byte store requests]
    cpu/umask=0x4,event=0x63/
l3_comb_clstr_state.other_l3_miss_typs
   [Other L3 Miss Request Types. Unit: amd_l3]
    amd_l3/umask=0xfe,event=0x6/
l3_comb_clstr_state.request_miss
   [L3 cache misses. Unit: amd_l3]
    amd_l3/umask=0x1,event=0x6/
l3_lookup_state.all_l3_req_typs
   [All L3 Request Types. Unit: amd_l3]
    amd_l3/umask=0xff,event=0x4/
l3_request_g1.caching_l3_cache_accesses
   [Caching: L3 cache accesses. Unit: amd_l3]
    amd_l3/umask=0x80,event=0x1/
xi_ccx_sdp_req1.all_l3_miss_req_typs
   [All L3 Miss Request Types. Ignores SliceMask and ThreadMask. Unit:
    amd_l3]
    amd_l3/umask=0x3f,event=0x9a/
xi_sys_fill_latency
   [L3 Cache Miss Latency. Total cycles for all transactions divided by
    16. Ignores SliceMask and ThreadMask. Unit: amd_l3]
    amd_l3/umask=0,event=0x90/

core:
ex_div_busy
   [Div Cycles Busy count]
    cpu/event=0xd3/
ex_div_count
   [Div Op Count]
    cpu/event=0xd4/
ex_ret_brn
   [Retired Branch Instructions]
    cpu/event=0xc2/
ex_ret_brn_far
   [Retired Far Control Transfers]
    cpu/event=0xc6/
ex_ret_brn_ind_misp
   [Retired Indirect Branch Instructions Mispredicted]
    cpu/event=0xca/
ex_ret_brn_misp
   [Retired Branch Instructions Mispredicted]
    cpu/event=0xc3/
ex_ret_brn_resync
   [Retired Branch Resyncs]
    cpu/event=0xc7/
ex_ret_brn_tkn
   [Retired Taken Branch Instructions]
    cpu/event=0xc4/
ex_ret_brn_tkn_misp
   [Retired Taken Branch Instructions Mispredicted]
    cpu/event=0xc5/
ex_ret_cond
   [Retired Conditional Branch Instructions]
    cpu/event=0xd1/
ex_ret_cond_misp
   [Retired Conditional Branch Instructions Mispredicted]
    cpu/event=0xd2/
ex_ret_cops
   [Retired Uops]
    cpu/event=0xc1/
ex_ret_fus_brnch_inst
   [Retired Fused Instructions. The number of fuse-branch instructions
    retired per cycle. The number of events logged per cycle can vary from
    0-8]
    cpu/event=0x1d0/
ex_ret_instr
   [Retired Instructions]
    cpu/event=0xc0/
ex_ret_mmx_fp_instr.mmx_instr
   [MMX instructions]
    cpu/umask=0x2,event=0xcb/
ex_ret_mmx_fp_instr.sse_instr
   [SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX)]
    cpu/umask=0x4,event=0xcb/
ex_ret_mmx_fp_instr.x87_instr
   [x87 instructions]
    cpu/umask=0x1,event=0xcb/
ex_ret_near_ret
   [Retired Near Returns]
    cpu/event=0xc8/
ex_ret_near_ret_mispred
   [Retired Near Returns Mispredicted]
    cpu/event=0xc9/
ex_tagged_ibs_ops.ibs_count_rollover
   [Tagged IBS Ops. Number of times an op could not be tagged by IBS
    because of a previous tagged op that has not retired]
    cpu/umask=0x4,event=0x1cf/
ex_tagged_ibs_ops.ibs_tagged_ops
   [Tagged IBS Ops. Number of Ops tagged by IBS]
    cpu/umask=0x1,event=0x1cf/
ex_tagged_ibs_ops.ibs_tagged_ops_ret
   [Tagged IBS Ops. Number of Ops tagged by IBS that retired]
    cpu/umask=0x2,event=0x1cf/

data fabric:
dram_channel_data_controller_0
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x7/
dram_channel_data_controller_1
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x47/
dram_channel_data_controller_2
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x87/
dram_channel_data_controller_3
   [Unit: amd_df]
    amd_df/umask=0x38,event=0xc7/
dram_channel_data_controller_4
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x107/
dram_channel_data_controller_5
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x147/
dram_channel_data_controller_6
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x187/
dram_channel_data_controller_7
   [Unit: amd_df]
    amd_df/umask=0x38,event=0x1c7/
remote_outbound_data_controller_0
   [Unit: amd_df]
    amd_df/umask=0x2,event=0x7c7/
remote_outbound_data_controller_1
   [Unit: amd_df]
    amd_df/umask=0x2,event=0x807/
remote_outbound_data_controller_2
   [Unit: amd_df]
    amd_df/umask=0x2,event=0x847/
remote_outbound_data_controller_3
   [Unit: amd_df]
    amd_df/umask=0x2,event=0x887/

floating point:
fp_disp_faults.x87_fill_fault
   [Floating Point Dispatch Faults. x87 fill fault]
    cpu/umask=0x1,event=0xe/
fp_disp_faults.xmm_fill_fault
   [Floating Point Dispatch Faults. XMM fill fault]
    cpu/umask=0x2,event=0xe/
fp_disp_faults.ymm_fill_fault
   [Floating Point Dispatch Faults. YMM fill fault]
    cpu/umask=0x4,event=0xe/
fp_disp_faults.ymm_spill_fault
   [Floating Point Dispatch Faults. YMM spill fault]
    cpu/umask=0x8,event=0xe/
fp_num_mov_elim_scal_op.opt_potential
   [Number of Ops that are candidates for optimization (have Z-bit either
    set or pass). This is a dispatch based speculative event, and is
    useful for measuring the effectiveness of the Move elimination and
    Scalar code optimization schemes]
    cpu/umask=0x4,event=0x4/
fp_num_mov_elim_scal_op.optimized
   [Number of Scalar Ops optimized. This is a dispatch based speculative
    event, and is useful for measuring the effectiveness of the Move
    elimination and Scalar code optimization schemes]
    cpu/umask=0x8,event=0x4/
fp_num_mov_elim_scal_op.sse_mov_ops
   [Number of SSE Move Ops. This is a dispatch based speculative event,
    and is useful for measuring the effectiveness of the Move elimination
    and Scalar code optimization schemes]
    cpu/umask=0x1,event=0x4/
fp_num_mov_elim_scal_op.sse_mov_ops_elim
   [Number of SSE Move Ops eliminated. This is a dispatch based
    speculative event, and is useful for measuring the effectiveness of
    the Move elimination and Scalar code optimization schemes]
    cpu/umask=0x2,event=0x4/
fp_ret_sse_avx_ops.add_sub_flops
   [Add/subtract FLOPS. This is a retire-based event. The number of
    retired SSE/AVX FLOPS. The number of events logged per cycle can vary
    from 0 to 64. This event can count above 15]
    cpu/umask=0x1,event=0x3/
fp_ret_sse_avx_ops.all
   [All FLOPS. This is a retire-based event. The number of retired SSE/AVX
    FLOPS. The number of events logged per cycle can vary from 0 to 64.
    This event can count above 15]
    cpu/umask=0xff,event=0x3/
fp_ret_sse_avx_ops.div_flops
   [Divide/square root FLOPS. This is a retire-based event. The number of
    retired SSE/AVX FLOPS. The number of events logged per cycle can vary
    from 0 to 64. This event can count above 15]
    cpu/umask=0x4,event=0x3/
fp_ret_sse_avx_ops.mac_flops
   [Multiply-add FLOPS. Multiply-add counts as 2 FLOPS. This is a
    retire-based event. The number of retired SSE/AVX FLOPS. The number of
    events logged per cycle can vary from 0 to 64. This event can count
    above 15]
    cpu/umask=0x8,event=0x3/
fp_ret_sse_avx_ops.mult_flops
   [Multiply FLOPS. This is a retire-based event. The number of retired
    SSE/AVX FLOPS. The number of events logged per cycle can vary from 0
    to 64. This event can count above 15]
    cpu/umask=0x2,event=0x3/
fp_retired_ser_ops.sse_bot_ret
   [SSE bottom-executing uOps retired. The number of serializing Ops
    retired]
    cpu/umask=0x8,event=0x5/
fp_retired_ser_ops.sse_ctrl_ret
   [The number of serializing Ops retired. SSE control word mispredict
    traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits]
    cpu/umask=0x4,event=0x5/
fp_retired_ser_ops.x87_bot_ret
   [x87 bottom-executing uOps retired. The number of serializing Ops
    retired]
    cpu/umask=0x2,event=0x5/
fp_retired_ser_ops.x87_ctrl_ret
   [x87 control word mispredict traps due to mispredictions in RC or PC,
    or changes in mask bits. The number of serializing Ops retired]
    cpu/umask=0x1,event=0x5/
fpu_pipe_assignment.total
   [Total number of fp uOps]
    cpu/umask=0xf,event=0/
fpu_pipe_assignment.total0
   [Total number of fp uOps on pipe 0]
    cpu/umask=0x1,event=0/
fpu_pipe_assignment.total1
   [Total number uOps assigned to pipe 1]
    cpu/umask=0x2,event=0/
fpu_pipe_assignment.total2
   [Total number uOps assigned to pipe 2]
    cpu/umask=0x4,event=0/
fpu_pipe_assignment.total3
   [Total number uOps assigned to pipe 3]
    cpu/umask=0x8,event=0/

memory:
ls_bad_status2.stli_other
   [Non-forwardable conflict; used to reduce STLI's via software. All
    reasons. Store To Load Interlock (STLI) are loads that were unable to
    complete because of a possible match with an older store, and the
    older store could not do STLF for some reason]
    cpu/umask=0x2,event=0x24/
ls_dc_accesses
   [Number of accesses to the dcache for load/store references]
    cpu/event=0x40/
ls_dispatch.ld_dispatch
   [Number of loads dispatched. Counts the number of operations dispatched
    to the LS unit. Unit Masks ADDed]
    cpu/umask=0x1,event=0x29/
ls_dispatch.ld_st_dispatch
   [Dispatch of a single op that performs a load from and store to the
    same memory address. Number of single ops that do load/store to an
    address]
    cpu/umask=0x4,event=0x29/
ls_dispatch.store_dispatch
   [Number of stores dispatched. Counts the number of operations
    dispatched to the LS unit. Unit Masks ADDed]
    cpu/umask=0x2,event=0x29/
ls_hw_pf_dc_fill.ls_mabresp_lcl_cache
   [Hardware Prefetch Data Cache Fills by Data Source. From another cache
    (home node local)]
    cpu/umask=0x2,event=0x5a/
ls_hw_pf_dc_fill.ls_mabresp_lcl_dram
   [Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home
    node local)]
    cpu/umask=0x8,event=0x5a/
ls_hw_pf_dc_fill.ls_mabresp_lcl_l2
   [Hardware Prefetch Data Cache Fills by Data Source. Local L2 hit]
    cpu/umask=0x1,event=0x5a/
ls_hw_pf_dc_fill.ls_mabresp_rmt_cache
   [Hardware Prefetch Data Cache Fills by Data Source. From another cache
    (home node remote)]
    cpu/umask=0x10,event=0x5a/
ls_hw_pf_dc_fill.ls_mabresp_rmt_dram
   [Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home
    node remote)]
    cpu/umask=0x40,event=0x5a/
ls_inef_sw_pref.data_pipe_sw_pf_dc_hit
   [The number of software prefetches that did not fetch data outside of
    the processor core. Software PREFETCH instruction saw a DC hit]
    cpu/umask=0x1,event=0x52/
ls_inef_sw_pref.mab_mch_cnt
   [The number of software prefetches that did not fetch data outside of
    the processor core. Software PREFETCH instruction saw a match on an
    already-allocated miss request buffer]
    cpu/umask=0x2,event=0x52/
ls_int_taken
   [Number of interrupts taken]
    cpu/event=0x2c/
ls_l1_d_tlb_miss.all
   [All L1 DTLB Misses or Reloads]
    cpu/umask=0xff,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit
   [L1 DTLB Miss. DTLB reload to a 1G page that hit in the L2 TLB]
    cpu/umask=0x8,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss
   [L1 DTLB Miss. DTLB reload to a 1G page that miss in the L2 TLB]
    cpu/umask=0x80,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit
   [L1 DTLB Miss. DTLB reload to a 2M page that hit in the L2 TLB]
    cpu/umask=0x4,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss
   [L1 DTLB Miss. DTLB reload to a 2M page that miss in the L2 TLB]
    cpu/umask=0x40,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit
   [L1 DTLB Miss. DTLB reload to a 4K page that hit in the L2 TLB]
    cpu/umask=0x1,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss
   [L1 DTLB Miss. DTLB reload to a 4K page that miss the L2 TLB]
    cpu/umask=0x10,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit
   [L1 DTLB Miss. DTLB reload hit a coalesced page]
    cpu/umask=0x2,event=0x45/
ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss
   [L1 DTLB Miss. DTLB reload coalesced page miss]
    cpu/umask=0x20,event=0x45/
ls_locks.bus_lock
   [Retired lock instructions. Bus lock when a locked operations crosses a
    cache boundary or is done on an uncacheable memory type. Comparable to
    legacy bus lock]
    cpu/umask=0x1,event=0x25/
ls_locks.non_spec_lock
   [Retired lock instructions. Non-speculative lock succeeded]
    cpu/umask=0x2,event=0x25/
ls_locks.spec_lock_hi_spec
   [Retired lock instructions. High speculative cacheable lock speculation
    succeeded]
    cpu/umask=0x8,event=0x25/
ls_locks.spec_lock_lo_spec
   [Retired lock instructions. Low speculative cacheable lock speculation
    succeeded]
    cpu/umask=0x4,event=0x25/
ls_mab_alloc.dc_prefetcher
   [LS MAB Allocates by Type. DC prefetcher]
    cpu/umask=0x8,event=0x41/
ls_mab_alloc.loads
   [LS MAB Allocates by Type. Loads]
    cpu/umask=0x1,event=0x41/
ls_mab_alloc.stores
   [LS MAB Allocates by Type. Stores]
    cpu/umask=0x2,event=0x41/
ls_misal_accesses
   [Misaligned loads]
    cpu/event=0x47/
ls_not_halted_cyc
   [Cycles not in Halt]
    cpu/event=0x76/
ls_pref_instr_disp
   [Software Prefetch Instructions Dispatched (Speculative)]
    cpu/umask=0xff,event=0x4b/
ls_pref_instr_disp.prefetch
   [Software Prefetch Instructions Dispatched (Speculative).
    Prefetch_T0_T1_T2. PrefetchT0, T1 and T2 instructions. See docAPM3
    PREFETCHlevel]
    cpu/umask=0x1,event=0x4b/
ls_pref_instr_disp.prefetch_nta
   [Software Prefetch Instructions Dispatched (Speculative). PrefetchNTA
    instruction. See docAPM3 PREFETCHlevel]
    cpu/umask=0x4,event=0x4b/
ls_pref_instr_disp.prefetch_w
   [Software Prefetch Instructions Dispatched (Speculative). See docAPM3
    PREFETCHW]
    cpu/umask=0x2,event=0x4b/
ls_rdtsc
   [Number of reads of the TSC (RDTSC instructions). The count is
    speculative]
    cpu/event=0x2d/
ls_refills_from_sys.ls_mabresp_lcl_cache
   [Demand Data Cache Fills by Data Source. Hit in cache; local CCX (not
    Local L2), or Remote CCX and the address's Home Node is on this
    thread's die]
    cpu/umask=0x2,event=0x43/
ls_refills_from_sys.ls_mabresp_lcl_dram
   [Demand Data Cache Fills by Data Source. DRAM or IO from this thread's
    die]
    cpu/umask=0x8,event=0x43/
ls_refills_from_sys.ls_mabresp_lcl_l2
   [Demand Data Cache Fills by Data Source. Local L2 hit]
    cpu/umask=0x1,event=0x43/
ls_refills_from_sys.ls_mabresp_rmt_cache
   [Demand Data Cache Fills by Data Source. Hit in cache; Remote CCX and
    the address's Home Node is on a different die]
    cpu/umask=0x10,event=0x43/
ls_refills_from_sys.ls_mabresp_rmt_dram
   [Demand Data Cache Fills by Data Source. DRAM or IO from different die]
    cpu/umask=0x40,event=0x43/
ls_ret_cl_flush
   [Number of retired CLFLUSH instructions]
    cpu/event=0x26/
ls_ret_cpuid
   [Number of retired CPUID instructions]
    cpu/event=0x27/
ls_smi_rx
   [Number of SMIs received]
    cpu/event=0x2b/
ls_st_commit_cancel2.st_commit_cancel_wcb_full
   [A non-cacheable store and the non-cacheable commit buffer is full]
    cpu/event=0x37/
ls_stlf
   [Number of STLF hits]
    cpu/event=0x35/
ls_sw_pf_dc_fill.ls_mabresp_lcl_cache
   [Software Prefetch Data Cache Fills by Data Source. From another cache
    (home node local)]
    cpu/umask=0x2,event=0x59/
ls_sw_pf_dc_fill.ls_mabresp_lcl_dram
   [Software Prefetch Data Cache Fills by Data Source. DRAM or IO from
    this thread's die. From DRAM (home node local)]
    cpu/umask=0x8,event=0x59/
ls_sw_pf_dc_fill.ls_mabresp_lcl_l2
   [Software Prefetch Data Cache Fills by Data Source. Local L2 hit]
    cpu/umask=0x1,event=0x59/
ls_sw_pf_dc_fill.ls_mabresp_rmt_cache
   [Software Prefetch Data Cache Fills by Data Source. From another cache
    (home node remote)]
    cpu/umask=0x10,event=0x59/
ls_sw_pf_dc_fill.ls_mabresp_rmt_dram
   [Software Prefetch Data Cache Fills by Data Source. From DRAM (home
    node remote)]
    cpu/umask=0x40,event=0x59/
ls_tablewalker.dc_type0
   [Total Page Table Walks DC Type 0]
    cpu/umask=0x1,event=0x46/
ls_tablewalker.dc_type1
   [Total Page Table Walks DC Type 1]
    cpu/umask=0x2,event=0x46/
ls_tablewalker.dside
   [Total Page Table Walks on D-side]
    cpu/umask=0x3,event=0x46/
ls_tablewalker.ic_type0
   [Total Page Table Walks IC Type 0]
    cpu/umask=0x4,event=0x46/
ls_tablewalker.ic_type1
   [Total Page Table Walks IC Type 1]
    cpu/umask=0x8,event=0x46/
ls_tablewalker.iside
   [Total Page Table Walks on I-side]
    cpu/umask=0xc,event=0x46/
ls_tlb_flush
   [All TLB Flushes]
    cpu/event=0x78/

other:
de_dis_dispatch_token_stalls0.agsq_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. AGSQ Tokens unavailable]
    cpu/umask=0x10,event=0xaf/
de_dis_dispatch_token_stalls0.alsq1_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. ALSQ 1 Tokens unavailable]
    cpu/umask=0x1,event=0xaf/
de_dis_dispatch_token_stalls0.alsq2_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. ALSQ 2 Tokens unavailable]
    cpu/umask=0x2,event=0xaf/
de_dis_dispatch_token_stalls0.alsq3_0_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. ALSQ3_0_TokenStall]
    cpu/umask=0x4,event=0xaf/
de_dis_dispatch_token_stalls0.alu_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. ALU tokens total unavailable]
    cpu/umask=0x8,event=0xaf/
de_dis_dispatch_token_stalls0.retire_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. RETIRE Tokens unavailable]
    cpu/umask=0x20,event=0xaf/
de_dis_dispatch_token_stalls0.sc_agu_dispatch_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. SC AGU dispatch stall]
    cpu/umask=0x40,event=0xaf/
de_dis_dispatch_token_stalls1.fp_misc_rsrc_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. FP Miscellaneous resource unavailable. Applies to
    the recovery of mispredicts with FP ops]
    cpu/umask=0x80,event=0xae/
de_dis_dispatch_token_stalls1.fp_reg_file_rsrc_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Floating point register file resource stall. Applies
    to all FP ops that have a destination register]
    cpu/umask=0x20,event=0xae/
de_dis_dispatch_token_stalls1.fp_sch_rsrc_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. FP scheduler resource stall. Applies to ops that use
    the FP scheduler]
    cpu/umask=0x40,event=0xae/
de_dis_dispatch_token_stalls1.int_phy_reg_file_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Integer Physical Register File resource stall.
    Applies to all ops that have an integer destination register]
    cpu/umask=0x1,event=0xae/
de_dis_dispatch_token_stalls1.int_sched_misc_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Integer Scheduler miscellaneous resource stall]
    cpu/umask=0x8,event=0xae/
de_dis_dispatch_token_stalls1.load_queue_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Load queue resource stall. Applies to all ops with
    load semantics]
    cpu/umask=0x2,event=0xae/
de_dis_dispatch_token_stalls1.store_queue_token_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Store queue resource stall. Applies to all ops with
    store semantics]
    cpu/umask=0x4,event=0xae/
de_dis_dispatch_token_stalls1.taken_branch_buffer_rsrc_stall
   [Cycles where a dispatch group is valid but does not get dispatched due
    to a token stall. Taken branch buffer resource stall]
    cpu/umask=0x10,event=0xae/
de_dis_uop_queue_empty_di0
   [Cycles where the Micro-Op Queue is empty]
    cpu/event=0xa9/
de_dis_uops_from_decoder
   [Ops dispatched from either the decoders, OpCache or both]
    cpu/umask=0xff,event=0xaa/
de_dis_uops_from_decoder.decoder_dispatched
   [Count of dispatched Ops from Decoder]
    cpu/umask=0x1,event=0xaa/
de_dis_uops_from_decoder.opcache_dispatched
   [Count of dispatched Ops from OpCache]
    cpu/umask=0x2,event=0xaa/

recommended:
all_dc_accesses
   [All L1 Data Cache Accesses]
    cpu/umask=0x7,event=0x29/
all_tlbs_flushed
   [All TLBs Flushed]
    cpu/umask=0xdf,event=0x78/
l1_dtlb_misses
   [L1 DTLB Misses]
    cpu/umask=0xff,event=0x45/
l2_cache_accesses_from_dc_misses
   [L2 Cache Accesses from L1 Data Cache Misses (including prefetch)]
    cpu/umask=0xc8,event=0x60/
l2_cache_accesses_from_ic_misses
   [L2 Cache Accesses from L1 Instruction Cache Misses (including
    prefetch)]
    cpu/umask=0x10,event=0x60/
l2_cache_hits_from_dc_misses
   [L2 Cache Hits from L1 Data Cache Misses]
    cpu/umask=0x70,event=0x64/
l2_cache_hits_from_ic_misses
   [L2 Cache Hits from L1 Instruction Cache Misses]
    cpu/umask=0x6,event=0x64/
l2_cache_misses_from_dc_misses
   [L2 Cache Misses from L1 Data Cache Misses]
    cpu/umask=0x8,event=0x64/
l2_cache_misses_from_ic_miss
   [L2 Cache Misses from L1 Instruction Cache Misses]
    cpu/umask=0x1,event=0x64/
l2_dtlb_misses
   [L2 DTLB Misses & Data page walks]
    cpu/umask=0xf0,event=0x45/
l2_itlb_misses
   [L2 ITLB Misses & Instruction page walks]
    cpu/umask=0x7,event=0x85/
sse_avx_stalls
   [Mixed SSE/AVX Stalls]
    cpu/umask=0xe,event=0xe/
uops_dispatched
   [Micro-ops Dispatched]
    cpu/umask=0x3,event=0xaa/
uops_retired
   [Micro-ops Retired]
    cpu/event=0xc1/
l3_accesses
   [L3 Accesses. Unit: amd_l3]
    amd_l3/umask=0xff,event=0x4/
l3_misses
   [L3 Misses (includes Chg2X). Unit: amd_l3]
    amd_l3/umask=0x1,event=0x4/
rNNN                                               [Raw hardware event descriptor]
cpu/t1=v1[,t2=v2,t3 ...]/modifier                  [Raw hardware event descriptor]
mem:<addr>[/len][:access]                          [Hardware breakpoint]

Metric Groups:

branch_prediction:
branch_misprediction_ratio
   [Execution-Time Branch Misprediction Ratio (Non-Speculative)]
   [d_ratio(ex_ret_brn_misp, ex_ret_brn)]
data_fabric:
all_remote_links_outbound
   [Approximate: Outbound data bytes for all Remote Links for a node (die)]
   [remote_outbound_data_controller_0 + remote_outbound_data_controller_1 + remote_outbound_data_controller_2 + remote_outbound_data_controller_3]
nps1_die_to_dram
   [Approximate: Combined DRAM B/bytes of all channels on a NPS1 node (die) (may need --metric-no-group)]
   [dram_channel_data_controller_0 + dram_channel_data_controller_1 + dram_channel_data_controller_2 + dram_channel_data_controller_3 + dram_channel_data_controller_4 + dram_channel_data_controller_5 + dram_channel_data_controller_6 + dram_channel_data_controller_7]
l2_cache:
all_l2_cache_accesses
   [All L2 Cache Accesses]
   [l2_request_g1.all_no_prefetch + l2_pf_hit_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3]
all_l2_cache_hits
   [All L2 Cache Hits]
   [l2_cache_req_stat.ic_dc_hit_in_l2 + l2_pf_hit_l2]
all_l2_cache_misses
   [All L2 Cache Misses]
   [l2_cache_req_stat.ic_dc_miss_in_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3]
ic_fetch_miss_ratio
   [L1 Instruction Cache (32B) Fetch Miss Ratio]
   [d_ratio(l2_cache_req_stat.ic_access_in_l2, bp_l1_tlb_fetch_hit + bp_l1_tlb_miss_l2_hit + bp_l1_tlb_miss_l2_tlb_miss)]
l2_cache_accesses_from_l2_hwpf
   [L2 Cache Accesses from L2 HWPF]
   [l2_pf_hit_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3]
l2_cache_hits_from_l2_hwpf
   [L2 Cache Hits from L2 HWPF]
   [l2_pf_hit_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3]
l2_cache_misses_from_l2_hwpf
   [L2 Cache Misses from L2 HWPF]
   [l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3]
l3_cache:
l3_read_miss_latency
   [Average L3 Read Miss Latency (in core clocks)]
   [(xi_sys_fill_latency * 16) / xi_ccx_sdp_req1.all_l3_miss_req_typs]
tlb:
l1_itlb_misses
   [L1 ITLB Misses]
   [bp_l1_tlb_miss_l2_hit + bp_l1_tlb_miss_l2_tlb_miss]