Test Benches for Verilog are SystemVerilog or, in other words, SystemVerilog is a form
of TestBench for Verilog.
TestBenches are used to improve the efficiency of a code, it supports OOP.
This enhanced features and capabilities for verification,including
object-oriented programming...OOP--randomization, and coverage analysis
which are helpful for developing effective and efficient testbenches. 
