WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2503764 heartbeat IPC: 3.99399 cumulative IPC: 3.99399 (Simulation time: 0 hr 3 min 45 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2503765 cumulative IPC: 3.99399 (Simulation time: 0 hr 3 min 45 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2503765 (Simulation time: 0 hr 3 min 45 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 16167159 heartbeat IPC: 0.731883 cumulative IPC: 0.731883 (Simulation time: 0 hr 14 min 14 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 29450767 heartbeat IPC: 0.752808 cumulative IPC: 0.742198 (Simulation time: 0 hr 21 min 57 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 42860736 heartbeat IPC: 0.745714 cumulative IPC: 0.743366 (Simulation time: 0 hr 25 min 37 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 56214136 heartbeat IPC: 0.748873 cumulative IPC: 0.744736 (Simulation time: 0 hr 28 min 13 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 68892912 heartbeat IPC: 0.78872 cumulative IPC: 0.753136 (Simulation time: 0 hr 30 min 27 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 66389149 cumulative IPC: 0.753136 (Simulation time: 0 hr 30 min 27 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 66389149 (Simulation time: 0 hr 30 min 27 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.753136 instructions: 50000004 cycles: 66389149
CPU 0 Branch Prediction Accuracy: 97.237% MPKI: 5.81674 Average ROB Occupancy at Mispredict: 208.842
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 3.32128
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1243481  HIT:     483885  MISS:     759596
LLC LOAD         ACCESS:     628327  HIT:     136675  MISS:     491652
LLC RFO          ACCESS:      88534  HIT:      30565  MISS:      57969
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     294444  HIT:     293543  MISS:        901
LLC TRANSLATION  ACCESS:     232176  HIT:      23102  MISS:     209074
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 366.336 cycles
cpu0_DTLB TOTAL       ACCESS:   19047651  HIT:   14729223  MISS:    4318428
cpu0_DTLB LOAD         ACCESS:   19047651  HIT:   14729223  MISS:    4318428
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.2126 cycles
cpu0_ITLB TOTAL       ACCESS:    4073086  HIT:    3946509  MISS:     126577
cpu0_ITLB LOAD         ACCESS:    4073086  HIT:    3946509  MISS:     126577
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.04952 cycles
cpu0_L1D TOTAL       ACCESS:   20962323  HIT:   17341473  MISS:    3620850
cpu0_L1D LOAD         ACCESS:   10864410  HIT:    8480367  MISS:    2384043
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9227059  HIT:    8799374  MISS:     427685
cpu0_L1D TRANSLATION  ACCESS:     870854  HIT:      61732  MISS:     809122
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.9334 cycles
cpu0_L1I TOTAL       ACCESS:    4473399  HIT:    4434799  MISS:      38600
cpu0_L1I LOAD         ACCESS:    4473399  HIT:    4434799  MISS:      38600
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 20.8275 cycles
cpu0_L2C TOTAL       ACCESS:    1693191  HIT:     743394  MISS:     949797
cpu0_L2C LOAD         ACCESS:     882294  HIT:     253967  MISS:     628327
cpu0_L2C RFO          ACCESS:     115780  HIT:      27246  MISS:      88534
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     410761  HIT:     410002  MISS:        759
cpu0_L2C TRANSLATION  ACCESS:     284356  HIT:      52179  MISS:     232177
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 313.768 cycles
cpu0_STLB TOTAL       ACCESS:    1091739  HIT:     846870  MISS:     244869
cpu0_STLB LOAD         ACCESS:    1091739  HIT:     846870  MISS:     244869
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 427.883 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      56470
  ROW_BUFFER_MISS:     702033
 AVG DBUS CONGESTED CYCLE:    3.95436
 WQ ROW_BUFFER_HIT:       3600
  ROW_BUFFER_MISS:     200378  FULL:          0

