# cache-memory
## Cache memory using verilog

Varible k-ways set associative cache memory implemented using LRU replacement algorithm. 
Testing done against traces from http://www.cs.toronto.edu/~reid/csc150/02f/a2/traces.html
##
![Hitrates](https://user-images.githubusercontent.com/101423816/201536892-a13fe528-437c-4a67-9cd6-2e17da6abf8f.png)
