<dec f='codebrowser/include/hw/pci/pcie_port.h' l='51' type='uint16_t'/>
<offset>42256</offset>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='91' u='r' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='91' u='r' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='86' u='r' c='pcie_chassis_find_slot_with_chassis'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='110' u='r' c='pcie_chassis_add_slot'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='147' u='r'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='147' u='r'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='147' u='r'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='147' u='r'/>
