Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec  9 04:35:41 2023
| Host         : Alaina running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file auto_play_control_sets_placed.rpt
| Design       : auto_play
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |              37 |           15 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-----------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------+---------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG  |               |                       |                1 |              1 |
|  cl1/cnt_reg[5] |               | reset_IBUF            |                1 |              4 |
|  cl1/cnt_reg[5] |               |                       |                1 |              6 |
|  clk_IBUF_BUFG  |               | gm/counter[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG  |               | reset_IBUF            |               14 |             33 |
+-----------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


