# -Pipeline-Processor-Design
A 4-stage pipelined processor in Verilog with support for ADD, SUB, and LOAD instructions. Includes testbench and simulation results.
