Protel Design System Design Rule Check
PCB File : C:\Users\patrick\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\MCU_PCB\MCU_PCB.PcbDoc
Date     : 10/4/2019
Time     : 10:04:17 AM

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1650mil,232.205mil) (1695mil,263.701mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1661.535mil,232.205mil) (1695mil,320mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1664.882mil,141.732mil) (1684.567mil,200.787mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1664.882mil,141.732mil) (1763.307mil,161.417mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1743.622mil,141.732mil) (1763.307mil,318.898mil) on Top Layer 
   Violation between Clearance Constraint: (3.929mil < 4mil) Between Track (1436.094mil,200.613mil)(1475.333mil,161.375mil) on Layer 1 And Via (1465.82mil,213.08mil) from Top Layer to Bottom Layer 
Rule Violations :6

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=40mil) (Preferred=18mil) (InNet('3.3V') or InNet('5V') or InNet('VBAT') or InNet('VBAT_1') or InNet('GND')   or InNet('VBAT_MUX'))
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=10mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (1025.906mil,53.642mil)(1036.543mil,53.642mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1036.543mil,36.815mil)(1036.543mil,53.642mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1036.543mil,36.815mil)(1053.37mil,36.815mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.37mil,25mil)(1053.465mil,25.095mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.37mil,36.815mil)(1053.465mil,36.72mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.465mil,25.095mil)(1053.465mil,26.083mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.465mil,26.083mil)(1053.465mil,36.72mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (201.008mil,288.173mil)(201.102mil,288.268mil) on Bottom Layer Actual Width = 12mil, Target Width = 10mil
   Violation between Width Constraint: Track (691mil,279mil)(691mil,315.827mil) on Top Layer Actual Width = 10mil, Target Width = 8mil
   Violation between Width Constraint: Track (792.087mil,311.913mil)(860.087mil,311.913mil) on Top Layer Actual Width = 10mil, Target Width = 8mil
   Violation between Width Constraint: Track (983mil,25mil)(1053.37mil,25mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
Rule Violations :11

Processing Rule : Width Constraint (Min=6mil) (Max=18mil) (Preferred=12mil) (InNet('RF_OUT') or InNet('NetC5_2') or InNet('NetC6_2') or InNet('NetANT1_1'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad C1-1(932mil,130mil) on Top Layer And Pad TP5-1(960mil,160mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.628mil < 10mil) Between Pad C1-2(978mil,130mil) on Top Layer And Pad TP5-1(960mil,160mil) on Top Layer [Top Solder] Mask Sliver [3.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Pad R5-2(1135mil,52mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.513mil < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Pad TP23-1(1145mil,27mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.513mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Pad R5-1(1135mil,98mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.961mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Pad FB1-2(1338mil,92.496mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Pad C15-1(1283mil,225mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Pad C8-2(1283mil,295mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad C15-2(1237mil,225mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad C8-1(1237mil,295mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.63mil < 10mil) Between Pad C16-1(28mil,173mil) on Bottom Layer And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.787mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.67mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad C19-2(1555mil,123mil) on Top Layer [Top Solder] Mask Sliver [8.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad R6-2(1520mil,123mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.319mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad R7-2(1485mil,123mil) on Top Layer [Top Solder] Mask Sliver [3.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.299mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad TP17-1(1484mil,155mil) on Top Layer [Top Solder] Mask Sliver [6.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Pad C19-2(1555mil,123mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Pad R6-1(1520mil,77mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Pad R6-2(1520mil,123mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.347mil < 10mil) Between Pad C20-1(592mil,297mil) on Top Layer And Pad R4-1(592mil,259mil) on Top Layer [Top Solder] Mask Sliver [8.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.347mil < 10mil) Between Pad C20-2(638mil,297mil) on Top Layer And Pad R4-2(638mil,259mil) on Top Layer [Top Solder] Mask Sliver [8.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.096mil < 10mil) Between Pad C2-1(922.251mil,127mil) on Bottom Layer And Pad C3-1(960mil,127mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.096mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.347mil < 10mil) Between Pad C21-1(349mil,297mil) on Top Layer And Pad C22-1(385mil,297mil) on Top Layer [Top Solder] Mask Sliver [6.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.347mil < 10mil) Between Pad C21-2(349mil,251mil) on Top Layer And Pad C22-2(385mil,251mil) on Top Layer [Top Solder] Mask Sliver [6.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.096mil < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Pad C3-2(960mil,173mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.096mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.347mil < 10mil) Between Pad C22-1(385mil,297mil) on Top Layer And Pad R9-2(419mil,297mil) on Top Layer [Top Solder] Mask Sliver [4.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.347mil < 10mil) Between Pad C22-2(385mil,251mil) on Top Layer And Pad R9-1(419mil,251mil) on Top Layer [Top Solder] Mask Sliver [4.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Pad C23-1(671mil,206mil) on Top Layer And Pad IC6-5(679.992mil,233.102mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.347mil < 10mil) Between Pad C23-1(671mil,206mil) on Top Layer And Pad R11-1(637mil,227mil) on Top Layer [Top Solder] Mask Sliver [4.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Pad C23-2(717mil,206mil) on Top Layer And Pad IC6-1(717mil,233.102mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.822mil < 10mil) Between Pad C23-2(717mil,206mil) on Top Layer And Pad IC6-3(698.496mil,242.551mil) on Top Layer [Top Solder] Mask Sliver [9.822mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad C23-2(717mil,206mil) on Top Layer And Pad R12-1(756.102mil,210.102mil) on Top Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Pad L1-1(1353.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.177mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [8.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.299mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Pad LPF1-8(1436.26mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Pad L2-1(1553.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.299mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Pad LPF1-4(1515mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.177mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Pad L2-1(1553.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [8.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Pad L2-2(1597.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C8-1(1237mil,295mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.322mil < 10mil) Between Pad C9-1(983mil,25mil) on Top Layer And Pad IC2-48(1025.906mil,53.642mil) on Top Layer [Top Solder] Mask Sliver [8.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.181mil < 10mil) Between Pad D1-1(701.496mil,110mil) on Top Layer And Pad TP20-1(756mil,132mil) on Top Layer [Top Solder] Mask Sliver [4.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.567mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad FB1-2(1338mil,92.496mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-7(1430.945mil,79.843mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.566mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.566mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.567mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad FB1-1(1338mil,29.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad IC4-5(1430.945mil,40.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-1(432.598mil,284.213mil) on Bottom Layer And Pad IC1-2(470mil,284.213mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-2(470mil,284.213mil) on Bottom Layer And Pad IC1-3(507.402mil,284.213mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-4(507.402mil,185.787mil) on Bottom Layer And Pad IC1-5(470mil,185.787mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.874mil < 10mil) Between Pad IC1-4(507.402mil,185.787mil) on Bottom Layer And Pad J2-7(575.394mil,170.079mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-5(470mil,185.787mil) on Bottom Layer And Pad IC1-6(432.598mil,185.787mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.433mil < 10mil) Between Pad IC2-22(1297.559mil,230.807mil) on Top Layer And Via (1255mil,245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.433mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.016mil < 10mil) Between Pad IC2-23(1297.559mil,250.492mil) on Top Layer And Via (1255mil,245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.27mil < 10mil) Between Pad IC2-37(1025.906mil,270.177mil) on Top Layer And Pad TP15-1(999mil,295mil) on Top Layer [Top Solder] Mask Sliver [4.27mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.824mil < 10mil) Between Pad IC2-39(1025.906mil,230.807mil) on Top Layer And Pad TP16-1(996.746mil,252.754mil) on Top Layer [Top Solder] Mask Sliver [2.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Pad IC3-B2(88mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Pad IC3-B1(88mil,166.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-B1(88mil,166.874mil) on Bottom Layer And Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-2(1549.055mil,79.843mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-3(1549.055mil,60.157mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-4(1549.055mil,40.472mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-5(1430.945mil,40.472mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-7(1430.945mil,79.843mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.734mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.228mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.394mil < 10mil) Between Pad IC5-1(461mil,289.685mil) on Top Layer And Pad R9-2(419mil,297mil) on Top Layer [Top Solder] Mask Sliver [9.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.535mil < 10mil) Between Pad IC5-1(461mil,289.685mil) on Top Layer And Pad TP18-1(444mil,312mil) on Top Layer [Top Solder] Mask Sliver [0.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.394mil < 10mil) Between Pad IC5-2(461mil,270mil) on Top Layer And Pad R9-1(419mil,251mil) on Top Layer [Top Solder] Mask Sliver [9.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.664mil < 10mil) Between Pad IC5-2(461mil,270mil) on Top Layer And Pad R9-2(419mil,297mil) on Top Layer [Top Solder] Mask Sliver [9.664mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.394mil < 10mil) Between Pad IC5-3(461mil,250.315mil) on Top Layer And Pad R9-1(419mil,251mil) on Top Layer [Top Solder] Mask Sliver [9.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.394mil < 10mil) Between Pad IC5-4(461mil,230.63mil) on Top Layer And Pad R9-1(419mil,251mil) on Top Layer [Top Solder] Mask Sliver [9.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.72mil < 10mil) Between Pad IC6-1(717mil,233.102mil) on Top Layer And Pad IC6-3(698.496mil,242.551mil) on Top Layer [Top Solder] Mask Sliver [4.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.72mil < 10mil) Between Pad IC6-2(717mil,252mil) on Top Layer And Pad IC6-3(698.496mil,242.551mil) on Top Layer [Top Solder] Mask Sliver [4.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.72mil < 10mil) Between Pad IC6-3(698.496mil,242.551mil) on Top Layer And Pad IC6-4(679.992mil,252mil) on Top Layer [Top Solder] Mask Sliver [4.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.72mil < 10mil) Between Pad IC6-3(698.496mil,242.551mil) on Top Layer And Pad IC6-5(679.992mil,233.102mil) on Top Layer [Top Solder] Mask Sliver [4.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.81mil < 10mil) Between Pad IC6-4(679.992mil,252mil) on Top Layer And Pad TP21-1(663mil,262mil) on Top Layer [Top Solder] Mask Sliver [1.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J2-1(750.591mil,175mil) on Bottom Layer And Pad J2-2(725mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-2(725mil,175mil) on Bottom Layer And Pad J2-3(699.409mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-3(699.409mil,175mil) on Bottom Layer And Pad J2-4(673.819mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J2-4(673.819mil,175mil) on Bottom Layer And Pad J2-5(648.228mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad J2-8(856.89mil,69.685mil) on Bottom Layer And Pad Y1-1(925.787mil,75mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.713mil < 10mil) Between Pad J3-8(29.659mil,281mil) on Multi-Layer And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.713mil < 10mil) Between Pad J3-9(109.659mil,281mil) on Multi-Layer And Pad L4-2(109.433mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L1-1(1353.976mil,275mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad L1-2(1397.284mil,275mil) on Top Layer And Pad LPF1-8(1436.26mil,275mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Pad L2-2(1597.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Pad LPF1-4(1515mil,275mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Pad LPF1-2(1475.63mil,301.969mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-2(1475.63mil,301.969mil) on Top Layer And Pad LPF1-3(1501.221mil,301.969mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Pad LPF1-6(1475.63mil,248.031mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Pad LPF1-7(1450.039mil,248.031mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.709mil < 10mil) Between Pad P1-1(875mil,255mil) on Top Layer And Pad R1-2(815mil,258mil) on Top Layer [Top Solder] Mask Sliver [7.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.496mil < 10mil) Between Pad P1-1(875mil,255mil) on Top Layer And Pad TP1-1(860.087mil,311.913mil) on Top Layer [Top Solder] Mask Sliver [9.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad R10-1(771mil,291mil) on Top Layer And Pad R12-2(756.102mil,256.102mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.441mil < 10mil) Between Pad R10-2(725mil,291mil) on Top Layer And Pad R12-2(756.102mil,256.102mil) on Top Layer [Top Solder] Mask Sliver [5.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.97mil < 10mil) Between Pad R1-1(815mil,212mil) on Top Layer And Pad TP7-1(838mil,186mil) on Top Layer [Top Solder] Mask Sliver [1.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad R11-1(637mil,227mil) on Top Layer And Pad R4-2(638mil,259mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad R11-2(591mil,227mil) on Top Layer And Pad R4-1(592mil,259mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.335mil < 10mil) Between Pad R11-2(591mil,227mil) on Top Layer And Pad TP19-1(557mil,211mil) on Top Layer [Top Solder] Mask Sliver [7.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.299mil < 10mil) Between Pad R11-2(591mil,227mil) on Top Layer And Pad TP22-1(594mil,194mil) on Top Layer [Top Solder] Mask Sliver [6.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.299mil < 10mil) Between Pad R1-2(815mil,258mil) on Top Layer And Pad TP25-1(819mil,288mil) on Top Layer [Top Solder] Mask Sliver [3.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.299mil < 10mil) Between Pad R13-1(970mil,304mil) on Top Layer And Pad TP15-1(999mil,295mil) on Top Layer [Top Solder] Mask Sliver [2.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R6-1(1520mil,77mil) on Top Layer And Pad R7-1(1485mil,77mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R6-2(1520mil,123mil) on Top Layer And Pad R7-2(1485mil,123mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.299mil < 10mil) Between Pad R7-2(1485mil,123mil) on Top Layer And Pad TP17-1(1484mil,155mil) on Top Layer [Top Solder] Mask Sliver [5.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-2(1391.063mil,186.575mil) on Bottom Layer And Pad Y2-3(1430.433mil,186.575mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
Rule Violations :119

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.674mil < 10mil) Between Arc (1145mil,27mil) on Bottom Overlay And Pad C12-1(1170mil,52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1145mil,27mil) on Bottom Overlay And Pad R5-2(1135mil,52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1145mil,27mil) on Bottom Overlay And Pad TP23-1(1145mil,27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1209mil,40mil) on Bottom Overlay And Pad TP24-1(1209mil,40mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1356mil,93mil) on Top Overlay And Pad TP8-1(1356mil,93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1358.756mil,144mil) on Top Overlay And Pad TP9-1(1358.756mil,144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.03mil < 10mil) Between Arc (1424.449mil,311.417mil) on Top Overlay And Pad LPF1-1(1450.039mil,301.969mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Arc (1484mil,155mil) on Top Overlay And Pad C18-1(1517mil,155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Arc (1484mil,155mil) on Top Overlay And Pad R7-2(1485mil,123mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1484mil,155mil) on Top Overlay And Pad TP17-1(1484mil,155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (151mil,304mil) on Top Overlay And Pad TP6-1(151mil,304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1564.803mil,125.118mil) on Bottom Overlay And Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (20.916mil,80.905mil) on Top Overlay And Pad TP14-1(20.916mil,80.905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (209mil,205mil) on Top Overlay And Pad TP10-1(209mil,205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (226mil,48mil) on Top Overlay And Pad TP3-1(226mil,48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.352mil < 10mil) Between Arc (444mil,312mil) on Top Overlay And Pad IC5-1(461mil,289.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.405mil < 10mil) Between Arc (444mil,312mil) on Top Overlay And Pad R9-2(419mil,297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.405mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (444mil,312mil) on Top Overlay And Pad TP18-1(444mil,312mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Arc (470mil,310mil) on Top Overlay And Pad IC5-1(461mil,289.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.388mil < 10mil) Between Arc (470mil,310mil) on Top Overlay And Pad TP18-1(444mil,312mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Arc (54.378mil,184.748mil) on Bottom Overlay And Pad C16-1(28mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.44mil < 10mil) Between Arc (54.378mil,184.748mil) on Bottom Overlay And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.44mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (557mil,211mil) on Top Overlay And Pad IC5-5(543.677mil,230.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.374mil < 10mil) Between Arc (557mil,211mil) on Top Overlay And Pad R11-2(591mil,227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (557mil,211mil) on Top Overlay And Pad TP19-1(557mil,211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.144mil < 10mil) Between Arc (594mil,194mil) on Top Overlay And Pad R11-2(591mil,227mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.144mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (594mil,194mil) on Top Overlay And Pad TP22-1(594mil,194mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (595mil,107mil) on Top Overlay And Pad TP11-1(595mil,107mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (663mil,262mil) on Top Overlay And Pad IC6-4(679.992mil,252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (663mil,262mil) on Top Overlay And Pad R4-2(638mil,259mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (663mil,262mil) on Top Overlay And Pad TP21-1(663mil,262mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (72mil,44mil) on Top Overlay And Pad TP2-1(72mil,44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (733.535mil,218.142mil) on Top Overlay And Pad C23-2(717mil,206mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.081mil < 10mil) Between Arc (733.535mil,218.142mil) on Top Overlay And Pad IC6-1(717mil,233.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.991mil < 10mil) Between Arc (733.535mil,218.142mil) on Top Overlay And Pad R12-1(756.102mil,210.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Arc (750.591mil,209.449mil) on Bottom Overlay And Pad J2-1(750.591mil,175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (750.591mil,209.449mil) on Bottom Overlay And Pad J2-1(750.591mil,175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (753.661mil,110mil) on Top Overlay And Pad D1-1(701.496mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Arc (753.661mil,110mil) on Top Overlay And Pad TP20-1(756mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Arc (753.661mil,110mil) on Top Overlay And Pad TP20-1(756mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.685mil < 10mil) Between Arc (756mil,132mil) on Top Overlay And Pad D1-1(701.496mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (756mil,132mil) on Top Overlay And Pad TP20-1(756mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.803mil < 10mil) Between Arc (819mil,288mil) on Top Overlay And Pad R1-2(815mil,258mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (819mil,288mil) on Top Overlay And Pad TP25-1(819mil,288mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.083mil < 10mil) Between Arc (838mil,186mil) on Top Overlay And Pad R1-1(815mil,212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (838mil,186mil) on Top Overlay And Pad TP7-1(838mil,186mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (860.087mil,311.913mil) on Top Overlay And Pad TP1-1(860.087mil,311.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (867mil,80mil) on Top Overlay And Pad TP4-1(867mil,80mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (935mil,260mil) on Top Overlay And Pad TP13-1(935mil,260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (942mil,215.055mil) on Top Overlay And Pad TP12-1(942mil,215.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.101mil < 10mil) Between Arc (960mil,160mil) on Top Overlay And Pad C1-2(978mil,130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (960mil,160mil) on Top Overlay And Pad TP5-1(960mil,160mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.574mil < 10mil) Between Arc (996.746mil,252.754mil) on Top Overlay And Pad IC2-37(1025.906mil,270.177mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (996.746mil,252.754mil) on Top Overlay And Pad IC2-38(1025.906mil,250.492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.922mil < 10mil) Between Arc (996.746mil,252.754mil) on Top Overlay And Pad IC2-39(1025.906mil,230.807mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (996.746mil,252.754mil) on Top Overlay And Pad TP16-1(996.746mil,252.754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.109mil < 10mil) Between Arc (999mil,295mil) on Top Overlay And Pad IC2-37(1025.906mil,270.177mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Arc (999mil,295mil) on Top Overlay And Pad R13-1(970mil,304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (999mil,295mil) on Top Overlay And Pad TP15-1(999mil,295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1652.992mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1748.465mil,267.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,332.48mil)(1748.465mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-2(1748.465mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1748.465mil,267.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-2(1748.465mil,300mil) on Top Layer And Track (1652.992mil,332.48mil)(1748.465mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C10-1(1265mil,37mil) on Bottom Layer And Text "FB1" (1286mil,21mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C10-1(1265mil,37mil) on Bottom Layer And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C10-2(1265mil,83mil) on Bottom Layer And Text "FB1" (1286mil,21mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C10-2(1265mil,83mil) on Bottom Layer And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Pad C1-1(932mil,130mil) on Top Layer And Text "C1" (879mil,115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C1-1(932mil,130mil) on Top Layer And Track (954.994mil,120mil)(954.994mil,140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C11-1(1048mil,275mil) on Bottom Layer And Track (1025.006mil,265mil)(1025.006mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C11-2(1002mil,275mil) on Bottom Layer And Track (1025.006mil,265mil)(1025.006mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C1-2(978mil,130mil) on Top Layer And Track (954.994mil,120mil)(954.994mil,140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Track (1160mil,74.994mil)(1180mil,74.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Text "C12" (1163mil,119mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Track (1160mil,74.994mil)(1180mil,74.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Text "C13" (1325mil,132mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Text "C13" (1325mil,132mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Text "C14" (1362mil,246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.185mil < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Text "C15" (1365mil,210mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C16-1(28mil,173mil) on Bottom Layer And Track (18mil,150.006mil)(38mil,150.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.185mil < 10mil) Between Pad C16-2(28mil,127mil) on Bottom Layer And Text "C16" (13mil,49mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C16-2(28mil,127mil) on Bottom Layer And Track (18mil,150.006mil)(38mil,150.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.03mil < 10mil) Between Pad C17-1(113mil,51.488mil) on Bottom Layer And Text "C17" (85mil,11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.409mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Text "C6" (1486mil,176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.74mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Text "C18" (1575.827mil,134.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.024mil < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Text "C19" (1566mil,7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Track (1545mil,99.994mil)(1565mil,99.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.926mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Text "C18" (1575.827mil,134.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.93mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Track (1545mil,99.994mil)(1565mil,99.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C20-1(592mil,297mil) on Top Layer And Track (614.994mil,287mil)(614.994mil,307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad C20-2(638mil,297mil) on Top Layer And Text "R10" (660mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C20-2(638mil,297mil) on Top Layer And Track (614.994mil,287mil)(614.994mil,307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C2-1(922.251mil,127mil) on Bottom Layer And Track (912.251mil,149.994mil)(932.251mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C21-1(349mil,297mil) on Top Layer And Track (339mil,274.006mil)(359mil,274.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.606mil < 10mil) Between Pad C21-2(349mil,251mil) on Top Layer And Text "C22" (328mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C21-2(349mil,251mil) on Top Layer And Track (339mil,274.006mil)(359mil,274.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.221mil < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Text "C2" (913mil,195mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Track (912.251mil,149.994mil)(932.251mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C22-1(385mil,297mil) on Top Layer And Track (375mil,274.006mil)(395mil,274.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(385mil,297mil) on Top Layer And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.606mil < 10mil) Between Pad C22-2(385mil,251mil) on Top Layer And Text "C22" (328mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.998mil < 10mil) Between Pad C22-2(385mil,251mil) on Top Layer And Text "R9" (403mil,207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C22-2(385mil,251mil) on Top Layer And Track (375mil,274.006mil)(395mil,274.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(385mil,251mil) on Top Layer And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad C23-1(671mil,206mil) on Top Layer And Text "IC6" (646mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C23-1(671mil,206mil) on Top Layer And Track (693.994mil,196mil)(693.994mil,216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad C23-2(717mil,206mil) on Top Layer And Text "C23" (710mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C23-2(717mil,206mil) on Top Layer And Track (693.994mil,196mil)(693.994mil,216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C3-1(960mil,127mil) on Bottom Layer And Track (950mil,149.994mil)(970mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C3-1(960mil,127mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.221mil < 10mil) Between Pad C3-2(960mil,173mil) on Bottom Layer And Text "C3" (951mil,196mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C3-2(960mil,173mil) on Bottom Layer And Track (950mil,149.994mil)(970mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Track (1345.63mil,220.006mil)(1365.63mil,220.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C4-2(1355.63mil,197mil) on Top Layer And Track (1345.63mil,220.006mil)(1365.63mil,220.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.863mil < 10mil) Between Pad C5-1(1405.63mil,197mil) on Top Layer And Text "C5" (1428mil,137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C5-1(1405.63mil,197mil) on Top Layer And Track (1395.63mil,219.994mil)(1415.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Track (1395.63mil,219.994mil)(1415.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.159mil < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Text "C6" (1486mil,176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Track (1535mil,219.994mil)(1555mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Track (1535mil,219.994mil)(1555mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Text "C7" (1637mil,178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C8-1(1237mil,295mil) on Bottom Layer And Track (1259.994mil,285mil)(1259.994mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.863mil < 10mil) Between Pad C8-2(1283mil,295mil) on Bottom Layer And Text "C8" (1346mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C8-2(1283mil,295mil) on Bottom Layer And Track (1259.994mil,285mil)(1259.994mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C9-1(983mil,25mil) on Top Layer And Track (960.006mil,15mil)(960.006mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C9-2(937mil,25mil) on Top Layer And Track (960.006mil,15mil)(960.006mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.598mil < 10mil) Between Pad D1-1(701.496mil,110mil) on Top Layer And Track (646mil,152mil)(785mil,152mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.435mil < 10mil) Between Pad D1-2(420mil,110mil) on Top Layer And Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.614mil < 10mil) Between Pad D1-2(420mil,110mil) on Top Layer And Text "R8" (379mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.135mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Text "DS1" (1462mil,5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Track (1369.252mil,-4.961mil)(1377.126mil,2.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Track (1377.126mil,2.913mil)(1385mil,2.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.321mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Track (1385mil,2.913mil)(1392.874mil,2.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.321mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Track (1392.874mil,2.913mil)(1400.748mil,-4.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad FB1-1(1338mil,29.504mil) on Bottom Layer And Text "FB1" (1286mil,21mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-1(1338mil,29.504mil) on Bottom Layer And Track (1326.189mil,61mil)(1349.811mil,61mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad FB1-2(1338mil,92.496mil) on Bottom Layer And Text "FB1" (1286mil,21mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-2(1338mil,92.496mil) on Bottom Layer And Track (1326.189mil,61mil)(1349.811mil,61mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC1-1(432.598mil,284.213mil) on Bottom Layer And Track (407.008mil,260.591mil)(407.008mil,307.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-1(432.598mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-2(470mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-3(507.402mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-4(507.402mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-5(470mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-6(432.598mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (54.378mil,133.252mil)(54.378mil,166.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.681mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (54.378mil,166.874mil)(72.252mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.939mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(54.378mil,166.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-B1(88mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.215mil < 10mil) Between Pad IC4-4(1549.055mil,40.472mil) on Bottom Layer And Track (1568mil,27mil)(1596mil,27mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.215mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.953mil < 10mil) Between Pad IC4-5(1430.945mil,40.472mil) on Bottom Layer And Text "DS1" (1462mil,5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.921mil < 10mil) Between Pad IC4-9(1490mil,70mil) on Bottom Layer And Text "DS1" (1462mil,5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-1(461mil,289.685mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-2(461mil,270mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-3(461mil,250.315mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.157mil < 10mil) Between Pad IC5-4(461mil,230.63mil) on Top Layer And Text "IC5" (472mil,193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.707mil < 10mil) Between Pad IC5-4(461mil,230.63mil) on Top Layer And Text "R9" (403mil,207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.707mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mil < 10mil) Between Pad IC5-4(461mil,230.63mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.157mil < 10mil) Between Pad IC5-5(543.677mil,230.63mil) on Top Layer And Text "IC5" (472mil,193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.126mil < 10mil) Between Pad IC5-9(502.339mil,260.158mil) on Top Layer And Text "IC5" (472mil,193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.441mil < 10mil) Between Pad IC6-2(717mil,252mil) on Top Layer And Track (712.567mil,267.378mil)(783.433mil,267.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J2-11(541.929mil,69.685mil) on Bottom Layer And Track (551.772mil,-14.961mil)(551.772mil,24.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J2-8(856.89mil,69.685mil) on Bottom Layer And Track (847.047mil,-14.961mil)(847.047mil,24.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.236mil < 10mil) Between Pad L1-1(1353.976mil,275mil) on Top Layer And Text "L1" (1362mil,296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L1-1(1353.976mil,275mil) on Top Layer And Track (1375.63mil,269.094mil)(1375.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.236mil < 10mil) Between Pad L1-2(1397.284mil,275mil) on Top Layer And Text "L1" (1362mil,296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L1-2(1397.284mil,275mil) on Top Layer And Track (1375.63mil,269.094mil)(1375.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Text "L2" (1553.46mil,295.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Track (1575.63mil,269.094mil)(1575.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad L2-2(1597.284mil,275mil) on Top Layer And Text "L2" (1553.46mil,295.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L2-2(1597.284mil,275mil) on Top Layer And Track (1575.63mil,269.094mil)(1575.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad L3-1(1119.567mil,270mil) on Bottom Layer And Text "L3" (1175mil,206mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-1(1119.567mil,270mil) on Bottom Layer And Track (1155mil,249.331mil)(1155mil,290.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad L3-2(1190.433mil,270mil) on Bottom Layer And Text "L3" (1175mil,206mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-2(1190.433mil,270mil) on Bottom Layer And Track (1155mil,249.331mil)(1155mil,290.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Text "L4" (87mil,266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Track (74mil,206.331mil)(74mil,247.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Text "L4" (87mil,266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.772mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.071mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.772mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (74mil,206.331mil)(74mil,247.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-2(1475.63mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-3(1501.221mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-3(1501.221mil,301.969mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-4(1515mil,275mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.543mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Text "LPF1" (1440mil,205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.516mil < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Text "LPF1" (1440mil,205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Text "LPF1" (1440mil,205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-8(1436.26mil,275mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad P1-1(875mil,255mil) on Top Layer And Text "P1" (885mil,190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-1(1715mil,65mil) on Multi-Layer And Text "ANT1" (1671mil,97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad P3-1(1715mil,65mil) on Multi-Layer And Track (1723mil,22mil)(1751mil,22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.821mil < 10mil) Between Pad P3-2(1615mil,65mil) on Multi-Layer And Text "P3" (1648mil,49mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad P3-2(1615mil,65mil) on Multi-Layer And Track (1568mil,27mil)(1596mil,27mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.051mil < 10mil) Between Pad P3-2(1615mil,65mil) on Multi-Layer And Track (1580mil,23mil)(1608mil,23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad P3-2(1615mil,65mil) on Multi-Layer And Track (1582mil,13mil)(1582mil,41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.471mil < 10mil) Between Pad P3-2(1615mil,65mil) on Multi-Layer And Track (1594mil,9mil)(1594mil,37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(771mil,291mil) on Top Layer And Track (712.567mil,267.378mil)(783.433mil,267.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(771mil,291mil) on Top Layer And Track (712.567mil,314.622mil)(783.433mil,314.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.024mil < 10mil) Between Pad R10-2(725mil,291mil) on Top Layer And Text "R10" (660mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(725mil,291mil) on Top Layer And Track (712.567mil,267.378mil)(783.433mil,267.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(725mil,291mil) on Top Layer And Track (712.567mil,314.622mil)(783.433mil,314.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.193mil < 10mil) Between Pad R1-1(815mil,212mil) on Top Layer And Text "R1" (818mil,167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.439mil < 10mil) Between Pad R12-1(756.102mil,210.102mil) on Top Layer And Text "R12" (791mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(756.102mil,256.102mil) on Top Layer And Track (712.567mil,267.378mil)(783.433mil,267.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.194mil < 10mil) Between Pad R13-1(970mil,304mil) on Top Layer And Text "R13" (978mil,227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.355mil < 10mil) Between Pad R2-1(328mil,166mil) on Top Layer And Text "R2" (276mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.221mil < 10mil) Between Pad R2-2(282mil,166mil) on Top Layer And Text "R2" (276mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.345mil < 10mil) Between Pad R2-2(282mil,166mil) on Top Layer And Text "TP10" (194mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-1(1265mil,132mil) on Bottom Layer And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-1(1265mil,132mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-2(1265mil,178mil) on Bottom Layer And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-2(1265mil,178mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(1135mil,98mil) on Bottom Layer And Track (1111.378mil,39.567mil)(1111.378mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(1135mil,98mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(1135mil,52mil) on Bottom Layer And Track (1111.378mil,39.567mil)(1111.378mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(1135mil,52mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.863mil < 10mil) Between Pad R6-1(1520mil,77mil) on Top Layer And Text "R6" (1533mil,19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(1520mil,77mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1520mil,123mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.453mil < 10mil) Between Pad R6-2(1520mil,123mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.703mil < 10mil) Between Pad R7-1(1485mil,77mil) on Top Layer And Text "R7" (1499.36mil,18.16mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(1485mil,77mil) on Top Layer And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(1485mil,77mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(1485mil,123mil) on Top Layer And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(1485mil,123mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.221mil < 10mil) Between Pad R8-1(377mil,191mil) on Top Layer And Text "C22" (328mil,208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.606mil < 10mil) Between Pad R8-1(377mil,191mil) on Top Layer And Text "R8" (379mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.606mil < 10mil) Between Pad R8-2(423mil,191mil) on Top Layer And Text "R8" (379mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.221mil < 10mil) Between Pad R8-2(423mil,191mil) on Top Layer And Text "R9" (403mil,207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad R9-1(419mil,251mil) on Top Layer And Text "R9" (403mil,207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-1(419mil,251mil) on Top Layer And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-1(419mil,251mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-2(419mil,297mil) on Top Layer And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-2(419mil,297mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.546mil < 10mil) Between Pad TP10-1(209mil,205mil) on Top Layer And Text "TP10" (194mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.546mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.726mil < 10mil) Between Pad TP12-1(942mil,215.055mil) on Top Layer And Text "R13" (978mil,227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.987mil < 10mil) Between Pad TP13-1(935mil,260mil) on Top Layer And Text "R13" (978mil,227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.385mil < 10mil) Between Pad TP16-1(996.746mil,252.754mil) on Top Layer And Text "R13" (978mil,227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP18-1(444mil,312mil) on Top Layer And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.9mil < 10mil) Between Pad TP23-1(1145mil,27mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.682mil < 10mil) Between Pad TP24-1(1209mil,40mil) on Bottom Layer And Text "C10" (1215.512mil,40mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.036mil < 10mil) Between Pad TP3-1(226mil,48mil) on Top Layer And Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.751mil < 10mil) Between Pad TP5-1(960mil,160mil) on Top Layer And Track (954.994mil,120mil)(954.994mil,140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad TP6-1(151mil,304mil) on Top Layer And Text "TP6" (168mil,296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.187mil < 10mil) Between Pad TP7-1(838mil,186mil) on Top Layer And Text "R1" (818mil,167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.187mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad TP9-1(1358.756mil,144mil) on Top Layer And Text "C4" (1397mil,137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-1(925.787mil,75mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-1(925.787mil,75mil) on Bottom Layer And Track (955.315mil,45.472mil)(994.685mil,45.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Y1-2(1024.213mil,75mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-2(1024.213mil,75mil) on Bottom Layer And Track (955.315mil,45.472mil)(994.685mil,45.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
Rule Violations :288

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1209mil,40mil) on Bottom Overlay And Text "C10" (1215.512mil,40mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1358.756mil,144mil) on Top Overlay And Text "C4" (1397mil,137mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Arc (1484mil,155mil) on Top Overlay And Text "C6" (1486mil,176mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (3.302mil < 10mil) Between Arc (151mil,304mil) on Top Overlay And Text "TP6" (168mil,296mil) on Top Overlay Silk Text to Silk Clearance [3.302mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (203.518mil,131.787mil) on Top Overlay And Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (203.518mil,131.787mil) on Top Overlay And Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.09mil < 10mil) Between Arc (209mil,205mil) on Top Overlay And Text "TP10" (194mil,166mil) on Top Overlay Silk Text to Silk Clearance [2.09mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (226mil,48mil) on Top Overlay And Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.242mil < 10mil) Between Arc (557mil,211mil) on Top Overlay And Text "IC5" (472mil,193mil) on Top Overlay Silk Text to Silk Clearance [9.242mil]
   Violation between Silk To Silk Clearance Constraint: (9.843mil < 10mil) Between Arc (663mil,262mil) on Top Overlay And Text "R10" (660mil,289mil) on Top Overlay Silk Text to Silk Clearance [9.843mil]
   Violation between Silk To Silk Clearance Constraint: (6.221mil < 10mil) Between Arc (72mil,44mil) on Top Overlay And Text "J3" (12mil,13mil) on Top Overlay Silk Text to Silk Clearance [6.221mil]
   Violation between Silk To Silk Clearance Constraint: (2.688mil < 10mil) Between Arc (838mil,186mil) on Top Overlay And Text "R1" (818mil,167mil) on Top Overlay Silk Text to Silk Clearance [2.688mil]
   Violation between Silk To Silk Clearance Constraint: (1.544mil < 10mil) Between Arc (935mil,260mil) on Top Overlay And Text "R13" (978mil,227mil) on Top Overlay Silk Text to Silk Clearance [1.544mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (942mil,215.055mil) on Top Overlay And Text "R13" (978mil,227mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.876mil < 10mil) Between Arc (996.746mil,252.754mil) on Top Overlay And Text "R13" (978mil,227mil) on Top Overlay Silk Text to Silk Clearance [1.876mil]
   Violation between Silk To Silk Clearance Constraint: (6.256mil < 10mil) Between Arc (999mil,295mil) on Top Overlay And Text "R13" (978mil,227mil) on Top Overlay Silk Text to Silk Clearance [6.256mil]
   Violation between Silk To Silk Clearance Constraint: (8.887mil < 10mil) Between Text "
MCU BOARD 
v2.0
08.17.2019" (165mil,9mil) on Top Overlay And Text "R8" (379mil,150mil) on Top Overlay Silk Text to Silk Clearance [8.887mil]
   Violation between Silk To Silk Clearance Constraint: (9.628mil < 10mil) Between Text "C10" (1215.512mil,40mil) on Bottom Overlay And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay Silk Text to Silk Clearance [9.628mil]
   Violation between Silk To Silk Clearance Constraint: (7.48mil < 10mil) Between Text "C12" (1163mil,119mil) on Bottom Overlay And Text "R5" (1126mil,124mil) on Bottom Overlay Silk Text to Silk Clearance [7.48mil]
   Violation between Silk To Silk Clearance Constraint: (3.985mil < 10mil) Between Text "C12" (1163mil,119mil) on Bottom Overlay And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay Silk Text to Silk Clearance [3.985mil]
   Violation between Silk To Silk Clearance Constraint: (2.066mil < 10mil) Between Text "C13" (1325mil,132mil) on Bottom Overlay And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay Silk Text to Silk Clearance [2.066mil]
   Violation between Silk To Silk Clearance Constraint: (6.48mil < 10mil) Between Text "C14" (1362mil,246mil) on Bottom Overlay And Text "C15" (1365mil,210mil) on Bottom Overlay Silk Text to Silk Clearance [6.48mil]
   Violation between Silk To Silk Clearance Constraint: (9.48mil < 10mil) Between Text "C14" (1362mil,246mil) on Bottom Overlay And Text "C8" (1346mil,285mil) on Bottom Overlay Silk Text to Silk Clearance [9.48mil]
   Violation between Silk To Silk Clearance Constraint: (8.48mil < 10mil) Between Text "C16" (13mil,49mil) on Bottom Overlay And Text "C17" (85mil,11mil) on Bottom Overlay Silk Text to Silk Clearance [8.48mil]
   Violation between Silk To Silk Clearance Constraint: (7.416mil < 10mil) Between Text "C19" (1566mil,7mil) on Top Overlay And Text "R6" (1533mil,19mil) on Top Overlay Silk Text to Silk Clearance [7.416mil]
   Violation between Silk To Silk Clearance Constraint: (6.522mil < 10mil) Between Text "C19" (1566mil,7mil) on Top Overlay And Track (1580mil,23mil)(1608mil,23mil) on Top Overlay Silk Text to Silk Clearance [6.522mil]
   Violation between Silk To Silk Clearance Constraint: (8.48mil < 10mil) Between Text "C2" (913mil,195mil) on Bottom Overlay And Text "C3" (951mil,196mil) on Bottom Overlay Silk Text to Silk Clearance [8.48mil]
   Violation between Silk To Silk Clearance Constraint: (5.416mil < 10mil) Between Text "C20" (793mil,116mil) on Top Overlay And Text "R4" (793mil,85mil) on Top Overlay Silk Text to Silk Clearance [5.416mil]
   Violation between Silk To Silk Clearance Constraint: (2.463mil < 10mil) Between Text "C20" (793mil,116mil) on Top Overlay And Track (815mil,143mil)(815mil,152mil) on Top Overlay Silk Text to Silk Clearance [2.463mil]
   Violation between Silk To Silk Clearance Constraint: (7.15mil < 10mil) Between Text "C22" (328mil,208mil) on Top Overlay And Text "R2" (276mil,189mil) on Top Overlay Silk Text to Silk Clearance [7.15mil]
   Violation between Silk To Silk Clearance Constraint: (6.123mil < 10mil) Between Text "C22" (328mil,208mil) on Top Overlay And Text "R9" (403mil,207mil) on Top Overlay Silk Text to Silk Clearance [6.123mil]
   Violation between Silk To Silk Clearance Constraint: (2.862mil < 10mil) Between Text "C22" (328mil,208mil) on Top Overlay And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay Silk Text to Silk Clearance [2.862mil]
   Violation between Silk To Silk Clearance Constraint: (8.897mil < 10mil) Between Text "C23" (710mil,165mil) on Top Overlay And Text "IC6" (646mil,165mil) on Top Overlay Silk Text to Silk Clearance [8.897mil]
   Violation between Silk To Silk Clearance Constraint: (2.939mil < 10mil) Between Text "C23" (710mil,165mil) on Top Overlay And Text "R12" (791mil,160mil) on Top Overlay Silk Text to Silk Clearance [2.939mil]
   Violation between Silk To Silk Clearance Constraint: (8.079mil < 10mil) Between Text "C23" (710mil,165mil) on Top Overlay And Track (646mil,152mil)(785mil,152mil) on Top Overlay Silk Text to Silk Clearance [8.079mil]
   Violation between Silk To Silk Clearance Constraint: (1.48mil < 10mil) Between Text "C4" (1397mil,137mil) on Top Overlay And Text "C5" (1428mil,137mil) on Top Overlay Silk Text to Silk Clearance [1.48mil]
   Violation between Silk To Silk Clearance Constraint: (3.557mil < 10mil) Between Text "C5" (1428mil,137mil) on Top Overlay And Text "TP17" (1453mil,64mil) on Top Overlay Silk Text to Silk Clearance [3.557mil]
   Violation between Silk To Silk Clearance Constraint: (0.122mil < 10mil) Between Text "C6" (1486mil,176mil) on Top Overlay And Text "LPF1" (1440mil,205mil) on Top Overlay Silk Text to Silk Clearance [0.122mil]
   Violation between Silk To Silk Clearance Constraint: (0.239mil < 10mil) Between Text "C7" (1637mil,178mil) on Top Overlay And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay Silk Text to Silk Clearance [0.239mil]
   Violation between Silk To Silk Clearance Constraint: (3.353mil < 10mil) Between Text "DS1" (1462mil,5mil) on Bottom Overlay And Track (1385mil,2.913mil)(1392.874mil,2.913mil) on Bottom Overlay Silk Text to Silk Clearance [3.353mil]
   Violation between Silk To Silk Clearance Constraint: (0.566mil < 10mil) Between Text "DS1" (1462mil,5mil) on Bottom Overlay And Track (1392.874mil,2.913mil)(1400.748mil,-4.961mil) on Bottom Overlay Silk Text to Silk Clearance [0.566mil]
   Violation between Silk To Silk Clearance Constraint: (3.613mil < 10mil) Between Text "FB1" (1286mil,21mil) on Bottom Overlay And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay Silk Text to Silk Clearance [3.613mil]
   Violation between Silk To Silk Clearance Constraint: (8.996mil < 10mil) Between Text "IC3" (215mil,147mil) on Bottom Overlay And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay Silk Text to Silk Clearance [8.996mil]
   Violation between Silk To Silk Clearance Constraint: (4.271mil < 10mil) Between Text "IC6" (646mil,165mil) on Top Overlay And Track (615mil,183mil)(646mil,152mil) on Top Overlay Silk Text to Silk Clearance [4.271mil]
   Violation between Silk To Silk Clearance Constraint: (8.079mil < 10mil) Between Text "IC6" (646mil,165mil) on Top Overlay And Track (646mil,152mil)(785mil,152mil) on Top Overlay Silk Text to Silk Clearance [8.079mil]
   Violation between Silk To Silk Clearance Constraint: (3.432mil < 10mil) Between Text "IC6" (646mil,165mil) on Top Overlay And Track (693.994mil,196mil)(693.994mil,216mil) on Top Overlay Silk Text to Silk Clearance [3.432mil]
   Violation between Silk To Silk Clearance Constraint: (8.205mil < 10mil) Between Text "L1" (1362mil,296mil) on Top Overlay And Track (1375.63mil,269.094mil)(1375.63mil,280.906mil) on Top Overlay Silk Text to Silk Clearance [8.205mil]
   Violation between Silk To Silk Clearance Constraint: (7.827mil < 10mil) Between Text "L2" (1553.46mil,295.551mil) on Top Overlay And Track (1575.63mil,269.094mil)(1575.63mil,280.906mil) on Top Overlay Silk Text to Silk Clearance [7.827mil]
   Violation between Silk To Silk Clearance Constraint: (1.415mil < 10mil) Between Text "R1" (818mil,167mil) on Top Overlay And Text "R12" (791mil,160mil) on Top Overlay Silk Text to Silk Clearance [1.415mil]
   Violation between Silk To Silk Clearance Constraint: (0.952mil < 10mil) Between Text "R10" (660mil,289mil) on Top Overlay And Track (712.567mil,314.622mil)(783.433mil,314.622mil) on Top Overlay Silk Text to Silk Clearance [0.952mil]
   Violation between Silk To Silk Clearance Constraint: (5.416mil < 10mil) Between Text "R11" (793mil,54mil) on Top Overlay And Text "R4" (793mil,85mil) on Top Overlay Silk Text to Silk Clearance [5.416mil]
   Violation between Silk To Silk Clearance Constraint: (3.079mil < 10mil) Between Text "R12" (791mil,160mil) on Top Overlay And Track (646mil,152mil)(785mil,152mil) on Top Overlay Silk Text to Silk Clearance [3.079mil]
   Violation between Silk To Silk Clearance Constraint: (3.079mil < 10mil) Between Text "R12" (791mil,160mil) on Top Overlay And Track (785mil,152mil)(815mil,152mil) on Top Overlay Silk Text to Silk Clearance [3.079mil]
   Violation between Silk To Silk Clearance Constraint: (8.786mil < 10mil) Between Text "R2" (276mil,189mil) on Top Overlay And Text "TP10" (194mil,166mil) on Top Overlay Silk Text to Silk Clearance [8.786mil]
   Violation between Silk To Silk Clearance Constraint: (2.811mil < 10mil) Between Text "R3" (1207mil,126mil) on Bottom Overlay And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [2.811mil]
   Violation between Silk To Silk Clearance Constraint: (8.332mil < 10mil) Between Text "R5" (1126mil,124mil) on Bottom Overlay And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay Silk Text to Silk Clearance [8.332mil]
   Violation between Silk To Silk Clearance Constraint: (4.155mil < 10mil) Between Text "R6" (1533mil,19mil) on Top Overlay And Text "R7" (1499.36mil,18.16mil) on Top Overlay Silk Text to Silk Clearance [4.155mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (1533mil,19mil) on Top Overlay And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.051mil < 10mil) Between Text "R7" (1499.36mil,18.16mil) on Top Overlay And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay Silk Text to Silk Clearance [8.051mil]
   Violation between Silk To Silk Clearance Constraint: (3.063mil < 10mil) Between Text "R9" (403mil,207mil) on Top Overlay And Track (395.378mil,238.567mil)(395.378mil,309.433mil) on Top Overlay Silk Text to Silk Clearance [3.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.041mil < 10mil) Between Text "R9" (403mil,207mil) on Top Overlay And Track (442.622mil,238.567mil)(442.622mil,309.433mil) on Top Overlay Silk Text to Silk Clearance [1.041mil]
   Violation between Silk To Silk Clearance Constraint: (0.425mil < 10mil) Between Text "TP17" (1453mil,64mil) on Top Overlay And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay Silk Text to Silk Clearance [0.425mil]
   Violation between Silk To Silk Clearance Constraint: (4.905mil < 10mil) Between Text "Y1" (992mil,9mil) on Bottom Overlay And Track (955.315mil,45.472mil)(994.685mil,45.472mil) on Bottom Overlay Silk Text to Silk Clearance [4.905mil]
Rule Violations :63

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 487
Waived Violations : 0
Time Elapsed        : 00:00:01