{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763676549775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763676549796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 14:09:09 2025 " "Processing started: Thu Nov 20 14:09:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763676549796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676549796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676549796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1763676550322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763676550322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/register_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560223 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3_8_testbench " "Found entity 2: decoder_3_8_testbench" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560225 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2_4_testbench " "Found entity 2: decoder_2_4_testbench" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560229 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5_32_testbench " "Found entity 2: decoder_5_32_testbench" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_32_1 " "Found entity 1: mux_64_32_1" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560230 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_32_1_testbench " "Found entity 2: mux_64_32_1_testbench" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdersubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladdersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdderSubtractor " "Found entity 1: fullAdderSubtractor" {  } { { "fullAdderSubtractor.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdderSubtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16 " "Found entity 1: nor_16" {  } { { "nor_16.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_tb " "Found entity 2: nor_64_tb" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_tb " "Found entity 2: sign_extend_tb" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_tb " "Found entity 2: adder_64_tb" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BENCHMARK instructmem.sv(42) " "Verilog HDL Compiler Directive warning at instructmem.sv(42): text macro \"BENCHMARK\" is undefined" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 42 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_2_1 " "Found entity 1: mux_64_2_1" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_2_1_tb " "Found entity 2: mux_64_2_1_tb" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controls.sv(110) " "Verilog HDL warning at controls.sv(110): extended using \"x\" or \"z\"" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 1 1 " "Found 1 design units, including 1 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extend_tb " "Found entity 2: zero_extend_tb" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmodular.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmodular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regmodular " "Found entity 1: regmodular" {  } { { "regmodular.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regmodular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_testbench " "Found entity 2: pipelined_testbench" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/EX_MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WR " "Found entity 1: MEM_WR" {  } { { "MEM_WR.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/MEM_WR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined " "Elaborating entity \"pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:current " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:current\"" {  } { { "pipelined.sv" "current" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF programCounter:current\|D_FF:eachDFF\[0\].flippyflop " "Elaborating entity \"D_FF\" for hierarchy \"programCounter:current\|D_FF:eachDFF\[0\].flippyflop\"" {  } { { "programCounter.sv" "eachDFF\[0\].flippyflop" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instruction " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instruction\"" {  } { { "pipelined.sv" "instruction" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 "|pipelined|instructmem:instruction"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(38) " "Net \"mem.data_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(38) " "Net \"mem.waddr_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(38) " "Net \"mem.we_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_register " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_register\"" {  } { { "pipelined.sv" "IF_ID_register" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmodular IF_ID:IF_ID_register\|regmodular:PC_IF " "Elaborating entity \"regmodular\" for hierarchy \"IF_ID:IF_ID_register\|regmodular:PC_IF\"" {  } { { "IF_ID.sv" "PC_IF" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmodular IF_ID:IF_ID_register\|regmodular:instr_IF " "Elaborating entity \"regmodular\" for hierarchy \"IF_ID:IF_ID_register\|regmodular:instr_IF\"" {  } { { "IF_ID.sv" "instr_IF" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:unc " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:unc\"" {  } { { "pipelined.sv" "unc" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:con " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:con\"" {  } { { "pipelined.sv" "con" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_64_2_1 mux_64_2_1:CondUncond " "Elaborating entity \"mux_64_2_1\" for hierarchy \"mux_64_2_1:CondUncond\"" {  } { { "pipelined.sv" "CondUncond" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux_64_2_1:CondUncond\|mux2_1:eachMux\[0\].remux " "Elaborating entity \"mux2_1\" for hierarchy \"mux_64_2_1:CondUncond\|mux2_1:eachMux\[0\].remux\"" {  } { { "mux_64_2_1.sv" "eachMux\[0\].remux" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifty " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifty\"" {  } { { "pipelined.sv" "shifty" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64 adder_64:BranchPCUpdate " "Elaborating entity \"adder_64\" for hierarchy \"adder_64:BranchPCUpdate\"" {  } { { "pipelined.sv" "BranchPCUpdate" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder_64:BranchPCUpdate\|fullAdder:addyFirst " "Elaborating entity \"fullAdder\" for hierarchy \"adder_64:BranchPCUpdate\|fullAdder:addyFirst\"" {  } { { "adder_64.sv" "addyFirst" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:Addr " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:Addr\"" {  } { { "pipelined.sv" "Addr" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:Imm12 " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:Imm12\"" {  } { { "pipelined.sv" "Imm12" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_64 nor_64:zeroCheckerEX " "Elaborating entity \"nor_64\" for hierarchy \"nor_64:zeroCheckerEX\"" {  } { { "pipelined.sv" "zeroCheckerEX" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16 nor_64:zeroCheckerEX\|nor_16:one " "Elaborating entity \"nor_16\" for hierarchy \"nor_64:zeroCheckerEX\|nor_16:one\"" {  } { { "nor_64.sv" "one" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reggie " "Elaborating entity \"regfile\" for hierarchy \"regfile:reggie\"" {  } { { "pipelined.sv" "reggie" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_32 regfile:reggie\|decoder_5_32:dec " "Elaborating entity \"decoder_5_32\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\"" {  } { { "regfile.sv" "dec" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 regfile:reggie\|decoder_5_32:dec\|decoder_2_4:td " "Elaborating entity \"decoder_2_4\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\|decoder_2_4:td\"" {  } { { "decoder_5_32.sv" "td" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 regfile:reggie\|decoder_5_32:dec\|decoder_3_8:dec0 " "Elaborating entity \"decoder_3_8\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\|decoder_3_8:dec0\"" {  } { { "decoder_5_32.sv" "dec0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 regfile:reggie\|register_64:eachRegister\[0\].reggie " "Elaborating entity \"register_64\" for hierarchy \"regfile:reggie\|register_64:eachRegister\[0\].reggie\"" {  } { { "regfile.sv" "eachRegister\[0\].reggie" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_64_32_1 regfile:reggie\|mux_64_32_1:mux1 " "Elaborating entity \"mux_64_32_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\"" {  } { { "regfile.sv" "mux1" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\"" {  } { { "mux_64_32_1.sv" "eachMux\[0\].muxxy" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\"" {  } { { "mux32_1.sv" "r0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\|mux4_1:r0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\|mux4_1:r0\"" {  } { { "mux8_1.sv" "r0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:broisthethinker " "Elaborating entity \"controls\" for hierarchy \"controls:broisthethinker\"" {  } { { "pipelined.sv" "broisthethinker" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controls.sv(23) " "Verilog HDL Case Statement warning at controls.sv(23): incomplete case statement has no default case item" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg2Loc controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"Reg2Loc\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrTaken controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"BrTaken\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UncondBr controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"UncondBr\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"flagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "controls.sv(23) " "SystemVerilog RTL Coding error at controls.sv(23): always_comb construct does not infer purely combinational logic." {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagWrite controls.sv(23) " "Inferred latch for \"flagWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] controls.sv(23) " "Inferred latch for \"ALUOp\[0\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] controls.sv(23) " "Inferred latch for \"ALUOp\[1\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] controls.sv(23) " "Inferred latch for \"ALUOp\[2\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UncondBr controls.sv(23) " "Inferred latch for \"UncondBr\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrTaken controls.sv(23) " "Inferred latch for \"BrTaken\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controls.sv(23) " "Inferred latch for \"MemWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controls.sv(23) " "Inferred latch for \"RegWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg controls.sv(23) " "Inferred latch for \"MemToReg\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] controls.sv(23) " "Inferred latch for \"ALUSrc\[0\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] controls.sv(23) " "Inferred latch for \"ALUSrc\[1\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg2Loc controls.sv(23) " "Inferred latch for \"Reg2Loc\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controls:broisthethinker " "Can't elaborate user hierarchy \"controls:broisthethinker\"" {  } { { "pipelined.sv" "broisthethinker" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 79 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562937 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 14:09:24 2025 " "Processing ended: Thu Nov 20 14:09:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676564090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763676549775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763676549796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 14:09:09 2025 " "Processing started: Thu Nov 20 14:09:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763676549796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676549796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676549796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1763676550322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763676550322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/register_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560223 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3_8_testbench " "Found entity 2: decoder_3_8_testbench" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560225 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2_4_testbench " "Found entity 2: decoder_2_4_testbench" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560229 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5_32_testbench " "Found entity 2: decoder_5_32_testbench" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_32_1 " "Found entity 1: mux_64_32_1" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560230 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_32_1_testbench " "Found entity 2: mux_64_32_1_testbench" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdersubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladdersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdderSubtractor " "Found entity 1: fullAdderSubtractor" {  } { { "fullAdderSubtractor.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdderSubtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16 " "Found entity 1: nor_16" {  } { { "nor_16.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_tb " "Found entity 2: nor_64_tb" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_tb " "Found entity 2: sign_extend_tb" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_tb " "Found entity 2: adder_64_tb" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560242 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BENCHMARK instructmem.sv(42) " "Verilog HDL Compiler Directive warning at instructmem.sv(42): text macro \"BENCHMARK\" is undefined" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 42 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_2_1 " "Found entity 1: mux_64_2_1" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_2_1_tb " "Found entity 2: mux_64_2_1_tb" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controls.sv(110) " "Verilog HDL warning at controls.sv(110): extended using \"x\" or \"z\"" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 1 1 " "Found 1 design units, including 1 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extend_tb " "Found entity 2: zero_extend_tb" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmodular.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmodular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regmodular " "Found entity 1: regmodular" {  } { { "regmodular.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regmodular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_testbench " "Found entity 2: pipelined_testbench" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/EX_MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WR " "Found entity 1: MEM_WR" {  } { { "MEM_WR.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/MEM_WR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763676560269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined " "Elaborating entity \"pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:current " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:current\"" {  } { { "pipelined.sv" "current" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF programCounter:current\|D_FF:eachDFF\[0\].flippyflop " "Elaborating entity \"D_FF\" for hierarchy \"programCounter:current\|D_FF:eachDFF\[0\].flippyflop\"" {  } { { "programCounter.sv" "eachDFF\[0\].flippyflop" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instruction " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instruction\"" {  } { { "pipelined.sv" "instruction" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 "|pipelined|instructmem:instruction"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676560332 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(38) " "Net \"mem.data_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(38) " "Net \"mem.waddr_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(38) " "Net \"mem.we_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1763676560348 "|pipelined|instructmem:instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_register " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_register\"" {  } { { "pipelined.sv" "IF_ID_register" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmodular IF_ID:IF_ID_register\|regmodular:PC_IF " "Elaborating entity \"regmodular\" for hierarchy \"IF_ID:IF_ID_register\|regmodular:PC_IF\"" {  } { { "IF_ID.sv" "PC_IF" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmodular IF_ID:IF_ID_register\|regmodular:instr_IF " "Elaborating entity \"regmodular\" for hierarchy \"IF_ID:IF_ID_register\|regmodular:instr_IF\"" {  } { { "IF_ID.sv" "instr_IF" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:unc " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:unc\"" {  } { { "pipelined.sv" "unc" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:con " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:con\"" {  } { { "pipelined.sv" "con" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_64_2_1 mux_64_2_1:CondUncond " "Elaborating entity \"mux_64_2_1\" for hierarchy \"mux_64_2_1:CondUncond\"" {  } { { "pipelined.sv" "CondUncond" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux_64_2_1:CondUncond\|mux2_1:eachMux\[0\].remux " "Elaborating entity \"mux2_1\" for hierarchy \"mux_64_2_1:CondUncond\|mux2_1:eachMux\[0\].remux\"" {  } { { "mux_64_2_1.sv" "eachMux\[0\].remux" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifty " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifty\"" {  } { { "pipelined.sv" "shifty" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_64 adder_64:BranchPCUpdate " "Elaborating entity \"adder_64\" for hierarchy \"adder_64:BranchPCUpdate\"" {  } { { "pipelined.sv" "BranchPCUpdate" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder_64:BranchPCUpdate\|fullAdder:addyFirst " "Elaborating entity \"fullAdder\" for hierarchy \"adder_64:BranchPCUpdate\|fullAdder:addyFirst\"" {  } { { "adder_64.sv" "addyFirst" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:Addr " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:Addr\"" {  } { { "pipelined.sv" "Addr" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:Imm12 " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:Imm12\"" {  } { { "pipelined.sv" "Imm12" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_64 nor_64:zeroCheckerEX " "Elaborating entity \"nor_64\" for hierarchy \"nor_64:zeroCheckerEX\"" {  } { { "pipelined.sv" "zeroCheckerEX" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16 nor_64:zeroCheckerEX\|nor_16:one " "Elaborating entity \"nor_16\" for hierarchy \"nor_64:zeroCheckerEX\|nor_16:one\"" {  } { { "nor_64.sv" "one" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reggie " "Elaborating entity \"regfile\" for hierarchy \"regfile:reggie\"" {  } { { "pipelined.sv" "reggie" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_32 regfile:reggie\|decoder_5_32:dec " "Elaborating entity \"decoder_5_32\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\"" {  } { { "regfile.sv" "dec" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 regfile:reggie\|decoder_5_32:dec\|decoder_2_4:td " "Elaborating entity \"decoder_2_4\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\|decoder_2_4:td\"" {  } { { "decoder_5_32.sv" "td" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 regfile:reggie\|decoder_5_32:dec\|decoder_3_8:dec0 " "Elaborating entity \"decoder_3_8\" for hierarchy \"regfile:reggie\|decoder_5_32:dec\|decoder_3_8:dec0\"" {  } { { "decoder_5_32.sv" "dec0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 regfile:reggie\|register_64:eachRegister\[0\].reggie " "Elaborating entity \"register_64\" for hierarchy \"regfile:reggie\|register_64:eachRegister\[0\].reggie\"" {  } { { "regfile.sv" "eachRegister\[0\].reggie" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_64_32_1 regfile:reggie\|mux_64_32_1:mux1 " "Elaborating entity \"mux_64_32_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\"" {  } { { "regfile.sv" "mux1" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\"" {  } { { "mux_64_32_1.sv" "eachMux\[0\].muxxy" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\"" {  } { { "mux32_1.sv" "r0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\|mux4_1:r0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:reggie\|mux_64_32_1:mux1\|mux32_1:eachMux\[0\].muxxy\|mux8_1:r0\|mux4_1:r0\"" {  } { { "mux8_1.sv" "r0" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676561317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:broisthethinker " "Elaborating entity \"controls\" for hierarchy \"controls:broisthethinker\"" {  } { { "pipelined.sv" "broisthethinker" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controls.sv(23) " "Verilog HDL Case Statement warning at controls.sv(23): incomplete case statement has no default case item" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg2Loc controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"Reg2Loc\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrTaken controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"BrTaken\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UncondBr controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"UncondBr\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagWrite controls.sv(23) " "Verilog HDL Always Construct warning at controls.sv(23): inferring latch(es) for variable \"flagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "controls.sv(23) " "SystemVerilog RTL Coding error at controls.sv(23): always_comb construct does not infer purely combinational logic." {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagWrite controls.sv(23) " "Inferred latch for \"flagWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] controls.sv(23) " "Inferred latch for \"ALUOp\[0\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] controls.sv(23) " "Inferred latch for \"ALUOp\[1\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] controls.sv(23) " "Inferred latch for \"ALUOp\[2\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UncondBr controls.sv(23) " "Inferred latch for \"UncondBr\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrTaken controls.sv(23) " "Inferred latch for \"BrTaken\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controls.sv(23) " "Inferred latch for \"MemWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controls.sv(23) " "Inferred latch for \"RegWrite\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg controls.sv(23) " "Inferred latch for \"MemToReg\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] controls.sv(23) " "Inferred latch for \"ALUSrc\[0\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] controls.sv(23) " "Inferred latch for \"ALUSrc\[1\]\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg2Loc controls.sv(23) " "Inferred latch for \"Reg2Loc\" at controls.sv(23)" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 "|pipelined|controls:broisthethinker"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controls:broisthethinker " "Can't elaborate user hierarchy \"controls:broisthethinker\"" {  } { { "pipelined.sv" "broisthethinker" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 79 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763676562843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676562937 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 14:09:24 2025 " "Processing ended: Thu Nov 20 14:09:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763676564090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763676564090 ""}
