Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 13 14:56:29 2017
| Host         : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |    75 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           32 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              70 |           20 |
| Yes          | No                    | No                     |              14 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------+---------------------------------+------------------+----------------+
|       Clock Signal      |    Enable Signal    |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+---------------------+---------------------------------+------------------+----------------+
|  hold_reg_i_2_n_0       |                     |                                 |                1 |              1 |
|  flag_reset_reg_i_1_n_0 |                     |                                 |                1 |              1 |
|  ending_reg_i_2_n_0     |                     |                                 |                1 |              1 |
|  end_reset_reg_i_2_n_0  |                     |                                 |                1 |              1 |
| ~d/cp                   |                     |                                 |                1 |              1 |
|  d/cp                   |                     |                                 |                1 |              2 |
|  d/cp                   |                     | end_reset                       |                1 |              3 |
|  clk_IBUF_BUFG          |                     |                                 |                3 |              4 |
|  choose_mode_IBUF_BUFG  |                     |                                 |                2 |              4 |
|  washing_reg_i_2_n_0    |                     |                                 |                5 |              5 |
|  recount_reg[1]_i_2_n_0 |                     |                                 |                2 |              6 |
|  d/cp                   | cd/next2[6]_i_1_n_0 |                                 |                4 |              7 |
|  d/cp                   | cd/next1[6]_i_1_n_0 |                                 |                6 |              7 |
|  d/cp                   |                     | work_state[3]_i_1_n_0           |                4 |              8 |
|  num1_reg[5]_i_2_n_0    |                     |                                 |                7 |              9 |
|  power_on_reg_i_2_n_0   |                     |                                 |                7 |             11 |
|  clk_IBUF_BUFG          |                     | d/counter[31]_i_1__0_n_0        |                8 |             31 |
|  clk_IBUF_BUFG          |                     | cd/fd/dn/ss/counter[31]_i_1_n_0 |                8 |             31 |
+-------------------------+---------------------+---------------------------------+------------------+----------------+


