2018-06-21 11:55:28,543 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:28,555 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:28,558 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:28,559 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:28,559 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:28,559 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:28,560 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:28,560 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:28,561 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:28,561 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.2\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
