<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='296' u='c' c='_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE'/>
<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='304' ll='306' type='llvm::TargetRegisterInfo::vt_iterator llvm::TargetRegisterInfo::legalclasstypes_begin(const llvm::TargetRegisterClass &amp; RC) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='309' u='c' c='_ZNK4llvm18TargetRegisterInfo19legalclasstypes_endERKNS_19TargetRegisterClassE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='302'>/// Loop over all of the value types that can be represented by values
  /// in the given register class.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8056' u='c' c='_ZL20GetRegistersForValueRN4llvm12SelectionDAGERKNS_5SDLocERN12_GLOBAL__N_120SDISelAsmOperandInfoES7_'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1135' u='c' c='_ZNK4llvm18TargetLoweringBase9isLegalRCERKNS_18TargetRegisterInfoERKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='141' u='c' c='_ZL8getRegTyjRN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6428' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6458' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
