* Z:\mnt\design.r\spice\examples\NE555.asc
Q1 N003 N013 N015 0 NP
Q2 N003 2 N013 0 NP
Q3 N004 N014 N015 0 NP
Q4 N004 5 N014 0 NP
R1 N015 0 10K
Q5 N004 N004 8 0 PN
Q6 N007 N004 8 0 PN
Q7 N003 N003 8 0 PN
Q8 N009 N003 8 0 PN
Q9 N017 N005 N002 0 PN
R2 8 N002 1K
Q10 N028 N022 N017 0 PN
Q11 0 N024 N022 0 PN
Q12 N027 N021 N017 0 PN
Q13 0 2 N021 0 PN
Q14 N027 N028 0 0 NP
Q15 N028 N028 0 0 NP
R3 8 5 5K
R4 5 N024 5K
R5 N024 0 5K
Q16 N009 N007 0 0 NP
Q17 N007 N007 0 0 NP
Q18 N018 N027 0 0 NP
Q19 N023 N018 0 0 NP
Q20 N019 N023 0 0 NP
Q21 N011 N009 N018 0 NP
Q22 N011 N011 N023 0 NP
Q23 N005 N005 8 0 PN
Q24 N005 N005 8 0 PN
Q25 N019 N005 8 0 PN
R6 N005 N011 7.5K
R7 N019 N018 4.7K
Q26 N030 4 N011 0 PN
Q27 7 N030 0 0 NP
Q28 N006 N019 N025 0 NP
R8 8 N006 6.2K
R9 N025 N030 100
R10 N025 0 3.3K
R11 N026 N025 120
Q29 3 N026 0 0 NP
Q30 8 N008 3 0 NP
Q31 8 N006 N008 0 NP
R12 N008 3 3.9K
Q32 0 N006 3 0 PN
C2 5 0 .01µ
C1 2 0 .01µ
R13 8 7 20K
R14 2 7 20K
V3 4 0 PULSE(0 15 0 1u 1u 5m 10m)
V1 8 0 15
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
* Trigger
* GND
* Vctrl
* Threas
* Reset
* Dischrg
* Output
.model NP NPN(BF=125 Cje=.5p Cjc=.5p Rb=500)
.model PN LPNP(BF=25 Cje=.3p Cjc=1.5p Rb=250)
.tran 30m
* This example schematic is supplied for informational/educational purposes only.
* A transistor level repesentation of a 555 timer.
* Vcc
.backanno
.end
