// Seed: 1299269545
module module_0 (
    input tri id_0,
    output wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12,
    output supply1 void id_13,
    input tri id_14,
    input tri1 id_15
);
  wire id_17;
endmodule
module module_1 #(
    parameter id_10 = 32'd81
) (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    output wire id_4,
    output wand id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input wire _id_10,
    input wire id_11,
    output wire id_12,
    input tri0 id_13
);
  uwire [1 : id_10] id_15, id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_11,
      id_1,
      id_3,
      id_8,
      id_13,
      id_13,
      id_12,
      id_13,
      id_0,
      id_6,
      id_12,
      id_2,
      id_8
  );
  assign modCall_1.id_13 = 0;
  assign id_12 = id_15;
  parameter id_18 = "" ==? 1;
  assign id_17 = -1;
  logic id_19;
  parameter id_20 = id_18;
endmodule
