     ©°©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©´
     ©¦                         ? MobaXterm 8.3 ?                          ©¦
     ©¦            (SSH client, X-server and networking tools)             ©¦
     ©¦                                                                    ©¦
     ©¦ ? SSH session to jiafan0420@trident.ece.tamu.edu                   ©¦
     ©¦   ? SSH compression : ?                                            ©¦
     ©¦   ? SFTP Browser    : ?                                            ©¦
     ©¦   ? X11-forwarding  : ?  (remote display is forwarded through SSH) ©¦
     ©¦   ? DISPLAY         : ?  (automatically set on remote server)      ©¦
     ©¦                                                                    ©¦
     ©¦ ? For more info, ctrl+click on help or visit our website           ©¦
     ©¸©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¤©¼

\S
Kernel \r on an \m

Last login: Sun Jul 31 18:46:52 2016 from tamuall-165-91-49-18.vpn.tamu.edu
jiafan0420@trident ~>
jiafan0420@trident ~>
jiafan0420@trident ~>
jiafan0420@trident ~>
jiafan0420@trident ~>
jiafan0420@trident ~> cd ECEN468/CPU_design/scr
script/      script815/   script_130/  script_tsmc/
jiafan0420@trident ~> cd ECEN468/CPU_design/script815/
jiafan0420@trident ~/ECEN468/CPU_design/script815> ls
syn_common.tcl  syn_constraint.tcl  syn_main.tcl
jiafan0420@trident ~/ECEN468/CPU_design/script815>
jiafan0420@trident ~/ECEN468/CPU_design/script815>
jiafan0420@trident ~/ECEN468/CPU_design/script815> cd ..
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design> cd tapeout815/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> ls
alib-52  command.log  fm  icc  syn
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> cd ..
jiafan0420@trident ~/ECEN468/CPU_design> ls
alib-52      calibre_drc     default.svf  four  log2    milkyway  script815    src     syn_bk      test.sdc
backend.tar  command.log     exe          icc   log3    run       script_130   src815  tapeout815  third
bk_src815    command.log.bk  fm           log   macros  script    script_tsmc  syn     test
jiafan0420@trident ~/ECEN468/CPU_design> cd te
test.sdc  test/
jiafan0420@trident ~/ECEN468/CPU_design> cd test
jiafan0420@trident ~/ECEN468/CPU_design/test> ls
io.tdf
jiafan0420@trident ~/ECEN468/CPU_design/test> cd ..
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design>
jiafan0420@trident ~/ECEN468/CPU_design> cd tapeout815/
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> vim ~/.cshrc
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> icc_shell

Warning:  Site Information is not available ... Have you run install_site?


                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

         Version D-2010.03-ICC-SP2 for amd64 -- May 25, 2010

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

              Copyright (c) 1988-2010 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...
Initializing gui preferences from file  /homes/grad/jiafan0420/.synopsys_icc_prefs.tcl
icc_shell> gui
Error: ambiguous command 'gui' matched 61 commands:
        (gui_bin, gui_change_highlight, gui_create_attrdef ...) (CMD-006)
icc_shell> gui_raise
Error: unknown command 'gui_raise' (CMD-005)
icc_shell> run gui
Error: ambiguous command 'run' matched 2 commands:
        (run_parallel_jobs, run_signoff) (CMD-006)
icc_shell> quit

Thank you...
Exit IC Compiler!
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815> icc_shell -gui

Warning:  Site Information is not available ... Have you run install_site?


                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

         Version D-2010.03-ICC-SP2 for amd64 -- May 25, 2010

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

              Copyright (c) 1988-2010 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...
Initializing gui preferences from file  /homes/grad/jiafan0420/.synopsys_icc_prefs.tcl
icc_shell> Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> source ../script815/01_design_setup.tcl
Start to load technology file /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/astro/tf/ibm13_8lm_2thick_3rf.tf.
Warning: Layer 'M1' has rounded fat table thresholds '(0, 1.77, 4.01, 8.01, 25.01)'. (line 69) (TFCHK-055)
Information: ContactCode 'via1' has a minimum cut spacing 0.2 that is less than the cut layer minimum spacing 0.28. (line 1406) (TFCHK-072)
Information: ContactCode 'via2' has a minimum cut spacing 0.2 that is less than the cut layer minimum spacing 0.28. (line 1424) (TFCHK-072)
Warning: ContactCode 'via2' has undefined or zero enclosures. (line 1424). (TFCHK-073)
Information: ContactCode 'via3' has a minimum cut spacing 0.4 that is less than the cut layer minimum spacing 0.56. (line 1442) (TFCHK-072)
Warning: ContactCode 'via3' has undefined or zero enclosures. (line 1442). (TFCHK-073)
Information: ContactCode 'via4' has a minimum cut spacing 0.4 that is less than the cut layer minimum spacing 0.56. (line 1460) (TFCHK-072)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 1460). (TFCHK-073)
Information: ContactCode 'via1a' has a minimum cut spacing 0.2 that is less than the cut layer minimum spacing 0.28. (line 1532) (TFCHK-072)
Information: ContactCode 'via2a' has a minimum cut spacing 0.2 that is less than the cut layer minimum spacing 0.28. (line 1549) (TFCHK-072)
Warning: Layer 'MG' has a pitch 3.92 that does not match the recommended wire-to-via pitch 2.36. (TFCHK-049)
Warning: Layer 'LY' has a pitch 4.12 that does not match the recommended wire-to-via pitch 2.66. (TFCHK-049)
Warning: Layer 'E1' has a pitch 5.76 that does not match the recommended wire-to-via pitch 4.63. (TFCHK-049)
Warning: Layer 'MA' has a pitch 9.24 that does not match the recommended wire-to-via pitch 9.12. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.5 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MG' has a pitch 3.92 that does not match the doubled pitch 1 or tripled pitch 1.5. (TFCHK-050)
Warning: Layer 'LY' has a pitch 4.12 that does not match the doubled pitch 1.6 or tripled pitch 2.4. (TFCHK-050)
Warning: Layer 'E1' has a pitch 5.76 that does not match the doubled pitch 7.84 or tripled pitch 11.76. (TFCHK-050)
Warning: Layer 'MA' has a pitch 9.24 that does not match the doubled pitch 8.24 or tripled pitch 12.36. (TFCHK-050)
Technology file /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/astro/tf/ibm13_8lm_2thick_3rf.tf has been loaded successfully.
Warning: Reference Library Inconsistent With Main Library
Reference Library: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 (MWLIBP-300)
Warning: Inconsistent Data for Contact Code 15
        Main Library (CHIP)               |     Reference Library (iogpil_cmrf8sf_rvt_M2_3_3)
        Cut Layer       V1 (200, 200)     |     FT (1240, 4480)
        Lower Layer     M1 (180, 180)     |     LY (1000, 1000)
        Upper Layer     M2 (180, 180)     |     E1 (1000, 1000)  (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 16
        Main Library (CHIP)               |     Reference Library (iogpil_cmrf8sf_rvt_M2_3_3)
        Cut Layer       V2 (200, 200)     |     F1 (1240, 4480)
        Lower Layer     M2 (180, 180)     |     E1 (1260, 1260)
        Upper Layer     M3 (180, 180)     |     MA (1500, 1500)  (MWLIBP-324)
Error: Library 'CHIP' is an open library. (MWUI-006)
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db'
Warning: Conflict unit found: MW tech file power unit is pW; Main Library power unit is uW. (IFS-007)
Warning: /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db'
Loading db file '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db'
Loading db file '/homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db'
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/tapeout815/syn/netlist/SCPU_SRAM_8BIT_ALU_SPI_TOP.vg

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /homes/grad/jiafan0420/ECEN468/CPU_design/tapeout815/syn/netlist/SCPU_SRAM_8BIT_ALU_SPI_TOP.vg

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:02, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL' now...
Total number of cell instances: 2593
Total number of nets: 2855
Total number of ports: 32 (include 0 PG ports)
Total number of hierarchical cell instances: 3

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
Loading db file '/softwares/Common/synopsys/IC_compiler_vD-2010.03-SP2/libraries/syn/gtech.db'
Loading db file '/softwares/Common/synopsys/IC_compiler_vD-2010.03-SP2/libraries/syn/standard.sldb'
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: Cell FILL32TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL32TF orientation is set to the default. (PSYN-651)
Warning: Cell FILL64TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL64TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY1X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY1X4TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell TIEHITF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TIEHITF orientation is set to the default. (PSYN-651)
Warning: Cell TIELOTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TIELOTF orientation is set to the default. (PSYN-651)
Warning: Cell FILL1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL1TF orientation is set to the default. (PSYN-651)
Warning: Cell FILL2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL2TF orientation is set to the default. (PSYN-651)
Warning: Cell FILL4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL4TF orientation is set to the default. (PSYN-651)
Warning: Cell FILL8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL8TF orientation is set to the default. (PSYN-651)
Warning: Cell FILL16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell FILL16TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell RF1R1WX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell RF1R1WX1TF orientation is set to the default. (PSYN-651)
Warning: Cell RF2R1WX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell RF2R1WX1TF orientation is set to the default. (PSYN-651)
Warning: Cell RFRDX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell RFRDX1TF orientation is set to the default. (PSYN-651)
Warning: Cell RFRDX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell RFRDX2TF orientation is set to the default. (PSYN-651)
Warning: Cell RFRDX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell RFRDX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY1X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY1X1TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell DLY3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DLY3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell SMDFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SMDFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SMDFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SMDFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATXLTF orientation is set to the default. (PSYN-651)
Warning: Cell TLATX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATX1TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell TLATSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNXLTF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNX1TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SMDFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SMDFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SMDFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SMDFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell MDFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MDFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell MDFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MDFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell MDFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MDFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell MDFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MDFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFTRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFTRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFTRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFTRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFTRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFTRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFTRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFTRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFHQX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFHQX8TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRHQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRHQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRHQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRHQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRHQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRHQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFNSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFNSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFNSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFNSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFNSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFNSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFNSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFNSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFTRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFTRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFTRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFTRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFTRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFTRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFTRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFTRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SEDFFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SEDFFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFQXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFQXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFTRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFTRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFTRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFTRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFTRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFTRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFTRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFTRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell EDFFTRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell EDFFTRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell SDFFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell SDFFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFNSRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFNSRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFNSRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFNSRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFNSRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFNSRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFNSRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFNSRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFTRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFTRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFTRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFTRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFTRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFTRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFQX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFQX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFQX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFQX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFQX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFQX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFQXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFQXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRX1TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRX2TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFRX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFRX4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSXLTF orientation is set to the default. (PSYN-651)
Warning: Cell DFFSX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFSX1TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSIHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSIHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSIHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSIHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AHCSHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHCSHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AHCSHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHCSHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AHCSHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHCSHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AHCSHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHCSHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR42X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR42X1TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR42X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR42X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR42X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR42X4TF orientation is set to the default. (PSYN-651)
Warning: Cell DFFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell DFFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell ACHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ACHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AHHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AHHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AHHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AHHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AHHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSIHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSIHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AFCSIHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFCSIHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ACCSHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACCSHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell BMXX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BMXX4TF orientation is set to the default. (PSYN-651)
Warning: Cell BMXIX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BMXIX2TF orientation is set to the default. (PSYN-651)
Warning: Cell BMXIX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BMXIX4TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR22X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR22X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR22X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR22X4TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR32X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR32X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CMPR32X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CMPR32X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AFHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AFHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell AFHCONX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFHCONX2TF orientation is set to the default. (PSYN-651)
Warning: Cell AFHCONX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AFHCONX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ACHCINX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACHCINX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ACHCINX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ACHCINX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDHX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDHX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFHXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFHXLTF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFHX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFHX1TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFHX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFHX2TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDFHX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDFHX4TF orientation is set to the default. (PSYN-651)
Warning: Cell BENCX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BENCX1TF orientation is set to the default. (PSYN-651)
Warning: Cell BENCX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BENCX2TF orientation is set to the default. (PSYN-651)
Warning: Cell BENCX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BENCX4TF orientation is set to the default. (PSYN-651)
Warning: Cell BMXX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BMXX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX16TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX20TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX3TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX6TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX8TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX12TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX16TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNTSCAX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNTSCAX20TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDHXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDHXLTF orientation is set to the default. (PSYN-651)
Warning: Cell ADDHX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDHX1TF orientation is set to the default. (PSYN-651)
Warning: Cell ADDHX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ADDHX2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X12TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X3TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKMX2X12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKMX2X12TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX3TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX6TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX8TF orientation is set to the default. (PSYN-651)
Warning: Cell TLATNCAX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TLATNCAX12TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX3TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX6TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX8TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX12TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX16TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX20TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X3TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKAND2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKAND2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX3TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX6TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX8TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX12TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX16TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKBUFX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKBUFX20TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKINVX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKINVX1TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKXOR2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKXOR2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell XOR2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell XOR3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell XOR3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XOR3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell XNOR2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell XNOR2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OA21XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA21XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OA21X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA21X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OA21X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA21X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OA21X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA21X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OA22XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA22XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OA22X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA22X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OA22X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA22X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OA22X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OA22X4TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKXOR2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKXOR2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKXOR2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKXOR2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell CLKXOR2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell CLKXOR2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI32X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI32X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI32X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI32X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI32X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI32X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI33XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI33XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI33X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI33X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI33X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI33X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI33X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI33X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB1XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB1XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB1X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB1X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB1X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB1X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB1X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB1X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI2BB2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI2BB2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI221XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI221XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI221X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI221X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI221X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI221X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI221X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI221X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI222XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI222XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI222X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI222X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI222X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI222X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI222X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI222X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI31XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI31XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI31X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI31X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI31X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI31X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI31X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI31X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI32XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI32XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OR4X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4X8TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI21XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI21XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI21X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI21X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI21X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI21X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI21X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI21X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI211XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI211XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI211X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI211X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI211X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI211X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI211X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI211X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI22XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI22XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OAI22X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI22X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI22X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI22X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OAI22X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OAI22X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OR2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell OR2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell OR3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OR3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OR3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OR3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OR3X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3X6TF orientation is set to the default. (PSYN-651)
Warning: Cell OR3X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR3X8TF orientation is set to the default. (PSYN-651)
Warning: Cell OR4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OR4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OR4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OR4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell OR4X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR4X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BBXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BBXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BBX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BBX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BBX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BBX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4BBX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4BBX4TF orientation is set to the default. (PSYN-651)
Warning: Cell OR2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell OR2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell OR2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell OR2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell OR2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR4X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR4X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BBX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BBX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NOR3X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NOR3X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BX4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BBXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BBXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BBX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BBX1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4BBX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4BBX2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND4X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND4X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2BXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2BXLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2BX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2BX1TF orientation is set to the default. (PSYN-651)
Warning: Cell MX3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell MX3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MXI3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell NAND3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell NAND3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MX4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MXI4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell MXI4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MXI4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MX3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MX3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AO22XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO22XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AO22X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO22X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AO22X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO22X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AO22X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO22X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MX2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MX2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell MX2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell MX2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell MX2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell MX2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell MX4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell MX4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell MX4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell MX4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI33X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI33X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB1XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB1XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB1X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB1X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB1X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB1X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB1X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB1X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI2BB2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI2BB2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AO21XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO21XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AO21X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO21X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AO21X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO21X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AO21X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AO21X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI222X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI222X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI222X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI222X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI31XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI31XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI31X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI31X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI31X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI31X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI31X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI31X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI32XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI32XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI32X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI32X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI32X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI32X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI32X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI32X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI33XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI33XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI33X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI33X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI33X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI33X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI211X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI211X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI211X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI211X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI211X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI211X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI22XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI22XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI22X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI22X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI22X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI22X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI22X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI22X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI221XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI221XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI221X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI221X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI221X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI221X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI221X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI221X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI222XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI222XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI222X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI222X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AND3X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3X6TF orientation is set to the default. (PSYN-651)
Warning: Cell AND3X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3X8TF orientation is set to the default. (PSYN-651)
Warning: Cell AND4XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AND4X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AND4X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AND4X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AND4X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4X6TF orientation is set to the default. (PSYN-651)
Warning: Cell AND4X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND4X8TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI21XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI21XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AOI21X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI21X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI21X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI21X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI21X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI21X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AOI211XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AOI211XLTF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX16TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX20TF orientation is set to the default. (PSYN-651)
Warning: Cell HOLDX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell HOLDX1TF orientation is set to the default. (PSYN-651)
Warning: Cell AND2XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AND2X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AND2X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AND2X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2X4TF orientation is set to the default. (PSYN-651)
Warning: Cell AND2X6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2X6TF orientation is set to the default. (PSYN-651)
Warning: Cell AND2X8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND2X8TF orientation is set to the default. (PSYN-651)
Warning: Cell AND3XLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3XLTF orientation is set to the default. (PSYN-651)
Warning: Cell AND3X1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3X1TF orientation is set to the default. (PSYN-651)
Warning: Cell AND3X2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3X2TF orientation is set to the default. (PSYN-651)
Warning: Cell AND3X4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell AND3X4TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX6TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX8TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX12TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX16TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX20TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFXLTF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX1TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX3TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX6TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX8TF orientation is set to the default. (PSYN-651)
Warning: Cell TBUFX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell TBUFX12TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX2TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX3TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX4TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX6TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX6TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX8TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX8TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX12TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX12TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX16TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX16TF orientation is set to the default. (PSYN-651)
Warning: Cell BUFX20TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell BUFX20TF orientation is set to the default. (PSYN-651)
Warning: Cell INVXLTF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVXLTF orientation is set to the default. (PSYN-651)
Warning: Cell INVX1TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX1TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX2TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX2TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX3TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX3TF orientation is set to the default. (PSYN-651)
Warning: Cell INVX4TF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell INVX4TF orientation is set to the default. (PSYN-651)
Warning: Cell POSC4 has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POSC4 orientation is set to the default. (PSYN-651)
Warning: Cell POSC3 has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POSC3 orientation is set to the default. (PSYN-651)
Warning: Cell POSC2 has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POSC2 orientation is set to the default. (PSYN-651)
Warning: Cell POSC1 has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POSC1 orientation is set to the default. (PSYN-651)
Warning: Cell PBAREWIRE has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBAREWIRE orientation is set to the default. (PSYN-651)
Warning: Cell PANALOG has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PANALOG orientation is set to the default. (PSYN-651)
Warning: Cell PAVSS has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PAVSS orientation is set to the default. (PSYN-651)
Warning: Cell PAVDD has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PAVDD orientation is set to the default. (PSYN-651)
Warning: Cell PVDD has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PVDD orientation is set to the default. (PSYN-651)
Warning: Cell PVSS has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PVSS orientation is set to the default. (PSYN-651)
Warning: Cell PDVDD has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PDVDD orientation is set to the default. (PSYN-651)
Warning: Cell PDVSS has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PDVSS orientation is set to the default. (PSYN-651)
Warning: Cell POCT8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT8C orientation is set to the default. (PSYN-651)
Warning: Cell POCT8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT8B orientation is set to the default. (PSYN-651)
Warning: Cell POCT8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT8A orientation is set to the default. (PSYN-651)
Warning: Cell POCT4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT4C orientation is set to the default. (PSYN-651)
Warning: Cell POCT4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT4A orientation is set to the default. (PSYN-651)
Warning: Cell POCT2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT2C orientation is set to the default. (PSYN-651)
Warning: Cell POCT2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT2A orientation is set to the default. (PSYN-651)
Warning: Cell POCT24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT24C orientation is set to the default. (PSYN-651)
Warning: Cell POCT24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT24B orientation is set to the default. (PSYN-651)
Warning: Cell POCT24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT24A orientation is set to the default. (PSYN-651)
Warning: Cell POCT16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT16C orientation is set to the default. (PSYN-651)
Warning: Cell POCT16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT16B orientation is set to the default. (PSYN-651)
Warning: Cell POCT16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT16A orientation is set to the default. (PSYN-651)
Warning: Cell POCT12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT12C orientation is set to the default. (PSYN-651)
Warning: Cell POCT12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT12B orientation is set to the default. (PSYN-651)
Warning: Cell POCT12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POCT12A orientation is set to the default. (PSYN-651)
Warning: Cell POOD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD8C orientation is set to the default. (PSYN-651)
Warning: Cell POOD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD8B orientation is set to the default. (PSYN-651)
Warning: Cell POOD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD8A orientation is set to the default. (PSYN-651)
Warning: Cell POOD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD4C orientation is set to the default. (PSYN-651)
Warning: Cell POOD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD4A orientation is set to the default. (PSYN-651)
Warning: Cell POOD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD2C orientation is set to the default. (PSYN-651)
Warning: Cell POOD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD2A orientation is set to the default. (PSYN-651)
Warning: Cell POOD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD24C orientation is set to the default. (PSYN-651)
Warning: Cell POOD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD24B orientation is set to the default. (PSYN-651)
Warning: Cell POOD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD24A orientation is set to the default. (PSYN-651)
Warning: Cell POOD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD16C orientation is set to the default. (PSYN-651)
Warning: Cell POOD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD16B orientation is set to the default. (PSYN-651)
Warning: Cell POOD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD16A orientation is set to the default. (PSYN-651)
Warning: Cell POOD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD12C orientation is set to the default. (PSYN-651)
Warning: Cell POOD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD12B orientation is set to the default. (PSYN-651)
Warning: Cell POOD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOD12A orientation is set to the default. (PSYN-651)
Warning: Cell POOC8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC8C orientation is set to the default. (PSYN-651)
Warning: Cell POOC8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC8B orientation is set to the default. (PSYN-651)
Warning: Cell POOC8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC8A orientation is set to the default. (PSYN-651)
Warning: Cell POOC4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC4C orientation is set to the default. (PSYN-651)
Warning: Cell POOC4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC4A orientation is set to the default. (PSYN-651)
Warning: Cell POOC2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC2C orientation is set to the default. (PSYN-651)
Warning: Cell POOC2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC2A orientation is set to the default. (PSYN-651)
Warning: Cell POOC24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC24C orientation is set to the default. (PSYN-651)
Warning: Cell POOC24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC24B orientation is set to the default. (PSYN-651)
Warning: Cell POOC24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC24A orientation is set to the default. (PSYN-651)
Warning: Cell POOC16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC16C orientation is set to the default. (PSYN-651)
Warning: Cell POOC16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC16B orientation is set to the default. (PSYN-651)
Warning: Cell POOC16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC16A orientation is set to the default. (PSYN-651)
Warning: Cell POOC12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC12C orientation is set to the default. (PSYN-651)
Warning: Cell POOC12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC12B orientation is set to the default. (PSYN-651)
Warning: Cell POOC12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POOC12A orientation is set to the default. (PSYN-651)
Warning: Cell POC8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC8C orientation is set to the default. (PSYN-651)
Warning: Cell POC8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC8B orientation is set to the default. (PSYN-651)
Warning: Cell POC8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC8A orientation is set to the default. (PSYN-651)
Warning: Cell POC4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC4C orientation is set to the default. (PSYN-651)
Warning: Cell POC4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC4A orientation is set to the default. (PSYN-651)
Warning: Cell POC2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC2C orientation is set to the default. (PSYN-651)
Warning: Cell POC2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC2A orientation is set to the default. (PSYN-651)
Warning: Cell POC24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC24C orientation is set to the default. (PSYN-651)
Warning: Cell POC24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC24B orientation is set to the default. (PSYN-651)
Warning: Cell POC24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC24A orientation is set to the default. (PSYN-651)
Warning: Cell POC16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC16C orientation is set to the default. (PSYN-651)
Warning: Cell POC16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC16B orientation is set to the default. (PSYN-651)
Warning: Cell POC16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC16A orientation is set to the default. (PSYN-651)
Warning: Cell POC12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC12C orientation is set to the default. (PSYN-651)
Warning: Cell POC12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC12B orientation is set to the default. (PSYN-651)
Warning: Cell POC12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell POC12A orientation is set to the default. (PSYN-651)
Warning: Cell PICU has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PICU orientation is set to the default. (PSYN-651)
Warning: Cell PICSU has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PICSU orientation is set to the default. (PSYN-651)
Warning: Cell PICSD has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PICSD orientation is set to the default. (PSYN-651)
Warning: Cell PICD has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PICD orientation is set to the default. (PSYN-651)
Warning: Cell PICS has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PICS orientation is set to the default. (PSYN-651)
Warning: Cell PIC has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PIC orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTU12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTU12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTU12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTU12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOCU12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOCU12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOCU12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOCU12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCTD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCTD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCTD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCTD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSODD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSODD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCODD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCODD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSCT12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSCT12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCCT12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCCT12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOD12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOD12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCSOC12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCSOC12A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC8C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC8C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC8B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC8B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC8A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC8A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC4C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC4C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC4A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC4A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC2C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC2C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC2A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC2A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC24C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC24C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC24B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC24B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC24A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC24A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC16C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC16C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC16B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC16B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC16A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC16A orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC12C has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC12C orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC12B has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC12B orientation is set to the default. (PSYN-651)
Warning: Cell PBCOC12A has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PBCOC12A orientation is set to the default. (PSYN-651)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Load global CTS reference options from NID to stack
Using operating conditions 'ss_1p08v_125c' found in library 'RA1SHD_IBM512X8'.
Using operating conditions 'ff_1p32v_m40c' found in library 'RA1SHD_IBM512X8'.
 Info: hierarchy_separator was changed to /

Reading SDC version 1.8...
Using operating conditions 'ss_1p08v_125c' found in library 'RA1SHD_IBM512X8'.
Using operating conditions 'ff_1p32v_m40c' found in library 'RA1SHD_IBM512X8'.
Warning: Constraint 'set_wire_load_mode' is not supported by icc_shell. (SDC-3)
Warning: Constraint 'set_wire_load_model' is not supported by icc_shell. (SDC-3)
Current design is 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Current design is 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_wire_load_mode' constraint. (SDC-4)
Information: Ignored 1 unsupported 'set_wire_load_model' constraint. (SDC-4)
 Info: hierarchy_separator was changed to /
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named design_setup. (UIG-5)
1
icc_shell> source  ${script_path}/create_phy_cell.tcl
Warning: Cell PCORNER has no orientation; check FRAM library library /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3 cell symmetry.  (PSYN-650)
Warning: Cell PCORNER orientation is set to the default. (PSYN-651)
Creating cell 'cornerLL' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'cornerLR' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'cornerUL' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'cornerUR' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vdd1' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vdd2' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vdd3' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vdd4' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vss1' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vss2' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vss3' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Creating cell 'core_vss4' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
icc_shell> read_pin_pad_physical_constraints ./io.tdf
1
icc_shell> initialize_floorplan -start_first_row -flip_first_row -left_io2core 130 -bottom_io2core 200 -right_io2core 130 -top_io2core 200
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
44 pads are constrained in TDF table
There are 40 IO pads 4 corner pads in total
Start to create wire tracks ...
Start to place pads/pins ...
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.
Right core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Pad Limited detected in Bottom/Top sides.
Enlarge core width to 470 by 176.8
Pad Limited detected in Left/Right sides.
Enlarge core height to 330 by 38.4
Core aspect ratio adjusted to 0.697
Core Utilization adjusted to 0.391
Pad limited detected. Try fixed die size floor plan ...
Start to create wire tracks ...
Start to place pads/pins ...
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Pad Limited detected in Left/Right sides.
Enlarge core height to 330 by 2.4
Core aspect ratio adjusted to 0.697
Core Utilization adjusted to 0.391
Pad limited detected. Try fixed die size floor plan ...
Start to create wire tracks ...
Start to place pads/pins ...
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Pad Limited detected in Left/Right sides.
Enlarge core height to 330 by 2.4
Core aspect ratio adjusted to 0.697
Core Utilization adjusted to 0.391
Pad limited detected. Try fixed die size floor plan ...
Start to create wire tracks ...
Start to place pads/pins ...
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Pad Limited detected in Left/Right sides.
Enlarge core height to 330 by 2.4
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance scpu_ctrl_spi\/put\/spi_state_reg[1] is not completely placed inside top block SCPU_SRAM_8BIT_ALU_SPI_TOP (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Number of terminals created: 96.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name                         Original Ports
SCPU_SRAM_8BIT_ALU_SPI_TOP               96
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.391
        Number Of Rows = 91
        Core Width = 470
        Core Height = 330
        Aspect Ratio = 0.697
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> insert_pad_filler -cell {PFILLH PFILLQ PFILL1} -overlap_cell {PFILL1}
Hierarchical pad insertion...
.... total of 0 pad filler inserted
icc_shell> write_floorplan ${icc_rpt_dir}/floorplan.rpt
Warning: Extra braces will be added for number list returned from get_attribute. (MWUI-041)
Warning: Extra braces will be added for number list returned from get_attribute. (MWUI-041)
1
icc_shell> write_physical_constraints -output ${icc_rpt_dir}/floorplan_ctr.rpt
WARNING: This command is not recommended and will be obsolete in 2010.12 release. Please use write_floorplan command.
Info: output rectangular core area.
Info: output location of 32 ports.
Info: output location of 32 IO pad cells.
Info: output location of 1 macro instances.
Info: output 0 placement blockages.
Output 0 voltage areas.
1
icc_shell> save_mw_cel  -design "${my_design}"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL;1. (UIG-5)
1
icc_shell> save_mw_cel  -design "${my_design}" -as "die_init"
Information: Saved design named die_init. (UIG-5)
1
icc_shell> remove_track -all
1
icc_shell> source ${script_path}/renew_track.tcl
Error: could not open script file "../script815/renew_track.tcl" (CMD-015)
icc_shell> report_track
1
icc_shell> remove_track -all
1
icc_shell> source ${script_path}/renew_track.tcl
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
Warning: Direction is not specified. Using the layer preferred direction. (MWUI-125)
Warning: Coordinate value is not specified. Defaulting to the left or bottom coordinate of the track's bounding box. (MWUI-126)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (MWUI-127)
****************************************
Report track
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:15:17 2016
****************************************
Layer          Direction     Start         Tracks    Pitch          Attr
------------------------------------------------------------------------
Attributes :
         usr : User defined
         def : DEF defined

M1                 Y         0.100          6120      0.200          usr
M2                 X         0.100          6120      0.200          usr
M3                 Y         0.100          6120      0.200          usr
MQ                 X         0.100          6120      0.200          usr
MG                 Y         0.100          6120      0.200          usr
LY                 X         0.100          6120      0.200          usr
E1                 Y         0.100          6120      0.200          usr
MA                 X         0.100          6120      0.200          usr
1
icc_shell> report_track
****************************************
Report track
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:15:17 2016
****************************************
Layer          Direction     Start         Tracks    Pitch          Attr
------------------------------------------------------------------------
Attributes :
         usr : User defined
         def : DEF defined

M1                 Y         0.100          6120      0.200          usr
M2                 X         0.100          6120      0.200          usr
M3                 Y         0.100          6120      0.200          usr
MQ                 X         0.100          6120      0.200          usr
MG                 Y         0.100          6120      0.200          usr
LY                 X         0.100          6120      0.200          usr
E1                 Y         0.100          6120      0.200          usr
MA                 X         0.100          6120      0.200          usr
1
icc_shell> create_fp_placement
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Auto detecting hierarchy nodes for grouping ...
block scpu_ctrl_spi\/uut
block scpu_ctrl_spi\/ALU_01
Above hierarchy nodes are selected for grouping
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 2560 (fixed = 0)
Num macros  cells  = 1 (fixed = 0)
Num IOs     cells  = 44
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
A macro with most pins (30) is sram
Num non-zero wt nets = 2855
Num     zero wt nets = 0
A net with highest fanout (311) is I_CLK
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
   1 macro to place
  0 blocks freed
coarse place 75% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version    : D-2010.03-ICC-SP2
Date       : Mon Aug  1 03:15:45 2016
*********************************************

Total wirelength: 176076.78
Number of 100x100 tracks cell density regions: 88
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 103.43% (at 651 447 690 483)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal Input Checking ...
Reference Point: Lower Left-hand corner of Core Base Array
  0 blocks freed
  0 bytes freed
Checking successful.
End Overlap Removal Input Checking
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
*********************************
 Mon Aug  1 03:15:45 2016
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Running Mode = cellSpacing(-1.00)
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    44 IO pads and 96 IO pins
    2560 placeable cells
    0 cover cells
    140 IO cells/pins
    1 fixed core/macro cells
    2701 cell instances
    2855 nets
  Sorting cells, nets, pins ...
    net pin threshold = 17
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    region mode: (opt netlist) free-style
    5 hard placement blockages
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    51 nets have positive weight
    average positive net weight (>=2) = 2.1
    positive net weight range = [2, 3]
    standard deviation of net weight = 0.24
    1 net(s) treated as CLOCK for clustering
    1 clock nets, 309 clocked instances (12.07%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      20397       89045
    processing 28 pins of 1 hard macros ...
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 133 row segments
    RowArea1 = total row area = 153972.00 micron^2
    RowArea2 = RowArea1 - macros = 128224.80 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 128224.80 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 125969.76 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 125969.76 micron^2
    RowArea6 = RowArea5 - soft blockages = 125969.76 micron^2
    RowArea7 = RowArea6 - misc unusable area = 125969.76 micron^2
    2560 placeable standard cells in 29371.68 micron^2
    1 nonplaceable cells/macros in 30892.10 micron^2
    140 IO pads cells/pins in 965275.78 micron^2
    cell/row utilization of array <unit> = 23.32%
    max local area utilization set to be 84.66%
    Initialization Time: 0 seconds.
    PR summary UTIL CHECKPOINT #2309

Starting ECO Placement ...
    no cell outside core area to be placed
    566 cells overlap in focus area
    Constructing block tree ...
        [1][2][3][4][5][6][7][8]
        Block Tree Time: 0 seconds
Before Overlap Removal:
        horizontal bboxLength = 97988 (micron)
        vertical   bboxLength = 72921 (micron)
        total      bboxLength = 170909 (micron)
        average length per net = 59.86 (micron)
    2555 off-row cell instance(s) for local search ...
    2484 instance(s) placed successfully
after local window search:
        horizontal bboxLength = 98072 (micron)
        vertical   bboxLength = 73342 (micron)
        total      bboxLength = 171414 (micron)
        average length per net = 60.04 (micron)
    Global Placement Time:      0 seconds.

Starting Area-based Overlap Removal ...
    reason:
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 14 down to 0
      placement of 1338 cells are changed (76 moved, 1297 rotated)
    overlaps removal finished
    Overlap Removal Time:       0 seconds.

Starting Detailed Optimization ...
    2560 cell instances are ECO movable
        horizontal bboxLength (wireLength) = 98064 (114459) (micron)
        vertical   bboxLength (wireLength) = 73420 (87241) (micron)
        total      bboxLength (wireLength) = 171484 (201700) (micron)
        average length per net = 60.06 (70.65) (micron)
        Weighted Improvement (F) = 2433.23
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 25.61
        Weighted Improvement (S-II) = 0.00
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
        Weighted Improvement (F) = 0.00
        Total Weighted Improvement (F) = 2458.84
        Total Weighted Improvement (M) = 0.00
        Total Weighted Improvement (S-I) = 0.00
        Total Weighted Improvement (S-II) = 0.00
        Total Weighted Improvement (all)  = 2458.84
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 2560 cells in core area are changed
            2560 cells moved, 1830 cells rotated
            max displaced cell instance = scpu_ctrl_spi\/uut/U305
            Total movement: manhattan(totalX, totalY) 3402(895, 2507) (micron)
            Max displacement: manhattan: 10, X: 8, Y: 5.
            Average displacement: (against all cells)1.3, (against moved cells)1.3
    DB Update Time:     0 seconds.

Reporting placement quality ...
        @@@ horizontal bboxLength (wireLength) = 95807 (112008) (micron)
        @@@ vertical   bboxLength (wireLength) = 73420 (87241) (micron)
        @@@ total      bboxLength (wireLength) = 169227 (199249) (micron)
        @@@ average length per net = 59.27 (69.79) (micron)
        No placement map created
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:00
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Completed Overlap Removal.
1
icc_shell> set_keepout_margin  -type hard -all_macros -outer {20.0 20.0 20.0 20.0}
1
icc_shell> set_dont_touch_placement [all_macro_cells]
icc_shell> create_fp_placement -incremental all
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Auto detecting hierarchy nodes for grouping ...
block scpu_ctrl_spi\/uut
block scpu_ctrl_spi\/ALU_01
Above hierarchy nodes are selected for grouping
1 macro cells have user defined keepout margin.
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 2560 (fixed = 0)
Num macros  cells  = 1 (fixed = 1)
Num IOs     cells  = 44
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
A macro with most pins (30) is sram
Num non-zero wt nets = 2855
Num     zero wt nets = 0
A net with highest fanout (311) is I_CLK
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version    : D-2010.03-ICC-SP2
Date       : Mon Aug  1 03:18:49 2016
*********************************************

Total wirelength: 170769.87
Number of 100x100 tracks cell density regions: 88
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 100.00% (at 651 556 690 592)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal Input Checking ...
Reference Point: Lower Left-hand corner of Core Base Array
  0 blocks freed
  0 bytes freed
Checking successful.
End Overlap Removal Input Checking
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
*********************************
 Mon Aug  1 03:18:49 2016
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Running Mode = cellSpacing(-1.00)
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    44 IO pads and 96 IO pins
    2560 placeable cells
    0 cover cells
    140 IO cells/pins
    1 fixed core/macro cells
    2701 cell instances
    2855 nets
  Sorting cells, nets, pins ...
    net pin threshold = 17
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    region mode: (opt netlist) free-style
    5 hard placement blockages
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    51 nets have positive weight
    average positive net weight (>=2) = 2.1
    positive net weight range = [2, 3]
    standard deviation of net weight = 0.24
    1 net(s) treated as CLOCK for clustering
    1 clock nets, 309 clocked instances (12.07%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      20397       89045
    processing 28 pins of 1 hard macros ...
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 91 row segments
    RowArea1 = total row area = 153972.00 micron^2
    RowArea2 = RowArea1 - macros = 128224.80 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 128224.80 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 116923.68 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 116923.68 micron^2
    RowArea6 = RowArea5 - soft blockages = 116923.68 micron^2
    RowArea7 = RowArea6 - misc unusable area = 116923.68 micron^2
    2560 placeable standard cells in 29371.68 micron^2
    1 nonplaceable cells/macros in 30892.10 micron^2
    140 IO pads cells/pins in 965275.78 micron^2
    cell/row utilization of array <unit> = 25.12%
    max local area utilization set to be 85.02%
    Initialization Time: 0 seconds.
    PR summary UTIL CHECKPOINT #2313

Starting ECO Placement ...
    no cell outside core area to be placed
    647 cells overlap in focus area
    Constructing block tree ...
        [1][2][3][4][5][6][7][8]
        Block Tree Time: 0 seconds
Before Overlap Removal:
        horizontal bboxLength = 93044 (micron)
        vertical   bboxLength = 72575 (micron)
        total      bboxLength = 165620 (micron)
        average length per net = 58.01 (micron)
    2550 off-row cell instance(s) for local search ...
    2550 instance(s) placed successfully
after local window search:
        horizontal bboxLength = 93152 (micron)
        vertical   bboxLength = 73063 (micron)
        total      bboxLength = 166215 (micron)
        average length per net = 58.22 (micron)
    Global Placement Time:      0 seconds.

Starting Area-based Overlap Removal ...
    reason:
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
      placement of 1249 cells are changed (10 moved, 1244 rotated)
    overlaps removal finished
    Overlap Removal Time:       0 seconds.

Starting Detailed Optimization ...
    2560 cell instances are ECO movable
        horizontal bboxLength (wireLength) = 94152 (110224) (micron)
        vertical   bboxLength (wireLength) = 73079 (86403) (micron)
        total      bboxLength (wireLength) = 167231 (196627) (micron)
        average length per net = 58.57 (68.87) (micron)
        Weighted Improvement (F) = 1494.14
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 21.36
        Weighted Improvement (S-II) = 0.00
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
        Weighted Improvement (F) = 0.00
        Total Weighted Improvement (F) = 1515.50
        Total Weighted Improvement (M) = 0.00
        Total Weighted Improvement (S-I) = 0.00
        Total Weighted Improvement (S-II) = 0.00
        Total Weighted Improvement (all)  = 1515.50
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 2560 cells in core area are changed
            2560 cells moved, 1449 cells rotated
            max displaced cell instance = scpu_ctrl_spi\/uut/U300
            Total movement: manhattan(totalX, totalY) 3296(933, 2363) (micron)
            Max displacement: manhattan: 10, X: 8, Y: 3.
            Average displacement: (against all cells)1.3, (against moved cells)1.3
    DB Update Time:     0 seconds.

Reporting placement quality ...
        @@@ horizontal bboxLength (wireLength) = 92743 (108716) (micron)
        @@@ vertical   bboxLength (wireLength) = 73079 (86403) (micron)
        @@@ total      bboxLength (wireLength) = 165822 (195119) (micron)
        @@@ average length per net = 58.08 (68.34) (micron)
        No placement map created
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:00
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Completed Overlap Removal.
1
icc_shell> report_congestion -grc_based
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Load global CTS reference options from NID to stack
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ...
[Init] Elapsed real time: 0:00:00
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Init] Total (MB): Used    0  Alloctr    0  Proc  913
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MA
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   12  Alloctr   12  Proc    0
[End of Read DB] Total (MB): Used   12  Alloctr   13  Proc  913
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1224.00,1224.00)
Number of routing layers = 8
layer M1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer M2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer M3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.50
layer MQ, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer MG, dir Hor, min width = 0.40, min space = 0.40 pitch = 3.92
layer LY, dir Ver, min width = 0.60, min space = 0.60 pitch = 4.12
layer E1, dir Hor, min width = 1.50, min space = 2.00 pitch = 5.76
layer MA, dir Ver, min width = 4.00, min space = 5.00 pitch = 9.24
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0
[End of Build Tech Data] Total (MB): Used   14  Alloctr   14  Proc  913
Net statistics:
Total number of nets     = 2855
Number of nets to route  = 2823
32 nets are fully connected,
 of which 32 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build All Nets] Total (MB): Used   14  Alloctr   15  Proc  913
Average gCell capacity  5.10     on layer (1)    M1
Average gCell capacity  6.02     on layer (2)    M2
Average gCell capacity  6.00     on layer (3)    M3
Average gCell capacity  3.19     on layer (4)    MQ
Average gCell capacity  3.18     on layer (5)    MG
Average gCell capacity  2.12     on layer (6)    LY
Average gCell capacity  0.70     on layer (7)    E1
Average gCell capacity  0.28     on layer (8)    MA
Average number of tracks per gCell 18.01         on layer (1)    M1
Average number of tracks per gCell 18.01         on layer (2)    M2
Average number of tracks per gCell 18.01         on layer (3)    M3
Average number of tracks per gCell 9.01  on layer (4)    MQ
Average number of tracks per gCell 9.01  on layer (5)    MG
Average number of tracks per gCell 6.01  on layer (6)    LY
Average number of tracks per gCell 2.01  on layer (7)    E1
Average number of tracks per gCell 0.81  on layer (8)    MA
Number of gCells = 231200
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build Congestion map] Total (MB): Used   14  Alloctr   15  Proc  913
Total stats:
[End of Build Data] Elapsed real time: 0:00:00
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    0
[End of Build Data] Total (MB): Used   14  Alloctr   15  Proc  913
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0
[End of Initial Routing] Total (MB): Used   16  Alloctr   17  Proc  913
Initial. Routing result:
Initial. Both Dirs: Overflow =    39 Max = 1 GRCs =    64 (0.11%)
Initial. H routing: Overflow =    15 Max = 1 (GRCs = 12) GRCs =    20 (0.07%)
Initial. V routing: Overflow =    23 Max = 1 (GRCs =  6) GRCs =    44 (0.15%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  7) GRCs =     9 (0.03%)
Initial. M2         Overflow =    23 Max = 1 (GRCs =  6) GRCs =    44 (0.15%)
Initial. M3         Overflow =     7 Max = 1 (GRCs =  5) GRCs =    11 (0.04%)
Initial. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 187197.66
Initial. Layer M1 wire length = 17405.50
Initial. Layer M2 wire length = 78624.41
Initial. Layer M3 wire length = 83278.06
Initial. Layer MQ wire length = 6938.73
Initial. Layer MG wire length = 950.96
Initial. Layer LY wire length = 0.00
Initial. Layer E1 wire length = 0.00
Initial. Layer MA wire length = 0.00
Initial. Total Number of Contacts = 16732
Initial. Via via1 count = 9665
Initial. Via via2 count = 6918
Initial. Via via3 count = 128
Initial. Via via4 count = 21
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase1 Routing] Total (MB): Used   16  Alloctr   17  Proc  913
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     3 (0.01%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  1) GRCs =     3 (0.01%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  1) GRCs =     3 (0.01%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 187174.56
phase1. Layer M1 wire length = 17469.14
phase1. Layer M2 wire length = 77016.81
phase1. Layer M3 wire length = 83146.08
phase1. Layer MQ wire length = 8591.58
phase1. Layer MG wire length = 950.96
phase1. Layer LY wire length = 0.00
phase1. Layer E1 wire length = 0.00
phase1. Layer MA wire length = 0.00
phase1. Total Number of Contacts = 16802
phase1. Via via1 count = 9668
phase1. Via via2 count = 6933
phase1. Via via3 count = 180
phase1. Via via4 count = 21
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0
[End of Whole Chip Routing] Total (MB): Used   16  Alloctr   17  Proc  913

Congestion utilization per direction:
Average vertical track utilization   =  6.09 %
Peak    vertical track utilization   = 69.70 %
Average horizontal track utilization =  4.11 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr   -1  Proc    0
[GR: Done] Total (MB): Used   16  Alloctr   17  Proc  913
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   16  Alloctr   16  Proc    0
[GR: Done] Total (MB): Used   16  Alloctr   17  Proc  913
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used 17592186044400  Alloctr 17592186044400  Proc    0
[DBOUT] Total (MB): Used    0  Alloctr    1  Proc  913
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Global Routing] Total (MB): Used    0  Alloctr    1  Proc  913

Information: Reporting global route congestion data from Milkyway...

There are 28900 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  1 GRCs with overflow: 1 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {553400 717000 560600 724200}: H routing capacity/demand =  29/30 (occupy rate = 1.03), V routing capacity/demand =  34/34 (occupy rate = 1.00) with overflow 1
 GRC {661400 810600 668600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {654200 810600 661400 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {647000 810600 654200 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {639800 810600 647000 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  33/33 (occupy rate = 1.00)
 GRC {632600 810600 639800 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {625400 810600 632600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {618200 810600 625400 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {611000 810600 618200 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {603800 810600 611000 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00), V routing capacity/demand =  33/33 (occupy rate = 1.00)

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {553400 717000 560600 724200}: H routing capacity/demand =  29/30 (occupy rate = 1.03) with overflow 1
 GRC {661400 810600 668600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {654200 810600 661400 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {647000 810600 654200 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {639800 810600 647000 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {632600 810600 639800 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {625400 810600 632600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {618200 810600 625400 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {611000 810600 618200 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {603800 810600 611000 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {661400 810600 668600 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {654200 810600 661400 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {647000 810600 654200 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {639800 810600 647000 817800}: V routing capacity/demand =  33/33 (occupy rate = 1.00)
 GRC {632600 810600 639800 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {625400 810600 632600 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {618200 810600 625400 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {611000 810600 618200 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)
 GRC {603800 810600 611000 817800}: V routing capacity/demand =  33/33 (occupy rate = 1.00)
 GRC {596600 810600 603800 817800}: V routing capacity/demand =  34/34 (occupy rate = 1.00)

1
icc_shell> save_mw_cel  -design "${my_design}"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
1
icc_shell> save_mw_cel  -design "${my_design}" -as "before_pns"
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named before_pns. (UIG-5)
1
icc_shell> derive_pg_connection -power_net {VDD} -ground_net {VSS} -power_pin {VDD} -ground_pin {VSS}
begin derive_pg_connection...
--- connected 2565 power ports and 2565 ground ports
Information: PG PORT PUNCHING: Number of ports connected:                5130 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  5130 (MW-339)
1
icc_shell> derive_pg_connection -power_net {DVDD} -ground_net {DVSS} -power_pin {DVDD} -ground_pin {DVSS}
begin derive_pg_connection...
--- connected 0 power ports and 0 ground ports
1
icc_shell> set_fp_rail_constraints -add_layer  -layer E1 -direction horizontal -max_strap 20 -min_strap 10 -max_width 4 -min_width 4 -spacing minimum
1
icc_shell> set_fp_rail_constraints -add_layer  -layer LY -direction vertical -max_strap 20 -min_strap 10 -max_width 4 -min_width 4 -spacing minimum
1
icc_shell> set_fp_rail_constraints  -set_ring  -nets  {VDD VSS VDD VSS VDD VSS}  -horizontal_ring_layer { E1 } -vertical_ring_layer { MA } -ring_offset 9 -extend_strap core_ring
1
icc_shell> set_fp_rail_constraints -set_global -no_routing_over_hard_macros
1
icc_shell> set_fp_block_ring_constraints -add -horizontal_layer M3 -horizontal_width 4 -horizontal_offset 1 -vertical_layer M2 -vertical_width 4.000 -vertical_offset 1 -block_type master  -block ${sram_db_name} -net  {VDD VSS}
1
icc_shell> synthesize_fp_rail  -nets {VDD VSS} -voltage_supply 1.2 -synthesize_power_plan -power_budget 50
Geometry mapping begins.
Removing all the files with the prefix SCPU_SRAM_8BIT_ALU_SPI_TOP in the directory ./pna_output
Parasitics Operating Condition is max
Using [5 x 5] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [5 x 5] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [5 x 5] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for MQ
Using [2 x 2] Fat Wire Table for LY
Using [4 x 4] Fat Wire Table for MG
Using [7 x 7] Fat Wire Table for E1

TLU+ File = /disk/amsc/IBM_PDK/cmrf8sf/digital/tech/cmos8rf_synopsys_20100416/synopsys/v.20100416/tluplus/cmos8rf_8MA_32_FuncCmax.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ...
INFO: Layer "PC" (poly) exists in the MW-tech but not in both the mapping and the ITF file
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ...
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ...
[ Passed! ]
----------------- Check Ends ------------------

TLU+ File = /disk/amsc/IBM_PDK/cmrf8sf/digital/tech/cmos8rf_synopsys_20100416/synopsys/v.20100416/tluplus/cmos8rf_8MA_32_FuncCmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ...
INFO: Layer "PC" (poly) exists in the MW-tech but not in both the mapping and the ITF file
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ...
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ...
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
EKL: layer poly has pitch<width+spacing, forced pitch=width+spacing
Info: raw tluplus is detected
Info: raw tluplus is detected
Getting the info of via resistance from TLU+ model
via resistance of default area is used for layer 19
via resistance of default area is used for layer 19
lower mask id 0, upper mask id 1, via layer 14, resistivity 20.000000
via resistance of default area is used for layer 20
lower mask id 1, upper mask id 2, via layer 16, resistivity 6.000000
lower mask id 2, upper mask id 3, via layer 18, resistivity 6.000000
lower mask id 4, upper mask id 5, via layer 33, resistivity 3.000000
lower mask id 3, upper mask id 4, via layer 35, resistivity 3.000000
lower mask id 6, upper mask id 7, via layer 84, resistivity 3.000000
lower mask id 5, upper mask id 6, via layer 86, resistivity 3.000000
lower mask id 7, upper mask id 8, via layer 128, resistivity 3.000000
EKL: max metal layer: 8  max back metal layer: 0
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Geometry mapping took     0.06 seconds

Name of design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Number of cell instance masters in the library : 129
Number of cell instances in the design : 2605
Power Network Synthesis Begins ...
Target IR drop : 120.000 mV
Processing net VDD ...
Average power dissipation in SCPU_SRAM_8BIT_ALU_SPI_TOP :    50.00 mW
Power supply voltage :     1.20 V
Average current in SCPU_SRAM_8BIT_ALU_SPI_TOP :    41.67 mA
EKL: layer 7, width 27.140 > max tlu+ tab range
EKL: layer 7, width 27.140 > max tlu+ tab range
EKL: layer 7, width 8.000 > max tlu+ tab range
EKL: layer 7, width 8.000 > max tlu+ tab range
EKL: layer 6, width 4.000 > max tlu+ tab range
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
95 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 13x13 straps
Number of power pads reaching to the power ports of the leaf cells or blocks: 4
Total assigned virtual connection port current is 20.307717
Total assigned connected port current is 21.358948
Total assigned current is 41.666665
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell core_vdd1 at (0.000 466.000) Supplies   12.61 mA Current (30.27%)
Pad Cell core_vdd3 at (977.000 247.000) Supplies   11.23 mA Current (26.95%)
Pad Cell core_vdd2 at (247.000 977.000) Supplies    9.24 mA Current (22.17%)
Pad Cell core_vdd4 at (247.000 0.000) Supplies    8.58 mA Current (20.60%)
Total Current from Pad Cells:   41.67 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in SCPU_SRAM_8BIT_ALU_SPI_TOP : 8.75 mV
Maximum current in SCPU_SRAM_8BIT_ALU_SPI_TOP : 12.615 mA
Maximum EM of wires in SCPU_SRAM_8BIT_ALU_SPI_TOP : 1.306567e+01 A/cm, layer MA
Maximum EM of vias in SCPU_SRAM_8BIT_ALU_SPI_TOP : 1.214460e+05 A/cm_square, layer V2
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is   8.753 mV
Processing net VSS ...
Average power dissipation in SCPU_SRAM_8BIT_ALU_SPI_TOP :    50.00 mW
Power supply voltage :     1.20 V
Average current in SCPU_SRAM_8BIT_ALU_SPI_TOP :    41.67 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 4
Total assigned virtual connection port current is 20.307717
Total assigned connected port current is 21.358948
Total assigned current is 41.666665
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell core_vss1 at (0.000 612.000) Supplies   10.65 mA Current (25.55%)
Pad Cell core_vss3 at (977.000 393.000) Supplies   10.62 mA Current (25.50%)
Pad Cell core_vss4 at (539.000 0.000) Supplies   10.33 mA Current (24.79%)
Pad Cell core_vss2 at (393.000 977.000) Supplies   10.07 mA Current (24.16%)
Total Current from Pad Cells:   41.67 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in SCPU_SRAM_8BIT_ALU_SPI_TOP : 20.02 mV
Maximum current in SCPU_SRAM_8BIT_ALU_SPI_TOP : 10.647 mA
Maximum EM of wires in SCPU_SRAM_8BIT_ALU_SPI_TOP : 3.943317e+01 A/cm, layer E1
Maximum EM of vias in SCPU_SRAM_8BIT_ALU_SPI_TOP : 3.462200e+05 A/cm_square, layer F1
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is  20.024

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     On
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Target IR drop :  120.00 mV
Net name : VDD
IR drop of the synthesized net :    8.75 mV
Core ring segment: Horizontal: metal7, Width: 8.000 microns
Core ring segment: Vertical: metal8, Width: 8.000 microns
Layer: metal7, Direction: Horizontal, # of Straps: 13, PG spacing
The maximum width of straps: 4.000 microns
The average width of straps: 4.000 microns
Layer: metal6, Direction: Vertical, # of Straps: 13, PG spacing
The maximum width of straps: 4.000 microns
The average width of straps: 4.000 microns
The percentage of routing tracks used by the power net VDD for layer metal8: 6.72%
The percentage of routing tracks used by the power net VDD for layer metal7: 11.31%
The percentage of routing tracks used by the power net VDD for layer metal6: 4.68%
The percentage of routing tracks used by the power net VDD for layer metal5: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal4: 0.00%
The percentage of routing tracks used by the power net VDD for layer metal3: 0.13%
The percentage of routing tracks used by the power net VDD for layer metal2: 0.11%
The percentage of routing tracks used by the power net VDD for layer metal1: 0.00%
Net name : VSS
IR drop of the synthesized net :   20.02 mV
Core ring segment: Horizontal: metal7, Width: 8.000 microns
Core ring segment: Vertical: metal8, Width: 8.000 microns
Layer: metal7, Direction: Horizontal, # of Straps: 13, PG spacing
The maximum width of straps: 4.000 microns
The average width of straps: 4.000 microns
Layer: metal6, Direction: Vertical, # of Straps: 13, PG spacing
The maximum width of straps: 4.000 microns
The average width of straps: 4.000 microns
The percentage of routing tracks used by the power net VSS for layer metal8: 6.44%
The percentage of routing tracks used by the power net VSS for layer metal7: 11.10%
The percentage of routing tracks used by the power net VSS for layer metal6: 4.55%
The percentage of routing tracks used by the power net VSS for layer metal5: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal4: 0.00%
The percentage of routing tracks used by the power net VSS for layer metal3: 0.14%
The percentage of routing tracks used by the power net VSS for layer metal2: 0.11%
The percentage of routing tracks used by the power net VSS for layer metal1: 0.00%
Generating instance power and IR drop file ./pna_output/SCPU_SRAM_8BIT_ALU_SPI_TOP.inst_hl.pna
Maximum instance IR drop : 28.777 mV at sram (644.620 447.800)
Memory usage for design data :       2121.728 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.10 seconds
Please read SCPU_SRAM_8BIT_ALU_SPI_TOP.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/SCPU_SRAM_8BIT_ALU_SPI_TOP.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
icc_shell> commit_fp_rail
Committing the synthesized power plan ...
Done with committing power plan!
1
icc_shell> preroute_instances  -ignore_macros -ignore_cover_cells -primary_routing_layer pin -extend_for_multiple_connections -extension_gap 16
Using [5 x 5] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [5 x 5] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [5 x 5] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for MQ
Using [2 x 2] Fat Wire Table for LY
Using [4 x 4] Fat Wire Table for MG
Using [7 x 7] Fat Wire Table for E1
Substitute FatContact (via5a) with (via5)
Substitute FatContact (via6a) with (via6)
Substitute FatContact (via7a) with (via7)
Instance being processed:
 [1] core_vdd2
WARNING:  Failed to make a connection for the following pin:
((257.700, 977.000) (260.400, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((260.800, 977.000) (263.500, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((263.900, 977.000) (266.600, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((267.000, 977.000) (269.700, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((270.100, 977.000) (272.800, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((273.200, 977.000) (275.900, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((276.300, 977.000) (279.000, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((279.400, 977.000) (282.100, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((282.500, 977.000) (285.200, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((285.600, 977.000) (288.300, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((288.700, 977.000) (291.400, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((291.800, 977.000) (294.500, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((294.900, 977.000) (297.600, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((298.000, 977.000) (300.700, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((301.100, 977.000) (303.800, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((304.200, 977.000) (306.900, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((307.300, 977.000) (310.000, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((310.400, 977.000) (313.100, 977.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((257.700, 977.000) (260.400, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((260.800, 977.000) (263.500, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((263.900, 977.000) (266.600, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((267.000, 977.000) (269.700, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((270.100, 977.000) (272.800, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((273.200, 977.000) (275.900, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((276.300, 977.000) (279.000, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((279.400, 977.000) (282.100, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((282.500, 977.000) (285.200, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((285.600, 977.000) (288.300, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((288.700, 977.000) (291.400, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((291.800, 977.000) (294.500, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((294.900, 977.000) (297.600, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((298.000, 977.000) (300.700, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((301.100, 977.000) (303.800, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((304.200, 977.000) (306.900, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((307.300, 977.000) (310.000, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((310.400, 977.000) (313.100, 977.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((256.900, 977.000) (284.040, 977.500)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((285.960, 977.000) (313.100, 977.500)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((256.900, 977.000) (284.040, 977.500)) (Net: VDD)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((285.960, 977.000) (313.100, 977.500)) (Net: VDD)(wire on layer: MG [65])
 [2] ipad_adc_pi0
 [3] core_vss2
WARNING:  Failed to make a connection for the following pin:
((406.800, 977.000) (409.500, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((413.000, 977.000) (415.700, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((419.200, 977.000) (421.900, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((425.400, 977.000) (428.100, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((431.600, 977.000) (434.300, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((437.800, 977.000) (440.500, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((440.900, 977.000) (443.600, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((447.100, 977.000) (449.800, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((453.300, 977.000) (456.000, 977.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((403.700, 977.000) (406.400, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((406.800, 977.000) (409.500, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((409.900, 977.000) (412.600, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((413.000, 977.000) (415.700, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((416.100, 977.000) (418.800, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((419.200, 977.000) (421.900, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((422.300, 977.000) (425.000, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((425.400, 977.000) (428.100, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((428.500, 977.000) (431.200, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((431.600, 977.000) (434.300, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((434.700, 977.000) (437.400, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((437.800, 977.000) (440.500, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((440.900, 977.000) (443.600, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((444.000, 977.000) (446.700, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((447.100, 977.000) (449.800, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((450.200, 977.000) (452.900, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((453.300, 977.000) (456.000, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((456.400, 977.000) (459.100, 977.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((403.700, 977.000) (406.400, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((406.800, 977.000) (409.500, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((409.900, 977.000) (412.600, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((413.000, 977.000) (415.700, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((416.100, 977.000) (418.800, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((419.200, 977.000) (421.900, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((422.300, 977.000) (425.000, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((425.400, 977.000) (428.100, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((428.500, 977.000) (431.200, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((431.600, 977.000) (434.300, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((434.700, 977.000) (437.400, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((437.800, 977.000) (440.500, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((440.900, 977.000) (443.600, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((444.000, 977.000) (446.700, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((447.100, 977.000) (449.800, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((450.200, 977.000) (452.900, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((453.300, 977.000) (456.000, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((456.400, 977.000) (459.100, 977.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((400.830, 977.000) (430.010, 977.500)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((431.930, 977.000) (461.170, 977.500)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((400.830, 977.000) (430.010, 977.500)) (Net: VSS)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((431.930, 977.000) (461.170, 977.500)) (Net: VSS)(wire on layer: MG [65])
 [4] ipad_adc_pi1
 [5] ipad_adc_pi2
 [6] ipad_adc_pi3
 [7] ipad_adc_pi4
 [8] ipad_adc_pi5
 [9] ipad_adc_pi6
 [10] ipad_adc_pi7
 [11] core_vdd4
WARNING:  Failed to make a connection for the following pin:
((306.600, 246.500) (309.300, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((303.500, 246.500) (306.200, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((300.400, 246.500) (303.100, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((297.300, 246.500) (300.000, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((294.200, 246.500) (296.900, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((291.100, 246.500) (293.800, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((288.000, 246.500) (290.700, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((284.900, 246.500) (287.600, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((281.800, 246.500) (284.500, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((278.700, 246.500) (281.400, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((275.600, 246.500) (278.300, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((272.500, 246.500) (275.200, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((269.400, 246.500) (272.100, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((266.300, 246.500) (269.000, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((263.200, 246.500) (265.900, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((260.100, 246.500) (262.800, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((257.000, 246.500) (259.700, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((253.900, 246.500) (256.600, 247.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((306.600, 246.500) (309.300, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((303.500, 246.500) (306.200, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((300.400, 246.500) (303.100, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((297.300, 246.500) (300.000, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((294.200, 246.500) (296.900, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((291.100, 246.500) (293.800, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((288.000, 246.500) (290.700, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((284.900, 246.500) (287.600, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((281.800, 246.500) (284.500, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((278.700, 246.500) (281.400, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((275.600, 246.500) (278.300, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((272.500, 246.500) (275.200, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((269.400, 246.500) (272.100, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((266.300, 246.500) (269.000, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((263.200, 246.500) (265.900, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((260.100, 246.500) (262.800, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((257.000, 246.500) (259.700, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((253.900, 246.500) (256.600, 247.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((282.960, 246.500) (310.100, 247.000)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((253.900, 246.500) (281.040, 247.000)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((282.960, 246.500) (310.100, 247.000)) (Net: VDD)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((253.900, 246.500) (281.040, 247.000)) (Net: VDD)(wire on layer: MG [65])
 [12] opad_ctrl_rdy
 [13] opad_ctrl_so
 [14] opad_nxt0
 [15] core_vss4
WARNING:  Failed to make a connection for the following pin:
((595.500, 246.500) (598.200, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((589.300, 246.500) (592.000, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((583.100, 246.500) (585.800, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((576.900, 246.500) (579.600, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((570.700, 246.500) (573.400, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((567.600, 246.500) (570.300, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((561.400, 246.500) (564.100, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((555.200, 246.500) (557.900, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((549.000, 246.500) (551.700, 247.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((598.600, 246.500) (601.300, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((595.500, 246.500) (598.200, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((592.400, 246.500) (595.100, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((589.300, 246.500) (592.000, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((586.200, 246.500) (588.900, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((583.100, 246.500) (585.800, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((580.000, 246.500) (582.700, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((576.900, 246.500) (579.600, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((573.800, 246.500) (576.500, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((570.700, 246.500) (573.400, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((567.600, 246.500) (570.300, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((564.500, 246.500) (567.200, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((561.400, 246.500) (564.100, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((558.300, 246.500) (561.000, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((555.200, 246.500) (557.900, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((552.100, 246.500) (554.800, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((549.000, 246.500) (551.700, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((545.900, 246.500) (548.600, 247.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((598.600, 246.500) (601.300, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((595.500, 246.500) (598.200, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((592.400, 246.500) (595.100, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((589.300, 246.500) (592.000, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((586.200, 246.500) (588.900, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((583.100, 246.500) (585.800, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((580.000, 246.500) (582.700, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((576.900, 246.500) (579.600, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((573.800, 246.500) (576.500, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((570.700, 246.500) (573.400, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((567.600, 246.500) (570.300, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((564.500, 246.500) (567.200, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((561.400, 246.500) (564.100, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((558.300, 246.500) (561.000, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((555.200, 246.500) (557.900, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((552.100, 246.500) (554.800, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((549.000, 246.500) (551.700, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((545.900, 246.500) (548.600, 247.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((574.990, 246.500) (604.170, 247.000)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((543.830, 246.500) (573.070, 247.000)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((574.990, 246.500) (604.170, 247.000)) (Net: VSS)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((543.830, 246.500) (573.070, 247.000)) (Net: VSS)(wire on layer: MG [65])
 [16] opad_nxt1
 [17] opad_sclk1
 [18] opad_sclk2
 [19] opad_lat
 [20] opad_spi_so
 [21] core_vdd3
WARNING:  Failed to make a connection for the following pin:
((977.000, 306.600) (977.500, 309.300)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 303.500) (977.500, 306.200)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 300.400) (977.500, 303.100)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 297.300) (977.500, 300.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 294.200) (977.500, 296.900)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 291.100) (977.500, 293.800)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 288.000) (977.500, 290.700)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 284.900) (977.500, 287.600)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 281.800) (977.500, 284.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 278.700) (977.500, 281.400)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 275.600) (977.500, 278.300)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 272.500) (977.500, 275.200)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 269.400) (977.500, 272.100)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 266.300) (977.500, 269.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 263.200) (977.500, 265.900)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 260.100) (977.500, 262.800)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 257.000) (977.500, 259.700)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 253.900) (977.500, 256.600)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 306.600) (977.500, 309.300)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 303.500) (977.500, 306.200)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 300.400) (977.500, 303.100)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 297.300) (977.500, 300.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 294.200) (977.500, 296.900)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 291.100) (977.500, 293.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 288.000) (977.500, 290.700)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 284.900) (977.500, 287.600)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 281.800) (977.500, 284.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 278.700) (977.500, 281.400)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 275.600) (977.500, 278.300)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 272.500) (977.500, 275.200)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 269.400) (977.500, 272.100)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 266.300) (977.500, 269.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 263.200) (977.500, 265.900)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 260.100) (977.500, 262.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 257.000) (977.500, 259.700)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 253.900) (977.500, 256.600)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 282.960) (977.500, 310.100)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((977.000, 253.900) (977.500, 281.040)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((977.000, 282.960) (977.500, 310.100)) (Net: VDD)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((977.000, 253.900) (977.500, 281.040)) (Net: VDD)(wire on layer: MG [65])
 [22] ipad_adc_pi8
 [23] core_vss3
WARNING:  Failed to make a connection for the following pin:
((977.000, 449.500) (977.500, 452.200)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 440.200) (977.500, 442.900)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 434.000) (977.500, 436.700)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 427.800) (977.500, 430.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 421.600) (977.500, 424.300)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 415.400) (977.500, 418.100)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 409.200) (977.500, 411.900)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 403.000) (977.500, 405.700)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 399.900) (977.500, 402.600)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((977.000, 452.600) (977.500, 455.300)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 449.500) (977.500, 452.200)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 446.400) (977.500, 449.100)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 443.300) (977.500, 446.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 440.200) (977.500, 442.900)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 437.100) (977.500, 439.800)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 434.000) (977.500, 436.700)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 430.900) (977.500, 433.600)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 427.800) (977.500, 430.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 424.700) (977.500, 427.400)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 421.600) (977.500, 424.300)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 418.500) (977.500, 421.200)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 415.400) (977.500, 418.100)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 412.300) (977.500, 415.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 409.200) (977.500, 411.900)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 406.100) (977.500, 408.800)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 403.000) (977.500, 405.700)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 399.900) (977.500, 402.600)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((977.000, 452.600) (977.500, 455.300)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 449.500) (977.500, 452.200)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 446.400) (977.500, 449.100)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 443.300) (977.500, 446.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 440.200) (977.500, 442.900)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 437.100) (977.500, 439.800)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 434.000) (977.500, 436.700)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 430.900) (977.500, 433.600)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 427.800) (977.500, 430.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 424.700) (977.500, 427.400)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 421.600) (977.500, 424.300)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 418.500) (977.500, 421.200)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 415.400) (977.500, 418.100)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 412.300) (977.500, 415.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 409.200) (977.500, 411.900)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 406.100) (977.500, 408.800)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 403.000) (977.500, 405.700)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 399.900) (977.500, 402.600)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((977.000, 428.990) (977.500, 458.170)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((977.000, 397.830) (977.500, 427.070)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((977.000, 428.990) (977.500, 458.170)) (Net: VSS)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((977.000, 397.830) (977.500, 427.070)) (Net: VSS)(wire on layer: MG [65])
 [24] ipad_adc_pi9
 [25] ipad_adc_pi10
 [26] ipad_adc_pi11
 [27] ipad_adc_pi12
 [28] ipad_adc_pi13
 [29] ipad_adc_pi14
 [30] ipad_adc_pi15
 [31] ipad_clk
 [32] ipad_rst_n
 [33] ipad_ctrl_mode0
 [34] core_vdd1
WARNING:  Failed to make a connection for the following pin:
((246.500, 476.700) (247.000, 479.400)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 479.800) (247.000, 482.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 482.900) (247.000, 485.600)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 486.000) (247.000, 488.700)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 489.100) (247.000, 491.800)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 492.200) (247.000, 494.900)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 495.300) (247.000, 498.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 498.400) (247.000, 501.100)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 501.500) (247.000, 504.200)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 504.600) (247.000, 507.300)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 507.700) (247.000, 510.400)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 510.800) (247.000, 513.500)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 513.900) (247.000, 516.600)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 517.000) (247.000, 519.700)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 520.100) (247.000, 522.800)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 523.200) (247.000, 525.900)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 526.300) (247.000, 529.000)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 529.400) (247.000, 532.100)) (Net: VDD)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 476.700) (247.000, 479.400)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 479.800) (247.000, 482.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 482.900) (247.000, 485.600)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 486.000) (247.000, 488.700)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 489.100) (247.000, 491.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 492.200) (247.000, 494.900)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 495.300) (247.000, 498.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 498.400) (247.000, 501.100)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 501.500) (247.000, 504.200)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 504.600) (247.000, 507.300)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 507.700) (247.000, 510.400)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 510.800) (247.000, 513.500)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 513.900) (247.000, 516.600)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 517.000) (247.000, 519.700)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 520.100) (247.000, 522.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 523.200) (247.000, 525.900)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 526.300) (247.000, 529.000)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 529.400) (247.000, 532.100)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 475.900) (247.000, 503.040)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((246.500, 504.960) (247.000, 532.100)) (Net: VDD)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((246.500, 475.900) (247.000, 503.040)) (Net: VDD)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((246.500, 504.960) (247.000, 532.100)) (Net: VDD)(wire on layer: MG [65])
 [35] ipad_ctrl_mode1
 [36] core_vss1
WARNING:  Failed to make a connection for the following pin:
((246.500, 625.800) (247.000, 628.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 632.000) (247.000, 634.700)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 638.200) (247.000, 640.900)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 644.400) (247.000, 647.100)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 650.600) (247.000, 653.300)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 656.800) (247.000, 659.500)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 666.100) (247.000, 668.800)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 672.300) (247.000, 675.000)) (Net: VSS)(wire on layer: M1 [15])
WARNING:  Failed to make a connection for the following pin:
((246.500, 622.700) (247.000, 625.400)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 625.800) (247.000, 628.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 628.900) (247.000, 631.600)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 632.000) (247.000, 634.700)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 635.100) (247.000, 637.800)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 638.200) (247.000, 640.900)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 641.300) (247.000, 644.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 644.400) (247.000, 647.100)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 647.500) (247.000, 650.200)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 650.600) (247.000, 653.300)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 653.700) (247.000, 656.400)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 656.800) (247.000, 659.500)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 659.900) (247.000, 662.600)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 663.000) (247.000, 665.700)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 666.100) (247.000, 668.800)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 669.200) (247.000, 671.900)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 672.300) (247.000, 675.000)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 675.400) (247.000, 678.100)) (Net: VSS)(wire on layer: M2 [17])
WARNING:  Failed to make a connection for the following pin:
((246.500, 622.700) (247.000, 625.400)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 625.800) (247.000, 628.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 628.900) (247.000, 631.600)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 632.000) (247.000, 634.700)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 635.100) (247.000, 637.800)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 638.200) (247.000, 640.900)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 641.300) (247.000, 644.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 644.400) (247.000, 647.100)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 647.500) (247.000, 650.200)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 650.600) (247.000, 653.300)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 653.700) (247.000, 656.400)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 656.800) (247.000, 659.500)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 659.900) (247.000, 662.600)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 663.000) (247.000, 665.700)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 666.100) (247.000, 668.800)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 669.200) (247.000, 671.900)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 672.300) (247.000, 675.000)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 675.400) (247.000, 678.100)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((246.500, 619.830) (247.000, 649.010)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((246.500, 650.930) (247.000, 680.170)) (Net: VSS)(wire on layer: MQ [34])
WARNING:  Failed to make a connection for the following pin:
((246.500, 619.830) (247.000, 649.010)) (Net: VSS)(wire on layer: MG [65])
WARNING:  Failed to make a connection for the following pin:
((246.500, 650.930) (247.000, 680.170)) (Net: VSS)(wire on layer: MG [65])
 [37] ipad_ctrl_bgn
 [38] ipad_cpu_str
 [39] ipad_load_n
 [40] ipad_ctrl_si
 [44] [done]

[Prerouter] CPU = 0:00:02, Elapsed = 0:00:02
        Peak Memory =      527M Data =        6M
1
icc_shell> preroute_instances  -ignore_pads -ignore_cover_cells -primary_routing_layer pin
Instance being processed:
 [1] sram
WARNING:  Failed to make a connection for the following pin:
((648.740, 451.920) (835.280, 454.920)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((648.740, 451.920) (835.280, 454.920)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((648.740, 599.280) (835.280, 602.280)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((648.740, 599.280) (835.280, 602.280)) (Net: VSS)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((644.620, 447.800) (839.400, 450.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((644.620, 447.800) (839.400, 450.800)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((644.620, 603.400) (839.400, 606.400)) (Net: VDD)(wire on layer: M3 [19])
WARNING:  Failed to make a connection for the following pin:
((644.620, 603.400) (839.400, 606.400)) (Net: VDD)(wire on layer: M3 [19])
 [done]

[Prerouter] CPU = 0:00:02, Elapsed = 0:00:03
        Peak Memory =      527M Data =        6M
1
icc_shell> preroute_standard_cells -extend_for_multiple_connections  -extension_gap 16 -connect horizontal  -remove_floating_pieces  -do_not_route_over_macros  -fill_empty_rows  -port_filter_mode off -cell_master_filter_mode off -cell_instance_filter_mode off -voltage_area_filter_mode off -route_type {P/G Std. Cell Pin Conn}
Using [5 x 5] Fat Wire Table for M1
Using [4 x 4] Fat Wire Table for V1
Using [5 x 5] Fat Wire Table for M2
Using [4 x 4] Fat Wire Table for V2
Using [5 x 5] Fat Wire Table for M3
Using [4 x 4] Fat Wire Table for MQ
Using [2 x 2] Fat Wire Table for LY
Using [4 x 4] Fat Wire Table for MG
Using [7 x 7] Fat Wire Table for E1
Substitute FatContact (via5a) with (via5)
Substitute FatContact (via6a) with (via6)
Substitute FatContact (via7a) with (via7)
Prerouting standard cells horizontally:
 [11.30%]
 [22.14%]
 [33.66%]
 [43.98%]
 [55.01%]
 [65.55%]
 [78.54%]
 [90.32%]
 [100.00%] [done]

[Prerouter] CPU = 0:00:00, Elapsed = 0:00:00
        Peak Memory =      527M Data =        2M
1
icc_shell> set_pnet_options -partial "LY E1"
1
icc_shell> create_fp_placement  -incremental all
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:01
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Auto detecting hierarchy nodes for grouping ...
block scpu_ctrl_spi\/uut
block scpu_ctrl_spi\/ALU_01
Above hierarchy nodes are selected for grouping
1 macro cells have user defined keepout margin.
  1 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 2560 (fixed = 0)
Num macros  cells  = 1 (fixed = 1)
Num IOs     cells  = 44
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
A macro with most pins (30) is sram
Num non-zero wt nets = 2855
Num     zero wt nets = 0
A net with highest fanout (311) is I_CLK
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version    : D-2010.03-ICC-SP2
Date       : Mon Aug  1 03:23:43 2016
*********************************************

Total wirelength: 168700.78
Number of 100x100 tracks cell density regions: 88
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 100.00% (at 651 556 690 592)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal Input Checking ...
Reference Point: Lower Left-hand corner of Core Base Array
  1 blocks freed
  0 bytes freed
Checking successful.
End Overlap Removal Input Checking
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
*********************************
 Mon Aug  1 03:23:43 2016
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Running Mode = cellSpacing(-1.00)
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
    Location Constraint = noShortAtM6M7
  Reading netlist information from DB ...
    44 IO pads and 96 IO pins
    2560 placeable cells
    0 cover cells
    140 IO cells/pins
    1 fixed core/macro cells
    2701 cell instances
    2859 nets
  Sorting cells, nets, pins ...
    net pin threshold = 17
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    region mode: (opt netlist) free-style
    5 hard placement blockages
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    51 nets have positive weight
    average positive net weight (>=2) = 2.1
    positive net weight range = [2, 3]
    standard deviation of net weight = 0.24
    1 net(s) treated as CLOCK for clustering
    1 clock nets, 309 clocked instances (12.07%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      20397       89045
    processing 28 pins of 1 hard macros ...
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 91 row segments
    RowArea1 = total row area = 153972.00 micron^2
    RowArea2 = RowArea1 - macros = 128224.80 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 128224.80 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 116923.68 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 116923.68 micron^2
    RowArea6 = RowArea5 - soft blockages = 116923.68 micron^2
    RowArea7 = RowArea6 - misc unusable area = 116923.68 micron^2
    2560 placeable standard cells in 29371.68 micron^2
    1 nonplaceable cells/macros in 30892.10 micron^2
    140 IO pads cells/pins in 965275.78 micron^2
    cell/row utilization of array <unit> = 25.12%
    max local area utilization set to be 85.02%
    Initialization Time: 0 seconds.
    PR summary UTIL CHECKPOINT #2319

Starting ECO Placement ...
    no cell outside core area to be placed
    635 cells overlap in focus area
    Constructing block tree ...
        [1][2][3][4][5][6][7][8]
        Block Tree Time: 0 seconds
Before Overlap Removal:
        horizontal bboxLength = 91826 (micron)
        vertical   bboxLength = 71743 (micron)
        total      bboxLength = 163569 (micron)
        average length per net = 57.21 (micron)
    2553 off-row cell instance(s) for local search ...
    2551 instance(s) placed successfully
after local window search:
        horizontal bboxLength = 91974 (micron)
        vertical   bboxLength = 72225 (micron)
        total      bboxLength = 164199 (micron)
        average length per net = 57.43 (micron)
    Global Placement Time:      0 seconds.

Starting Area-based Overlap Removal ...
    reason:
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
      placement of 1129 cells are changed (9 moved, 1124 rotated)
    overlaps removal finished
    Overlap Removal Time:       0 seconds.

Starting Detailed Optimization ...
    2560 cell instances are ECO movable
        horizontal bboxLength (wireLength) = 93010 (108914) (micron)
        vertical   bboxLength (wireLength) = 72249 (85466) (micron)
        total      bboxLength (wireLength) = 165259 (194379) (micron)
        average length per net = 57.80 (67.99) (micron)
        Weighted Improvement (F) = 1477.58
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 29.56
        Weighted Improvement (S-II) = 0.00
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
        Weighted Improvement (F) = 0.00
        Total Weighted Improvement (F) = 1507.14
        Total Weighted Improvement (M) = 0.00
        Total Weighted Improvement (S-I) = 0.00
        Total Weighted Improvement (S-II) = 0.00
        Total Weighted Improvement (all)  = 1507.14
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 2560 cells in core area are changed
            2560 cells moved, 1315 cells rotated
            max displaced cell instance = scpu_ctrl_spi\/uut/U300
            Total movement: manhattan(totalX, totalY) 3322(920, 2402) (micron)
            Max displacement: manhattan: 10, X: 8, Y: 4.
            Average displacement: (against all cells)1.3, (against moved cells)1.3
    DB Update Time:     0 seconds.

Reporting placement quality ...
        @@@ horizontal bboxLength (wireLength) = 91610 (107407) (micron)
        @@@ vertical   bboxLength (wireLength) = 72249 (85466) (micron)
        @@@ total      bboxLength (wireLength) = 163859 (192872) (micron)
        @@@ average length per net = 57.31 (67.46) (micron)
        No placement map created
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:00
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Completed Overlap Removal.
1
icc_shell> save_mw_cel  -design "${my_design}"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL;1. (UIG-5)
1
icc_shell> save_mw_cel  -design "${my_design}" -as "design_planning"
Information: Saved design named design_planning. (UIG-5)
1
icc_shell> source ../script815/03_placement.tcl
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Load global CTS reference options from NID to stack
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Information: Updating graph... (UID-83)
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Information: Updating design information... (UID-85)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:24:56 2016
****************************************

 z Timer is in zero interconnect delay mode.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.00 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.62 z     5.62 f
  U251/Y (NOR3X1TF)                                       0.44 z     6.07 r
  opad_sclk2/P (POC8B)                                    1.50 z     7.57 r
  SCLK2 (out)                                             0.00 z     7.57 r
  data arrival time                                                  7.57

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  output external delay                                  -2.00       7.80
  data required time                                                 7.80
  --------------------------------------------------------------------------
  data required time                                                 7.80
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Timer is in zero interconnect delay mode. (TIM-177)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:24:56 2016
****************************************

This design has no violated constraints.

Information: Timer is not in zero interconnect delay mode. (TIM-176)
Error: extra positional option '¨Cstage' (CMD-012)
Error: extra positional option 'pre_place_opt' (CMD-012)

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: The trip points for the library named RA1SHD_IBM512X8 differ from those in the library named scx3_cmos8rf_rvt_tt_1p2v_25c. (TIM-164)
Warning: The trip points for the library named iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c differ from those in the library named scx3_cmos8rf_rvt_tt_1p2v_25c. (TIM-164)
  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------


                  High fanout optimization starts
================================================================


Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/RST_N' because it is marked as don't touch. (PSYN-1002)
Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/RST_N' because it is drc disabled net. (PSYN-1002)
Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/CLK' because it is drc disabled net. (PSYN-1002)
Warning: Skipping high-fanout net 'SNPS_LOGIC1' because it is drc disabled net. (PSYN-1002)
Information: Total number of removal drivers is 1. (HFS-800)
Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/RST_N' because it is marked as don't touch. (PSYN-1002)
Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/RST_N' because it is drc disabled net. (PSYN-1002)
Warning: Skipping high-fanout net 'scpu_ctrl_spi/ALU_01/CLK' because it is drc disabled net. (PSYN-1002)
Warning: Skipping high-fanout net 'SNPS_LOGIC1' because it is drc disabled net. (PSYN-1002)
Information: Automatic high-fanout synthesis in progress for high fanout nets. (PSYN-869)
Information: Total number of insertion drivers is 1. (HFS-801)
Information: Automatic high-fanout synthesis deletes 5 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 2 new cells. (PSYN-864)


                  High fanout optimization completes
================================================================



Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)



  WNS: 0.90  TNS: 1.63  Number of Violating Paths: 2
  Nets with DRC Violations: 29
  Total moveable cell area: 29390.8
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  637274.5      0.90       1.6      33.2


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  637274.5      0.90       1.6      33.2
    0:00:05  637385.4      0.00       0.0       0.0

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  637385.4      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 29501.7
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)



Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
...20%...40%...60%...80%...100% done.

  Coarse Placement Complete
  --------------------------



Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)



  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 7
  Total moveable cell area: 29501.7
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  637385.4      0.00       0.0       0.6


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  637385.4      0.00       0.0       0.6
    0:00:09  637415.6      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  637415.6      0.00       0.0       0.0
    0:00:09  637415.6      0.00       0.0       0.0
    0:00:09  637396.9      0.00       0.0       0.0
    0:00:09  637396.9      0.00       0.0       0.0
    0:00:09  637396.9      0.00       0.0       0.0
    0:00:09  637396.9      0.00       0.0       0.0
    0:00:10  636702.8      0.00       0.0       0.0
    0:00:10  636702.8      0.00       0.0       0.0
    0:00:10  636692.7      0.00       0.0       0.0
    0:00:10  636692.7      0.00       0.0       0.0
    0:00:10  636692.7      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
29%...43%...57%...71%...86%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:09 2016
****************************************
Std cell utilization: 24.64%  (20006/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.64%  (20006/(106925-25728))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20006    sites, (non-fixed:20006  fixed:0)
                      2555     cells, (non-fixed:2555   fixed:0)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25728    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       107
Avg. std cell width:  3.92 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:09 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2555 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:10 2016
****************************************

avg cell displacement:    0.918 um ( 0.25 row height)
max cell displacement:    2.571 um ( 0.71 row height)
std deviation:            0.546 um ( 0.15 row height)
number of cell moved:      2555 cells (out of 2555 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 3
  Total moveable cell area: 28809.0
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:14  636692.7      0.00       0.0       0.3


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:14  636692.7      0.00       0.0       0.3
    0:00:14  636699.9      0.00       0.0       0.0
    0:00:14  636699.9      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:10 2016
****************************************
Std cell utilization: 24.64%  (20011/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.64%  (20011/(106925-25728))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20011    sites, (non-fixed:20011  fixed:0)
                      2555     cells, (non-fixed:2555   fixed:0)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25728    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       108
Avg. std cell width:  3.92 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:10 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:10 2016
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28816.2
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:15  636699.9      0.00       0.0       0.0
    0:00:15  636699.9      0.00       0.0       0.0
    0:00:15  636699.9      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:11 2016
****************************************
Std cell utilization: 24.64%  (20011/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.64%  (20011/(106925-25728))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20011    sites, (non-fixed:20011  fixed:0)
                      2555     cells, (non-fixed:2555   fixed:0)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25728    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       108
Avg. std cell width:  3.92 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:11 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:11 2016
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28816.2
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)



  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28816.2
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:16  636699.9      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:16  636699.9      0.00       0.0       0.0
    0:00:16  636699.9      0.00       0.0       0.0
    0:00:16  636697.1      0.00       0.0       0.0
    0:00:16  636697.1      0.00       0.0       0.0
    0:00:16  636697.1      0.00       0.0       0.0
    0:00:16  636697.1      0.00       0.0       0.0
    0:00:16  636515.6      0.00       0.0       0.0
    0:00:16  636515.6      0.00       0.0       0.0
    0:00:16  636511.3      0.00       0.0       0.0
    0:00:16  636511.3      0.00       0.0       0.0
    0:00:16  636511.3      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
29%...43%...57%...71%...86%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:16 2016
****************************************
Std cell utilization: 24.48%  (19880/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.48%  (19880/(106925-25728))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        19880    sites, (non-fixed:19880  fixed:0)
                      2554     cells, (non-fixed:2554   fixed:0)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25728    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       107
Avg. std cell width:  3.74 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:16 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2554 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:16 2016
****************************************

avg cell displacement:    0.937 um ( 0.26 row height)
max cell displacement:    2.783 um ( 0.77 row height)
std deviation:            0.538 um ( 0.15 row height)
number of cell moved:      2554 cells (out of 2554 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 6
  Total moveable cell area: 28627.6
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  636511.3      0.00       0.0       0.5


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  636511.3      0.00       0.0       0.5
    0:00:21  636530.0      0.00       0.0       0.0
    0:00:21  636530.0      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:17 2016
****************************************
Std cell utilization: 24.50%  (19893/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.50%  (19893/(106925-25728))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        19893    sites, (non-fixed:19893  fixed:0)
                      2554     cells, (non-fixed:2554   fixed:0)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25728    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       107
Avg. std cell width:  3.74 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:17 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:25:17 2016
****************************************

avg cell displacement:    0.400 um ( 0.11 row height)
max cell displacement:    0.400 um ( 0.11 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 2554 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28646.3
  Total fixed cell area: 607883.9
  Core area: (377000 447000 847000 774600)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************
Information: Updating database...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ...
[Init] Elapsed real time: 0:00:00
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Init] Total (MB): Used    0  Alloctr    1  Proc 1198
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MA
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   12  Alloctr   12  Proc    0
[End of Read DB] Total (MB): Used   13  Alloctr   13  Proc 1198
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1224.00,1224.00)
Number of routing layers = 8
layer M1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer M2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer M3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.50
layer MQ, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer MG, dir Hor, min width = 0.40, min space = 0.40 pitch = 3.92
layer LY, dir Ver, min width = 0.60, min space = 0.60 pitch = 4.12
layer E1, dir Hor, min width = 1.50, min space = 2.00 pitch = 5.76
layer MA, dir Ver, min width = 4.00, min space = 5.00 pitch = 9.24
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0
[End of Build Tech Data] Total (MB): Used   14  Alloctr   15  Proc 1198
Net statistics:
Total number of nets     = 2853
Number of nets to route  = 2817
Number of single or zero port nets = 2
34 nets are fully connected,
 of which 34 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build All Nets] Total (MB): Used   15  Alloctr   15  Proc 1198
Average gCell capacity  4.76     on layer (1)    M1
Average gCell capacity  5.51     on layer (2)    M2
Average gCell capacity  5.79     on layer (3)    M3
Average gCell capacity  2.92     on layer (4)    MQ
Average gCell capacity  2.88     on layer (5)    MG
Average gCell capacity  1.68     on layer (6)    LY
Average gCell capacity  0.37     on layer (7)    E1
Average gCell capacity  0.21     on layer (8)    MA
Average number of tracks per gCell 18.01         on layer (1)    M1
Average number of tracks per gCell 18.01         on layer (2)    M2
Average number of tracks per gCell 18.01         on layer (3)    M3
Average number of tracks per gCell 9.01  on layer (4)    MQ
Average number of tracks per gCell 9.01  on layer (5)    MG
Average number of tracks per gCell 6.01  on layer (6)    LY
Average number of tracks per gCell 2.01  on layer (7)    E1
Average number of tracks per gCell 0.81  on layer (8)    MA
Number of gCells = 231200
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build Congestion map] Total (MB): Used   15  Alloctr   16  Proc 1198
Total stats:
[End of Build Data] Elapsed real time: 0:00:00
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    0
[End of Build Data] Total (MB): Used   15  Alloctr   16  Proc 1198
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0
[End of Initial Routing] Total (MB): Used   16  Alloctr   17  Proc 1198
Initial. Routing result:
Initial. Both Dirs: Overflow =   381 Max = 9 GRCs =   279 (0.48%)
Initial. H routing: Overflow =    33 Max = 3 (GRCs =  2) GRCs =    30 (0.10%)
Initial. V routing: Overflow =   348 Max = 9 (GRCs =  1) GRCs =   249 (0.85%)
Initial. M1         Overflow =    11 Max = 2 (GRCs =  1) GRCs =    10 (0.03%)
Initial. M2         Overflow =   341 Max = 9 (GRCs =  1) GRCs =   220 (0.75%)
Initial. M3         Overflow =    22 Max = 3 (GRCs =  2) GRCs =    20 (0.07%)
Initial. MQ         Overflow =     6 Max = 2 (GRCs =  1) GRCs =    29 (0.10%)
Initial. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 179826.95
Initial. Layer M1 wire length = 21784.66
Initial. Layer M2 wire length = 72113.55
Initial. Layer M3 wire length = 67981.81
Initial. Layer MQ wire length = 14887.57
Initial. Layer MG wire length = 3059.36
Initial. Layer LY wire length = 0.00
Initial. Layer E1 wire length = 0.00
Initial. Layer MA wire length = 0.00
Initial. Total Number of Contacts = 16669
Initial. Via via1 count = 9434
Initial. Via via2 count = 6512
Initial. Via via3 count = 691
Initial. Via via4 count = 32
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase1 Routing] Total (MB): Used   16  Alloctr   17  Proc 1198
phase1. Routing result:
phase1. Both Dirs: Overflow =   282 Max = 9 GRCs =   157 (0.27%)
phase1. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.01%)
phase1. V routing: Overflow =   277 Max = 9 (GRCs =  1) GRCs =   153 (0.52%)
phase1. M1         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.01%)
phase1. M2         Overflow =   277 Max = 9 (GRCs =  1) GRCs =   153 (0.52%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 180163.03
phase1. Layer M1 wire length = 21577.81
phase1. Layer M2 wire length = 70274.30
phase1. Layer M3 wire length = 68462.91
phase1. Layer MQ wire length = 16788.65
phase1. Layer MG wire length = 3059.36
phase1. Layer LY wire length = 0.00
phase1. Layer E1 wire length = 0.00
phase1. Layer MA wire length = 0.00
phase1. Total Number of Contacts = 16837
phase1. Via via1 count = 9428
phase1. Via via2 count = 6576
phase1. Via via3 count = 801
phase1. Via via4 count = 32
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0
[End of Whole Chip Routing] Total (MB): Used   16  Alloctr   17  Proc 1198

Congestion utilization per direction:
Average vertical track utilization   =  6.92 %
Peak    vertical track utilization   = 240.00 %
Average horizontal track utilization =  4.26 %
Peak    horizontal track utilization = 86.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr   -1  Proc    0
[GR: Done] Total (MB): Used   16  Alloctr   17  Proc 1198
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   16  Alloctr   16  Proc    0
[GR: Done] Total (MB): Used   16  Alloctr   17  Proc 1198
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used 17592186044400  Alloctr 17592186044400  Proc    0
[DBOUT] Total (MB): Used    0  Alloctr    1  Proc 1198
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Global Routing] Total (MB): Used    0  Alloctr    1  Proc 1198

Information: Reporting global route congestion data from Milkyway...

There are 28900 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  100 GRCs with overflow: 4 with H overflow and 96 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {827000 724200 834200 731400}: H routing capacity/demand =  16/16 (occupy rate = 1.00), V routing capacity/demand =  5/14 (occupy rate = 2.80) with overflow 9
 GRC {387800 601800 395000 609000}: H routing capacity/demand =  19/19 (occupy rate = 1.00), V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {654200 688200 661400 695400}: H routing capacity/demand =  16/16 (occupy rate = 1.00), V routing capacity/demand =  9/14 (occupy rate = 1.56) with overflow 5
 GRC {783800 767400 791000 774600}: H routing capacity/demand =  16/16 (occupy rate = 1.00), V routing capacity/demand =  5/10 (occupy rate = 2.00) with overflow 5
 GRC {740600 709800 747800 717000}: H routing capacity/demand =  18/18 (occupy rate = 1.00), V routing capacity/demand =  8/13 (occupy rate = 1.62) with overflow 5
 GRC {567800 508200 575000 515400}: H routing capacity/demand =  20/20 (occupy rate = 1.00), V routing capacity/demand =  10/15 (occupy rate = 1.50) with overflow 5
 GRC {827000 673800 834200 681000}: H routing capacity/demand =  16/16 (occupy rate = 1.00), V routing capacity/demand =  5/10 (occupy rate = 2.00) with overflow 5
 GRC {740600 745800 747800 753000}: H routing capacity/demand =  17/17 (occupy rate = 1.00), V routing capacity/demand =  8/13 (occupy rate = 1.62) with overflow 5
 GRC {827000 659400 834200 666600}: H routing capacity/demand =  15/15 (occupy rate = 1.00), V routing capacity/demand =  5/9 (occupy rate = 1.80) with overflow 4
 GRC {654200 666600 661400 673800}: H routing capacity/demand =  18/18 (occupy rate = 1.00), V routing capacity/demand =  9/13 (occupy rate = 1.44) with overflow 4

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {827000 695400 834200 702600}: H routing capacity/demand =  20/22 (occupy rate = 1.10) with overflow 2
 GRC {467000 544200 474200 551400}: H routing capacity/demand =  29/30 (occupy rate = 1.03) with overflow 1
 GRC {423800 522600 431000 529800}: H routing capacity/demand =  29/30 (occupy rate = 1.03) with overflow 1
 GRC {776600 645000 783800 652200}: H routing capacity/demand =  20/21 (occupy rate = 1.05) with overflow 1
 GRC {668600 810600 675800 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {654200 810600 661400 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {661400 810600 668600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {639800 810600 647000 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {632600 810600 639800 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)
 GRC {625400 810600 632600 817800}: H routing capacity/demand =  47/47 (occupy rate = 1.00)

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {827000 724200 834200 731400}: V routing capacity/demand =  5/14 (occupy rate = 2.80) with overflow 9
 GRC {387800 601800 395000 609000}: V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {740600 709800 747800 717000}: V routing capacity/demand =  8/13 (occupy rate = 1.62) with overflow 5
 GRC {740600 745800 747800 753000}: V routing capacity/demand =  8/13 (occupy rate = 1.62) with overflow 5
 GRC {567800 508200 575000 515400}: V routing capacity/demand =  10/15 (occupy rate = 1.50) with overflow 5
 GRC {654200 688200 661400 695400}: V routing capacity/demand =  9/14 (occupy rate = 1.56) with overflow 5
 GRC {827000 673800 834200 681000}: V routing capacity/demand =  5/10 (occupy rate = 2.00) with overflow 5
 GRC {783800 767400 791000 774600}: V routing capacity/demand =  5/10 (occupy rate = 2.00) with overflow 5
 GRC {517400 501000 524600 508200}: V routing capacity/demand =  13/17 (occupy rate = 1.31) with overflow 4
 GRC {654200 666600 661400 673800}: V routing capacity/demand =  9/13 (occupy rate = 1.44) with overflow 4

Information: Updating graph... (UID-83)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:25:20 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.49       0.49 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.32 *     0.81 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.21 *     1.02 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.22 *     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.24 *     1.48 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.23 *     1.71 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.21 *     1.92 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.21 *     2.13 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.15 *     2.28 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.20 *     2.48 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.21 *     2.69 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.21 *     2.90 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.21 *     3.11 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.21 *     3.33 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.21 *     3.53 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.21 *     3.74 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.11 *     3.85 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.14 *     3.99 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.11 *     4.11 r
  scpu_ctrl_spi/uut/U308/Y (AOI22X1TF)                    0.07 *     4.18 f
  scpu_ctrl_spi/uut/U307/Y (XNOR2X1TF)                    0.15 *     4.33 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X1TF)                    0.13 *     4.46 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.08 *     4.54 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.00 *     4.54 f
  data arrival time                                                  4.54

  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)         0.00       4.80 f
  library setup time                                     -0.16       4.64
  data required time                                                 4.64
  --------------------------------------------------------------------------
  data required time                                                 4.64
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


begin derive_pg_connection...
--- connected 15 power ports and 15 ground ports
Information: PG PORT PUNCHING: Number of ports connected:                30 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  30 (MW-339)
begin derive_pg_connection...
--- connected 0 power ports and 0 ground ports

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:25:21 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.49       0.49 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.32 *     0.81 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.21 *     1.02 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.22 *     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.24 *     1.48 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.23 *     1.71 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.21 *     1.92 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.21 *     2.13 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.15 *     2.28 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.20 *     2.48 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.21 *     2.69 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.21 *     2.90 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.21 *     3.11 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.21 *     3.33 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.21 *     3.53 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.21 *     3.74 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.11 *     3.85 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.14 *     3.99 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.11 *     4.11 r
  scpu_ctrl_spi/uut/U308/Y (AOI22X1TF)                    0.07 *     4.18 f
  scpu_ctrl_spi/uut/U307/Y (XNOR2X1TF)                    0.15 *     4.33 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X1TF)                    0.13 *     4.46 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.08 *     4.54 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.00 *     4.54 f
  data arrival time                                                  4.54

  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)         0.00       4.80 f
  library setup time                                     -0.16       4.64
  data required time                                                 4.64
  --------------------------------------------------------------------------
  data required time                                                 4.64
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named placement. (UIG-5)
1
icc_shell> source ../script815/04_cts.tcl
checking tluplus...
checking physical objects...
checking timing...
checking HFN/ideal/dont_touch nets...
checking ilm...
checking placement constraints...
checking clock trees...
checking clock routing rules...
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:20 2016
**************************************************
Total messages: 0 errors, 66 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurances      Title
  ---------------------------------------------------------------------------
  PSYN-523      66              Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2016Aug01032819_96769/index.html

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:20 2016
****************************************

This design has no violated constraints.


****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:20 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.49       0.49 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.32 *     0.81 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.21 *     1.02 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.22 *     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.24 *     1.48 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.23 *     1.71 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.21 *     1.92 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.21 *     2.13 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.15 *     2.28 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.20 *     2.48 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.21 *     2.69 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.21 *     2.90 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.21 *     3.11 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.21 *     3.33 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.21 *     3.53 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.21 *     3.74 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.11 *     3.85 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.14 *     3.99 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.11 *     4.11 r
  scpu_ctrl_spi/uut/U308/Y (AOI22X1TF)                    0.07 *     4.18 f
  scpu_ctrl_spi/uut/U307/Y (XNOR2X1TF)                    0.15 *     4.33 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X1TF)                    0.13 *     4.46 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.08 *     4.54 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.00 *     4.54 f
  data arrival time                                                  4.54

  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)         0.00       4.80 f
  library setup time                                     -0.16       4.64
  data required time                                                 4.64
  --------------------------------------------------------------------------
  data required time                                                 4.64
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10



  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: no global maximum capacitance constraint defined, set it to 9999. (CTS-621)

Removing clock tree of CLK at root pin CLK:
SUMMARY for clock CLK at root CLK: 0 buffer(s) & 0 inverter(s) are removed

 In all, 0 buffer(s) and 0 inverter(s) are removed



Removing cells added for drc fixing beyond exceptions...
 0 buffer(s) and 0 inverter(s) are removed

Load global CTS reference options from NID to stack
Information: Updating database...
Information: Updating design information... (UID-85)
Information: Updating design information... (UID-85)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:21 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.00       0.00 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.49       0.49 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.32       0.81 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.21       1.02 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.22       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.24       1.48 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.23       1.71 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.21       1.92 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.21       2.13 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.15       2.28 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.20       2.48 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.21       2.69 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.21       2.90 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.21       3.11 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.21       3.33 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.21       3.53 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.21       3.74 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.11       3.85 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.14       3.99 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.11       4.11 r
  scpu_ctrl_spi/uut/U308/Y (AOI22X1TF)                    0.07       4.18 f
  scpu_ctrl_spi/uut/U307/Y (XNOR2X1TF)                    0.15       4.33 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X1TF)                    0.13       4.46 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.08       4.54 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.00       4.54 f
  data arrival time                                                  4.54

  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)         0.00       5.00 f
  library setup time                                     -0.16       4.84
  data required time                                                 4.84
  --------------------------------------------------------------------------
  data required time                                                 4.84
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30



The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
clock: CLK
Setting CTS options for clock tree 'CLK' rooted from pin CLK (net CLK)...
Building clock tree...
Operating Condition is MAX
CTS: CTS Operating Condition(s): MAX(Worst)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
LR: Layer 3 utilization is 0.66
LR: Layer 3 gcell size is 18
LR: Layer 4 utilization is 0.64
LR: Layer 4 gcell size is 18
LR: Layer 5 utilization is 0.64
LR: Layer 5 gcell size is 18
LR: Layer 6 utilization is 0.70
LR: Layer 6 gcell size is 18
LR: Layer 7 utilization is 0.81
LR: Layer 7 gcell size is 18
LR: Layer 8 utilization is 0.89
LR: Layer 8 gcell size is 18
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain CLK
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
CTS: BA: Net 'I_CLK'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 50
CTS: Design infomation
CTS:  total gate levels = 2
CTS: Root clock net CLK
CTS:  clock gate levels = 2
CTS:    clock sink pins = 310
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net CLK:
CTS:   CLKBUFX20TF
CTS:   BUFX20TF
CTS:   CLKBUFX16TF
CTS: Buffer/Inverter list for DelayInsertion for clock net CLK:
CTS:   CLKINVX20TF
CTS:   INVX20TF
CTS:   CLKINVX16TF
CTS:   INVX16TF
CTS:   BUFX20TF
CTS:   CLKBUFX20TF
CTS:   BUFX16TF
CTS:   CLKINVX12TF
CTS:   INVX12TF
CTS:   CLKBUFX16TF
CTS:   BUFX12TF
CTS:   CLKBUFX12TF
CTS:   CLKINVX8TF
CTS:   INVX8TF
CTS:   BUFX8TF
CTS:   CLKBUFX8TF
CTS:   INVX6TF
CTS:   CLKINVX6TF
CTS:   BUFX6TF
CTS:   CLKBUFX6TF
CTS:   INVX2TF
CTS:   INVX3TF
CTS:   INVX1TF
CTS:   CLKINVX3TF
CTS:   CLKINVX4TF
CTS:   INVXLTF
CTS:   BUFX4TF
CTS:   INVX4TF
CTS:   CLKINVX1TF
CTS:   BUFX3TF
CTS:   CLKINVX2TF
CTS:   BUFX2TF
CTS:   CLKBUFX4TF
CTS:   CLKBUFX2TF
CTS:   CLKBUFX3TF
CTS:   DLY1X1TF
CTS:   DLY1X4TF
CTS:   DLY2X1TF
CTS:   DLY2X4TF
CTS:   DLY3X1TF
CTS:   DLY3X4TF
CTS:   DLY4X1TF
CTS:   DLY4X4TF
Information: Removing clock transition on clock CLK ... (CTS-103)
Information: Removing clock transition on clock CLK ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = I_CLK
CTS:        driving pin = ipad_clk/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 50
CTS: BA: Relax target cap = 0.4280 -> 0.4800: ratio = 1.1214
CTS: BA: Tighten target itran = 0.2227 -> 0.2005: ratio = 0.9000
CTS: BA: Tighten target otran = 0.1819 -> 0.1503: ratio = 0.8267

CTS: gate level 1 clock tree synthesis
CTS:          clock net = CLK
CTS:        driving pin = CLK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 50
Information: no clock tree synthesis on don't touch net CLK. (CTS-614)

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 50
CTS:
CTS: Summary of clock tree violations:
CTS:  Total number of transition violations  = 0
CTS:  Total number of capacitance violations = 0
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       2 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       4 buffers used (total size = 109.44)
CTS:       6 clock nets total capacitance = worst[5.423 5.423]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net CLK
CTS:       2 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       4 buffers used (total size = 109.44)
CTS:       6 clock nets total capacitance = worst[5.423 5.423]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on trident.ece.tamu.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 50
CTS:
CTS: Summary of clock tree violations:
CTS:  Total number of transition violations  = 0
CTS:  Total number of capacitance violations = 0
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain CLK
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on trident.ece.tamu.edu
CTS: ==================================================
 CTS Successful
Optimizing clock tree...
Operating Condition is MAX
Load global CTS reference options from NID to stack
CTS: CTS Operating Condition(s): MAX(Worst)
Info: No clocks specified. All clocks will be used.
Clock name : CLK
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain CLK
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain CLK
CTS: Prepare sources for clock domain CLK
CTO-ID:
Choosing the following cells for CTO Delay Insertion and ICDB:
CTO-  :     BUFX12TF,
CTO-  :     BUFX16TF,
CTO-  :     BUFX20TF,
CTO-  :     BUFX2TF,
CTO-  :     BUFX3TF,
CTO-  :     BUFX4TF,
CTO-  :     BUFX6TF,
CTO-  :     BUFX8TF,
CTO-  :     CLKBUFX12TF,
CTO-  :     CLKBUFX16TF,
CTO-  :     CLKBUFX20TF,
CTO-  :     CLKBUFX2TF,
CTO-  :     CLKBUFX3TF,
CTO-  :     CLKBUFX4TF,
CTO-  :     CLKBUFX6TF,
CTO-  :     CLKBUFX8TF,
CTO-  :     CLKINVX12TF,
CTO-  :     CLKINVX16TF,
CTO-  :     CLKINVX1TF,
CTO-  :     CLKINVX20TF,
CTO-  :     CLKINVX2TF,
CTO-  :     CLKINVX3TF,
CTO-  :     CLKINVX4TF,
CTO-  :     CLKINVX6TF,
CTO-  :     CLKINVX8TF,
CTO-  :     DLY1X1TF,
CTO-  :     DLY1X4TF,
CTO-  :     DLY2X1TF,
CTO-  :     DLY2X4TF,
CTO-  :     DLY3X1TF,
CTO-  :     DLY3X4TF,
CTO-  :     DLY4X1TF,
CTO-  :     DLY4X4TF,
CTO-  :     INVX12TF,
CTO-  :     INVX16TF,
CTO-  :     INVX1TF,
CTO-  :     INVX20TF,
CTO-  :     INVX2TF,
CTO-  :     INVX3TF,
CTO-  :     INVX4TF,
CTO-  :     INVX6TF,
CTO-  :     INVX8TF,
CTO-  :     INVXLTF,
CTO-  :

Initializing multicorner optimizer...
Using primary buffers equivalent to 'CLKBUFX2TF'.
Using primary inverters equivalent to 'INVX2TF'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.308 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.148488
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver DLY4X1TF.
    Pruning weak driver DLY3X1TF.
    Pruning weak driver DLY2X1TF.
    Pruning weak driver DLY1X1TF.
    Pruning weak driver BUFX2TF.
    Pruning weak driver CLKBUFX2TF.
    Pruning weak driver CLKBUFX3TF.
    Pruning weak driver BUFX3TF.
    Pruning slow or multistage gate DLY3X4TF.
    Pruning slow or multistage gate DLY4X4TF.
    Final pruned buffer set (14 buffers):
        CLKBUFX4TF
        BUFX4TF
        DLY2X4TF
        DLY1X4TF
        CLKBUFX6TF
        BUFX6TF
        CLKBUFX8TF
        BUFX8TF
        BUFX12TF
        CLKBUFX12TF
        BUFX16TF
        CLKBUFX16TF
        BUFX20TF
        CLKBUFX20TF

    Pruning weak driver INVXLTF.
    Pruning weak driver INVX1TF.
    Pruning weak driver CLKINVX1TF.
    Pruning weak driver INVX2TF.
    Pruning weak driver CLKINVX2TF.
    Pruning weak driver INVX3TF.
    Pruning weak driver CLKINVX3TF.
    Final pruned inverter set (12 inverters):
        INVX4TF
        CLKINVX4TF
        INVX6TF
        CLKINVX6TF
        INVX8TF
        CLKINVX8TF
        INVX12TF
        CLKINVX12TF
        INVX16TF
        CLKINVX16TF
        INVX20TF
        CLKINVX20TF
CTS: Marking Net CLK as cts DontTouch : It is a PAD Net


Initializing parameters for clock CLK:
Root pin: CLK
Using max_transition: 0.297 ns
Using the following target skews for global optimization:
  Corner 'max': 0.057 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off


Starting optimization for clock CLK.

****************************************
* Preoptimization report (clock 'CLK') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.039 0.029 0.216)
    Estimated Insertion Delay (r/f/b) = (0.814 0.627 0.814)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.033 0.024 0.033)
    Estimated Insertion Delay (r/f/b) = (0.060 0.056 0.060)
  Wire capacitance =  1.1 pf
  Total capacitance = 5.3 pf
  Max transition = 0.353 ns
  Cells = 6 (area=18140.439453)
  Buffers = 4 (area=109.440002)
  Others = 1 (area=18031.000000)
  Buffer Types
  ============
    BUFX20TF: 4
  Other Cells
  ===========
    PIC: 1
 Start (0.638, 0.847), End (0.638, 0.847)

Pre-balancing network for clock 'CLK'
16%   Warning: Max capacitance 0.500000 on lib_cell PIC is very constraining.  Your max_transition suggests that 0.831072 would be more appropriate. (CTS-382)
33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
RC optimization for clock 'CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
Coarse optimization for clock 'CLK'
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
16%   33%   50%   66%   83%   100%
 Start (0.622, 0.837), End (0.622, 0.837)

Detailed optimization for clock 'CLK'
16%   33%   50%   66%   83%   100%
Starting optimization pass for clock CLK:
Start path based optimization
 Start (0.590, 0.805), End (0.590, 0.805)

 Start (0.590, 0.805), End (0.590, 0.805)

16%   33%   50%   66%   83%   100%
 Start (0.590, 0.805), End (0.590, 0.805)

 Start (0.590, 0.805), End (0.590, 0.805)

 Start (0.590, 0.805), End (0.590, 0.805)

 Start (0.590, 0.805), End (0.590, 0.805)

 iteration 1: (0.205643, 0.804549)
 iteration 2: (0.099280, 0.804549)
 iteration 3: (0.084712, 0.804549)
 iteration 4: (0.051856, 0.804549)
 iteration 5: (0.040613, 0.803360)
 Total 2 delay buffers added on clock CLK (SP)
 Total 3 cells sized on clock CLK (SP)
 Start (0.590, 0.805), End (0.763, 0.803)

 Start (0.763, 0.803), End (0.763, 0.803)

Area recovery optimization for clock 'CLK':
12%   25%   37%   50%   62%   75%   87%   100%

*************************************************
* Multicorner optimization report (clock 'CLK') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.041 0.025 0.041)
    Estimated Insertion Delay (r/f/b) = (0.803 0.803 0.803)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.032 0.010 0.032)
    Estimated Insertion Delay (r/f/b) = (0.057 0.040 0.057)
  Wire capacitance =  1.2 pf
  Total capacitance = 5.3 pf
  Max transition = 0.389 ns
  Cells = 8 (area=18150.519531)
  Buffers = 6 (area=119.520004)
  Others = 1 (area=18031.000000)
  Buffer Types
  ============
    BUFX4TF: 2
    BUFX16TF: 1
    BUFX20TF: 2
    CLKBUFX20TF: 1
  Other Cells
  ===========
    PIC: 1


++ Longest path for clock CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     19   0    0 f ( 104  256)
 CLK (port)                                      0   0    0 f ( 104  256)
 CLK (net)                              1 3431
 ipad_clk/P (PIC)                               37  12   12 f ( 109  285)
 ipad_clk/Y (PIC)                               95 425  437 f ( 246  257)
 I_CLK (net)                            4 216
 BUFX20TF_G2B1I2/A (BUFX16TF)                   76  15  451 f ( 528  492)
 BUFX20TF_G2B1I2/Y (BUFX16TF)                  136 146  598 f ( 525  492)
 I_CLK_G2B1I2 (net)                    73 340
 CTS_CLK_delay4/A (BUFX4TF)                    139  10  607 f ( 547  509)
 CTS_CLK_delay4/Y (BUFX4TF)                    165 192  799 f ( 548  509)
 CTS_CLK_delay41 (net)                 16 112
 scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX2TF)
                                               166   4  804 f ( 624  473)


++ Shortest path for clock CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     19   0    0 r ( 104  256)
 CLK (port)                                      0   0    0 r ( 104  256)
 CLK (net)                              1 3431
 ipad_clk/P (PIC)                               37  12   12 r ( 109  285)
 ipad_clk/Y (PIC)                              157 554  565 r ( 246  257)
 I_CLK (net)                            4 216
 BUFX20TF_G2B1I1/A (BUFX20TF)                  122  18  583 r ( 543  614)
 BUFX20TF_G2B1I1/Y (BUFX20TF)                  232 171  754 r ( 539  614)
 I_CLK_G2B1I1 (net)                    74 370
 scpu_ctrl_spi/uut/gr_reg[1][6]/CK (DFFRX1TF)  234   9  763 r ( 532  621)


++ Longest path for clock CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     19   0    0 r ( 104  256)
 CLK (port)                                      0   0    0 r ( 104  256)
 CLK (net)                              1 3431
 ipad_clk/P (PIC)                               37  12   12 r ( 109  285)
 ipad_clk/Y (PIC)                                0   0   12 r ( 246  257)
 I_CLK (net)                            4 216
 BUFX20TF_G2B1I3/A (BUFX20TF)                   33  13   25 r ( 625  596)
 BUFX20TF_G2B1I3/Y (BUFX20TF)                    0   0   25 r ( 629  596)
 I_CLK_G2B1I3 (net)                    51 426
 sram/CLK (RA1SHD_IBM512X8)                    102  32   57 r ( 830  497)


++ Shortest path for clock CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CLK (port)                                     19   0    0 r ( 104  256)
 CLK (port)                                      0   0    0 r ( 104  256)
 CLK (net)                              1 3431
 ipad_clk/P (PIC)                               37  12   12 r ( 109  285)
 ipad_clk/Y (PIC)                                0   0   12 r ( 246  257)
 I_CLK (net)                            4 216
 BUFX20TF_G2B1I2/A (BUFX16TF)                   27  11   22 r ( 528  492)
 BUFX20TF_G2B1I2/Y (BUFX16TF)                    0   0   22 r ( 525  492)
 I_CLK_G2B1I2 (net)                    73 340
 scpu_ctrl_spi/cct/reg_bits_reg[4]/CK (DFFQX1TF)
                                                 7   3   25 r ( 520  496)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:26 2016
****************************************
Std cell utilization: 24.60%  (19976/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.52%  (19893/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        19976    sites, (non-fixed:19893  fixed:83)
                      2560     cells, (non-fixed:2554   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       107
Avg. std cell width:  3.74 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:26 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 1 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:26 2016
****************************************

avg cell displacement:    3.600 um ( 1.00 row height)
max cell displacement:    3.600 um ( 1.00 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 2554 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 7 clock nets rerouted
LR: Clock routing service terminated
Optimize clock tree Successful...
clock: CLK
Setting CTS options for clock tree 'CLK' rooted from pin CLK (net CLK)...
clock_opt completed Successfully

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
7/2855 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (7/2855 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, memory: 98068 kbytes
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:30 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.00%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK1 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.80       5.80
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX2TF)          0.00       5.80 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX2TF)           0.68       6.48 f
  U476/Y (NOR3X4TF)                                       0.38 *     6.86 r
  opad_sclk1/P (POC8B)                                    1.47 *     8.34 r
  SCLK1 (out)                                             0.00 *     8.34 r
  data arrival time                                                  8.34

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -8.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34



****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:30 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

   max_delay/setup ('CLK' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   SCLK1                        3.00           3.34 r        -0.34  (VIOLATED)
   SCLK2                        3.00           3.31 r        -0.31  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   scpu_ctrl_spi/uut/N285       1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U613/A1
                                1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U606/A1
                                1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U599/A1
                                1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U595/A1
                                1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U134/A1
                                1.00           1.03          -0.03  (VIOLATED)
       PIN :   scpu_ctrl_spi/uut/U232/Y
                                1.00           1.03          -0.03  (VIOLATED)


   max_fanout

                             Required        Actual
   Net                        Fanout         Fanout          Slack
   -----------------------------------------------------------------
   scpu_ctrl_spi/uut/I_CLK_G2B1I4 (dont_touch)
                               10.00          83.00         -73.00  (VIOLATED)
   I_CLK_G2B1I1 (dont_touch)
                               10.00          74.00         -64.00  (VIOLATED)
   I_CLK_G2B1I2 (dont_touch)
                               10.00          73.00         -63.00  (VIOLATED)
   I_CLK_G2B1I3 (dont_touch)
                               10.00          51.00         -41.00  (VIOLATED)
   CTS_CLK_delay41 (dont_touch)
                               10.00          16.00          -6.00  (VIOLATED)
   CTS_CLK_delay61 (dont_touch)
                               10.00          15.00          -5.00  (VIOLATED)



The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
Performing optimization...

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)

  WNS: 0.32  TNS: 0.62  Number of Violating Paths: 2
  Nets with DRC Violations: 7
  Total moveable cell area: 28646.3
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636649.5      0.32       0.6     252.0
    0:00:01  636698.5      0.00       0.0     252.0


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636698.5      0.00       0.0     252.0
    0:00:01  636705.7      0.00       0.0     252.0


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636705.7      0.00       0.0     252.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
38%...50%...63%...75%...88%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:36 2016
****************************************
Std cell utilization: 24.65%  (20015/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.57%  (19932/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20015    sites, (non-fixed:19932  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       112
Avg. std cell width:  3.80 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:36 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2302 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:36 2016
****************************************

avg cell displacement:    0.939 um ( 0.26 row height)
max cell displacement:    2.134 um ( 0.59 row height)
std deviation:            0.518 um ( 0.14 row height)
number of cell moved:      2248 cells (out of 2557 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 6
  Total moveable cell area: 28702.5
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  636705.7      0.00       0.0     252.0


  Beginning Phase 1 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  636705.7      0.00       0.0     252.0
    0:00:07  636705.7      0.00       0.0     252.0
    0:00:07  636705.7      0.00       0.0     252.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:37 2016
****************************************
Std cell utilization: 24.65%  (20015/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.57%  (19932/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20015    sites, (non-fixed:19932  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       112
Avg. std cell width:  3.80 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:37 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:28:37 2016
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 6
  Total moveable cell area: 28702.5
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************
Information: Updating database...
clock_opt completed Successfully
begin derive_pg_connection...
--- connected 9 power ports and 9 ground ports
Information: PG PORT PUNCHING: Number of ports connected:                18 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  18 (MW-339)
begin derive_pg_connection...
--- connected 0 power ports and 0 ground ports

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
7/2858 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (7/2858 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, memory: 110000 kbytes
Warning: Net 'I_CLK_G2B1I1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I2' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I3' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay41' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay61' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/I_CLK_G2B1I4' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:40 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  0.05%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.13 *     6.47 r
  U6/Y (INVX8TF)                                          0.05 *     6.52 f
  U7/Y (CLKINVX20TF)                                      0.06 *     6.58 r
  opad_sclk2/P (POC8B)                                    1.36 *     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06



****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:28:40 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

   max_fanout

                             Required        Actual
   Net                        Fanout         Fanout          Slack
   -----------------------------------------------------------------
   scpu_ctrl_spi/uut/I_CLK_G2B1I4 (dont_touch)
                               10.00          83.00         -73.00  (VIOLATED)
   I_CLK_G2B1I1 (dont_touch)
                               10.00          74.00         -64.00  (VIOLATED)
   I_CLK_G2B1I2 (dont_touch)
                               10.00          73.00         -63.00  (VIOLATED)
   I_CLK_G2B1I3 (dont_touch)
                               10.00          51.00         -41.00  (VIOLATED)
   CTS_CLK_delay41 (dont_touch)
                               10.00          16.00          -6.00  (VIOLATED)
   CTS_CLK_delay61 (dont_touch)
                               10.00          15.00          -5.00  (VIOLATED)


Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named cts. (UIG-5)
1
icc_shell> set_max_fanout 80 current_design
Warning: Can't find object 'current_design' in design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
icc_shell> set_max_fanout 80 SCPU_SRAM_8BIT_ALU_SPI_TOP
1
icc_shell> report_timing

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:31:18 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  0.05%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.13 *     6.47 r
  U6/Y (INVX8TF)                                          0.05 *     6.52 f
  U7/Y (CLKINVX20TF)                                      0.06 *     6.58 r
  opad_sclk2/P (POC8B)                                    1.36 *     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
icc_shell> clock_opt -non_clock_route -psyn
Error: unknown option '-non_clock_route' (CMD-010)
Error: unknown option '-psyn' (CMD-010)
icc_shell> clock_opt -non_clock_route -psyn
Error: unknown option '-non_clock_route' (CMD-010)
Error: unknown option '-psyn' (CMD-010)
icc_shell> clock_opt -non_clock_route -psyn
Error: unknown option '-non_clock_route' (CMD-010)
Error: unknown option '-psyn' (CMD-010)
icc_shell> clock_opt -no_clock_route -only_psyn

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
Performing optimization...

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 1
  Total moveable cell area: 28702.5
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636705.7      0.00       0.0       3.0


  Beginning Phase 1 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636705.7      0.00       0.0       3.0


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636705.7      0.00       0.0       3.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
38%...50%...63%...75%...88%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:37 2016
****************************************
Std cell utilization: 24.65%  (20015/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.57%  (19932/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20015    sites, (non-fixed:19932  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       112
Avg. std cell width:  3.80 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:37 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2307 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:38 2016
****************************************

avg cell displacement:    0.929 um ( 0.26 row height)
max cell displacement:    2.229 um ( 0.62 row height)
std deviation:            0.519 um ( 0.14 row height)
number of cell moved:      2248 cells (out of 2557 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 4
  Total moveable cell area: 28702.5
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  636705.7      0.00       0.0       3.2


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  636705.7      0.00       0.0       3.2
    0:00:06  636711.5      0.00       0.0       3.0
    0:00:06  636711.5      0.00       0.0       3.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:38 2016
****************************************
Std cell utilization: 24.65%  (20019/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.58%  (19936/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20019    sites, (non-fixed:19936  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       111
Avg. std cell width:  3.79 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:38 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:33:38 2016
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 1
  Total moveable cell area: 28708.3
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************
Information: Updating database...
clock_opt completed Successfully
1
icc_shell> report_constraint -all

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
7/2858 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (7/2858 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, memory: 110004 kbytes
Warning: Net 'I_CLK_G2B1I1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I2' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I3' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay41' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay61' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/I_CLK_G2B1I4' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:34:00 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

   max_fanout

                             Required        Actual
   Net                        Fanout         Fanout          Slack
   -----------------------------------------------------------------
   scpu_ctrl_spi/uut/I_CLK_G2B1I4 (dont_touch)
                               80.00          83.00          -3.00  (VIOLATED)


1
icc_shell> set_max_fanout 83 SCPU_SRAM_8BIT_ALU_SPI_TOP
1
icc_shell> clock_opt -no_clock_route -only_psyn

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
Performing optimization...

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28708.3
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  636711.5      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
38%...50%...63%...75%...88%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************
Std cell utilization: 24.65%  (20019/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.58%  (19936/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20019    sites, (non-fixed:19936  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       111
Avg. std cell width:  3.79 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---
Legalizing 2316 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************

avg cell displacement:    0.926 um ( 0.26 row height)
max cell displacement:    2.134 um ( 0.59 row height)
std deviation:            0.525 um ( 0.15 row height)
number of cell moved:      2248 cells (out of 2557 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28708.3
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  636711.5      0.00       0.0       0.0
    0:00:06  636711.5      0.00       0.0       0.0
    0:00:06  636711.5      0.00       0.0       0.0

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************
Std cell utilization: 24.65%  (20019/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.58%  (19936/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20019    sites, (non-fixed:19936  fixed:83)
                      2563     cells, (non-fixed:2557   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       111
Avg. std cell width:  3.79 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:34:26 2016
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 28708.3
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    173 pre-routes for placement blockage/checking
    6743 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************
Information: Updating database...
clock_opt completed Successfully
1
icc_shell> report_constraint -all

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
7/2858 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (7/2858 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, memory: 110000 kbytes
Warning: Net 'I_CLK_G2B1I1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I2' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'I_CLK_G2B1I3' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay41' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'CTS_CLK_delay61' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/I_CLK_G2B1I4' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00014 0.00037 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00029 0.00015 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 0.00021 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:34:34 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
This design has no violated constraints.

1
icc_shell> source ../script815/05_route.tcl

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:35:19 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  0.05%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.13 *     6.47 r
  U6/Y (INVX8TF)                                          0.05 *     6.52 f
  U7/Y (CLKINVX20TF)                                      0.06 *     6.58 r
  opad_sclk2/P (POC8B)                                    1.36 *     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06



Create error cell before_pns.err ...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Illegal [MA] Ver-track, step (0.2) < pitch (9.24) (RT-303)
Warning: Illegal [E1] Hor-track, step (0.2) < pitch (5.76) (RT-303)
Warning: Illegal [LY] Ver-track, step (0.2) < pitch (4.12) (RT-303)
Warning: Illegal [MG] Hor-track, step (0.2) < pitch (3.92) (RT-303)
Warning: Illegal [MQ] Ver-track, step (0.2) < pitch (0.8) (RT-303)
Warning: Illegal [M3] Hor-track, step (0.2) < pitch (0.5) (RT-303)
Warning: Illegal [M2] Ver-track, step (0.2) < pitch (0.4) (RT-303)
Warning: Illegal [M1] Hor-track, step (0.2) < pitch (0.4) (RT-303)

============================================
==        Check Pin access points         ==
============================================

Pin [OR2X2TF     ,A   ] has no good access point on V  grid
Pin [AOI21X1TF   ,A0  ] has no good access point on V  grid
Pin [OAI31X1TF   ,A0  ] has no good access point on V  grid
Pin [AOI22X1TF   ,A0  ] has no good access point on VH grid
Pin [AOI22X1TF   ,B0  ] has no good access point on    grid
Pin [AOI221X1TF  ,A1  ] has no good access point on VH grid
Pin [NOR2BX1TF   ,AN  ] has no good access point on V  grid
Pin [NAND2BX1TF  ,AN  ] has no good access point on V  grid
Pin [NAND4BBX1TF ,C   ] has no good access point on VH grid
Pin [NAND4BBX1TF ,BN  ] has no good access point on V  grid
Pin [NAND4BX1TF  ,B   ] has no good access point on V  grid
Pin [NAND4BX1TF  ,D   ] has no good access point on VH grid
Pin [AOI222XLTF  ,A1  ] has no good access point on VH grid
Pin [AOI222XLTF  ,B0  ] has no good access point on V  grid
Pin [AOI222XLTF  ,C1  ] has no good access point on V  grid
Pin [NAND3X1TF   ,A   ] has no good access point on  H grid
Pin [AOI21XLTF   ,A0  ] has no good access point on V  grid
Pin [AOI22X2TF   ,A0  ] has no good access point on V  grid
Pin [NOR3X2TF    ,A   ] has no good access point on V  grid
Pin [AOI221XLTF  ,A0  ] has no good access point on V  grid
Pin [AOI221XLTF  ,A1  ] has no good access point on V  grid
Pin [AND2X2TF    ,A   ] has no good access point on V  grid
Pin [NOR3X1TF    ,B   ] has no good access point on VH grid
Pin [OAI31X4TF   ,A0  ] has no good access point on VH grid
Pin [AOI31X1TF   ,B0  ] has no good access point on VH grid
Pin [AOI31X1TF   ,A1  ] has no good access point on V  grid
Pin [NOR4X1TF    ,B   ] has no good access point on VH grid
Pin [NOR4BX1TF   ,B   ] has no good access point on VH grid
Pin [NOR4BX1TF   ,C   ] has no good access point on  H grid
Pin [NOR4BX1TF   ,D   ] has no good access point on  H grid
Pin [OAI32X4TF   ,A1  ] has no good access point on VH grid
Pin [DFFNSRXLTF  ,RN  ] has no good access point on    grid
Pin [DFFNSRXLTF  ,CKN ] has no good access point on V  grid
Pin [DFFNSRX2TF  ,RN  ] has no good access point on VH grid
Pin [OR4X2TF     ,A   ] has no good access point on  H grid
Pin [OAI21XLTF   ,A0  ] has no good access point on V  grid
Pin [OAI211XLTF  ,A1  ] has no good access point on V  grid
Pin [NAND3XLTF   ,B   ] has no good access point on V  grid
Pin [NOR3BX1TF   ,AN  ] has no good access point on VH grid
Pin [NOR3BX1TF   ,B   ] has no good access point on VH grid
Pin [AND4X1TF    ,C   ] has no good access point on V  grid
Pin [OR4X1TF     ,A   ] has no good access point on  H grid
Pin [OR4X1TF     ,B   ] has no good access point on VH grid
Pin [OAI31XLTF   ,A0  ] has no good access point on V  grid
Pin [NAND3BXLTF  ,C   ] has no good access point on VH grid
Pin [CLKAND2X2TF ,A   ] has no good access point on V  grid
Pin [NOR3XLTF    ,B   ] has no good access point on VH grid
Pin [AOI22XLTF   ,A0  ] has no good access point on VH grid
Pin [AOI222X4TF  ,B0  ] has no good access point on V  grid
Pin [AOI222X4TF  ,A1  ] has no good access point on V  grid
Pin [NAND3BX1TF  ,C   ] has no good access point on VH grid
Pin [AOI2BB1X1TF ,A1N ] has no good access point on VH grid
Pin [AOI222X1TF  ,B0  ] has no good access point on  H grid
Pin [AOI222X1TF  ,B1  ] has no good access point on VH grid
Pin [OAI2BB2X1TF ,B1  ] has no good access point on V  grid
Pin [DFFTRX1TF   ,RN  ] has no good access point on V  grid
Pin [DFFNSRX4TF  ,RN  ] has no good access point on VH grid
Pin [DFFNSRX1TF  ,CKN ] has no good access point on V  grid

******** Pin Access Analysis *******
** # Cell Masters    =  122
** # Ports (logical) =  495
** # Pins (physical) =  495
** # Pins with no good access point on Grid (V&H) =  58 (11%)
** # Pins with no good access point on Ver-Grid   =  50 (10%)
** # Pins with no good access point on Hor-Grid   =  28 ( 5%)

============================================
==    Check Cell-Instance wire tracks     ==
============================================

Checking cell instance tracks on layer (M1)
**** WARNING:    (scpu_ctrl_spi\/cct\/ctrl_state_reg[1]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[3]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[2]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[1]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/cnt_bit_load_reg[4]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/cnt_bit_load_reg[0]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/ctrl_state_reg[0]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[4]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[3]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[2]) has mismatching tracks.

**** WARNING:    ... and 2553 more instances have mismatching tracks.

Checking cell instance tracks on layer (M2)
**** WARNING:    (scpu_ctrl_spi\/cct\/ctrl_state_reg[1]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[3]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[2]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/reg_bits_reg[1]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/cnt_bit_load_reg[4]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/cnt_bit_load_reg[0]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/cct\/ctrl_state_reg[0]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[4]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[3]) has mismatching tracks.

**** WARNING:    (scpu_ctrl_spi\/put\/sram_regs_reg[2]) has mismatching tracks.

**** WARNING:    ... and 2553 more instances have mismatching tracks.


============================================
==         Check Pin out of bound         ==
============================================

No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

No blocked port was detected

[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:00

[        CHECK DESIGN] Peak Memory =    695M Data =     13M

Update error cell ...
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: could not map hier net to flat net      (RT-115)
Warning: Net 'I_CLK_G2B1I3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'CTS_CLK_delay61' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'I_CLK_G2B1I1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'I_CLK' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'I_CLK_G2B1I2' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'CTS_CLK_delay41' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC1'. (MWDC-032)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:35:21 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  0.05%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.13 *     6.47 r
  U6/Y (INVX8TF)                                          0.05 *     6.52 f
  U7/Y (CLKINVX20TF)                                      0.06 *     6.58 r
  opad_sclk2/P (POC8B)                                    1.36 *     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Create cell instance master for ANTENNATF
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)
Start Global Route ...
[Init] Elapsed real time: 0:00:00
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Init] Total (MB): Used   18  Alloctr   18  Proc 1199
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true
-timing_driven                                          :        true

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1224.00,1224.00)
Number of routing layers = 8
layer M1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer M2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer M3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.50
layer MQ, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer MG, dir Hor, min width = 0.40, min space = 0.40 pitch = 3.92
layer LY, dir Ver, min width = 0.60, min space = 0.60 pitch = 4.12
layer E1, dir Hor, min width = 1.50, min space = 2.00 pitch = 5.76
layer MA, dir Ver, min width = 4.00, min space = 5.00 pitch = 9.24
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0
[End of Build Tech Data] Total (MB): Used   22  Alloctr   23  Proc 1199
Net statistics:
Total number of nets     = 2862
Number of nets to route  = 8
Number of single or zero port nets = 2
6 nets are partially connected,
 of which 0 are detail routed and 6 are global routed.
35 nets are fully connected,
 of which 34 are detail routed and 1 are global routed.
Information: 7 of the existing global routes are deleted. (ZRT-102)
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build All Nets] Total (MB): Used   23  Alloctr   24  Proc 1199
Average gCell capacity  2.50     on layer (1)    M1
Average gCell capacity  2.89     on layer (2)    M2
Average gCell capacity  2.93     on layer (3)    M3
Average gCell capacity  1.54     on layer (4)    MQ
Average gCell capacity  1.48     on layer (5)    MG
Average gCell capacity  0.00     on layer (6)    LY
Average gCell capacity  0.00     on layer (7)    E1
Average gCell capacity  0.00     on layer (8)    MA
Average number of tracks per gCell 9.03  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.03  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    MQ
Average number of tracks per gCell 4.52  on layer (5)    MG
Average number of tracks per gCell 3.00  on layer (6)    LY
Average number of tracks per gCell 1.01  on layer (7)    E1
Average number of tracks per gCell 0.40  on layer (8)    MA
Number of gCells = 922080
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    1  Proc    0
[End of Build Congestion map] Total (MB): Used   21  Alloctr   25  Proc 1199
Total stats:
[End of Build Data] Elapsed real time: 0:00:00
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    5  Proc    0
[End of Build Data] Total (MB): Used   21  Alloctr   25  Proc 1199
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Initial Routing] Total (MB): Used   21  Alloctr   25  Proc 1199
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MQ         Overflow =     0 Max = 0 (GRCs =  2) GRCs =     2 (0.00%)
Initial. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       99.9 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       98.5 1.30 0.15 0.03 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       98.1 1.79 0.09 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MQ       99.6 0.20 0.10 0.02 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MG       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.3 0.61 0.06 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


Initial. Total Wire Length = 5844.28
Initial. Layer M1 wire length = 93.38
Initial. Layer M2 wire length = 2163.49
Initial. Layer M3 wire length = 3002.15
Initial. Layer MQ wire length = 583.20
Initial. Layer MG wire length = 2.06
Initial. Layer LY wire length = 0.00
Initial. Layer E1 wire length = 0.00
Initial. Layer MA wire length = 0.00
Initial. Total Number of Contacts = 840
Initial. Via via1 count = 353
Initial. Via via2 count = 408
Initial. Via via3 count = 77
Initial. Via via4 count = 2
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase1 Routing] Total (MB): Used   21  Alloctr   25  Proc 1199
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MQ         Overflow =     0 Max = 0 (GRCs =  2) GRCs =     2 (0.00%)
phase1. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       99.9 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       98.5 1.30 0.15 0.03 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       98.1 1.79 0.09 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MQ       99.6 0.20 0.10 0.02 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MG       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.3 0.61 0.06 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase1. Total Wire Length = 5844.28
phase1. Layer M1 wire length = 93.38
phase1. Layer M2 wire length = 2163.49
phase1. Layer M3 wire length = 3002.15
phase1. Layer MQ wire length = 583.20
phase1. Layer MG wire length = 2.06
phase1. Layer LY wire length = 0.00
phase1. Layer E1 wire length = 0.00
phase1. Layer MA wire length = 0.00
phase1. Total Number of Contacts = 840
phase1. Via via1 count = 353
phase1. Via via2 count = 408
phase1. Via via3 count = 77
phase1. Via via4 count = 2
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase2 Routing] Total (MB): Used   21  Alloctr   25  Proc 1199
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       99.9 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       98.6 1.26 0.07 0.03 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       98.1 1.84 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MQ       99.6 0.20 0.10 0.02 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MG       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.3 0.61 0.04 0.01 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 5844.28
phase2. Layer M1 wire length = 93.38
phase2. Layer M2 wire length = 2163.49
phase2. Layer M3 wire length = 3002.15
phase2. Layer MQ wire length = 583.20
phase2. Layer MG wire length = 2.06
phase2. Layer LY wire length = 0.00
phase2. Layer E1 wire length = 0.00
phase2. Layer MA wire length = 0.00
phase2. Total Number of Contacts = 840
phase2. Via via1 count = 353
phase2. Via via2 count = 408
phase2. Via via3 count = 77
phase2. Via via4 count = 2
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    5  Proc    0
[End of Whole Chip Routing] Total (MB): Used   21  Alloctr   25  Proc 1199

Congestion utilization per direction:
Average vertical track utilization   =  0.18 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.13 %
Peak    horizontal track utilization = 25.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -3  Proc    0
[GR: Done] Total (MB): Used   24  Alloctr   25  Proc 1199
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0
[GR: Done] Total (MB): Used   24  Alloctr   25  Proc 1199
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Global Routing] Total (MB): Used   18  Alloctr   19  Proc 1199

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0
[Track Assign: Read routes] Total (MB): Used   22  Alloctr   22  Proc 1199

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11
Routed partition 2/11
Routed partition 3/11
Routed partition 4/11
Routed partition 5/11
Routed partition 6/11
Routed partition 7/11
Routed partition 8/11
Routed partition 9/11
Routed partition 10/11
Routed partition 11/11

Assign Vertical partitions, iteration 0
Routed partition 1/10
Routed partition 2/10
Routed partition 3/10
Routed partition 4/10
Routed partition 5/10
Routed partition 6/10
Routed partition 7/10
Routed partition 8/10
Routed partition 9/10
Routed partition 10/10

Number of wires with overlap after iteration 0 = 267 of 1172


[Track Assign: Iteration 0] Elapsed real time: 0:00:00
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 1199

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11
Routed partition 2/11
Routed partition 3/11
Routed partition 4/11
Routed partition 5/11
Routed partition 6/11
Routed partition 7/11
Routed partition 8/11
Routed partition 9/11
Routed partition 10/11
Routed partition 11/11

Assign Vertical partitions, iteration 1
Routed partition 1/10
Routed partition 2/10
Routed partition 3/10
Routed partition 4/10
Routed partition 5/10
Routed partition 6/10
Routed partition 7/10
Routed partition 8/10
Routed partition 9/10
Routed partition 10/10

[Track Assign: Iteration 1] Elapsed real time: 0:00:00
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 1199

Number of wires with overlap after iteration 1 = 58 of 746


Wire length and via report:
---------------------------
Number of metal1 wires: 7                via01: 0
Number of metal2 wires: 268              via12: 349
Number of metal3 wires: 400              via23: 534
Number of metal4 wires: 71               via34: 113
Number of metal5 wires: 0                via45: 0
Number of metal6 wires: 0                via56: 0
Number of metal7 wires: 0                via67: 0
Number of metal8 wires: 0                via78: 0
Total number of wires: 746               vias: 996

Total metal1 wire length: 89.8
Total metal2 wire length: 2159.9
Total metal3 wire length: 3056.5
Total metal4 wire length: 602.3
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total wire length: 5908.5

Longest metal1 wire length: 72.8
Longest metal2 wire length: 223.6
Longest metal3 wire length: 253.6
Longest metal4 wire length: 126.6
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0
[Track Assign: Done] Total (MB): Used   20  Alloctr   21  Proc 1199

        There were 1168 out of 10505 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    1  Proc    0
[Dr init] Total (MB): Used   22  Alloctr   23  Proc 1199
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0
[INIT LEGALITY CHECKER] Total (MB): Used   23  Alloctr   24  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1156 Partitions, Violations = 0
Routed  5/1156 Partitions, Violations = 0
Routed  10/1156 Partitions, Violations =        0
Routed  15/1156 Partitions, Violations =        0
Routed  20/1156 Partitions, Violations =        0
Routed  25/1156 Partitions, Violations =        0
Routed  30/1156 Partitions, Violations =        0
Routed  35/1156 Partitions, Violations =        0
Routed  40/1156 Partitions, Violations =        0
Routed  45/1156 Partitions, Violations =        0
Routed  50/1156 Partitions, Violations =        0
Routed  55/1156 Partitions, Violations =        0
Routed  60/1156 Partitions, Violations =        0
Routed  65/1156 Partitions, Violations =        0
Routed  70/1156 Partitions, Violations =        0
Routed  75/1156 Partitions, Violations =        0
Routed  80/1156 Partitions, Violations =        0
Routed  85/1156 Partitions, Violations =        0
Routed  90/1156 Partitions, Violations =        0
Routed  95/1156 Partitions, Violations =        0
Routed  100/1156 Partitions, Violations =       0
Routed  105/1156 Partitions, Violations =       0
Routed  110/1156 Partitions, Violations =       0
Routed  115/1156 Partitions, Violations =       0
Routed  120/1156 Partitions, Violations =       0
Routed  125/1156 Partitions, Violations =       0
Routed  130/1156 Partitions, Violations =       0
Routed  135/1156 Partitions, Violations =       0
Routed  140/1156 Partitions, Violations =       0
Routed  145/1156 Partitions, Violations =       0
Routed  150/1156 Partitions, Violations =       0
Routed  155/1156 Partitions, Violations =       0
Routed  160/1156 Partitions, Violations =       0
Routed  165/1156 Partitions, Violations =       0
Routed  170/1156 Partitions, Violations =       0
Routed  175/1156 Partitions, Violations =       0
Routed  180/1156 Partitions, Violations =       0
Routed  185/1156 Partitions, Violations =       0
Routed  190/1156 Partitions, Violations =       0
Routed  195/1156 Partitions, Violations =       0
Routed  200/1156 Partitions, Violations =       0
Routed  205/1156 Partitions, Violations =       0
Routed  210/1156 Partitions, Violations =       0
Routed  215/1156 Partitions, Violations =       0
Routed  220/1156 Partitions, Violations =       0
Routed  225/1156 Partitions, Violations =       0
Routed  230/1156 Partitions, Violations =       0
Routed  235/1156 Partitions, Violations =       0
Routed  240/1156 Partitions, Violations =       0
Routed  245/1156 Partitions, Violations =       0
Routed  250/1156 Partitions, Violations =       0
Routed  255/1156 Partitions, Violations =       0
Routed  260/1156 Partitions, Violations =       0
Routed  265/1156 Partitions, Violations =       0
Routed  270/1156 Partitions, Violations =       0
Routed  275/1156 Partitions, Violations =       0
Routed  280/1156 Partitions, Violations =       0
Routed  285/1156 Partitions, Violations =       0
Routed  290/1156 Partitions, Violations =       1
Routed  295/1156 Partitions, Violations =       1
Routed  300/1156 Partitions, Violations =       1
Routed  305/1156 Partitions, Violations =       1
Routed  310/1156 Partitions, Violations =       1
Routed  315/1156 Partitions, Violations =       1
Routed  320/1156 Partitions, Violations =       1
Routed  325/1156 Partitions, Violations =       1
Routed  330/1156 Partitions, Violations =       1
Routed  335/1156 Partitions, Violations =       1
Routed  340/1156 Partitions, Violations =       1
Routed  345/1156 Partitions, Violations =       1
Routed  350/1156 Partitions, Violations =       1
Routed  355/1156 Partitions, Violations =       1
Routed  360/1156 Partitions, Violations =       1
Routed  365/1156 Partitions, Violations =       1
Routed  370/1156 Partitions, Violations =       1
Routed  375/1156 Partitions, Violations =       1
Routed  380/1156 Partitions, Violations =       1
Routed  385/1156 Partitions, Violations =       1
Routed  390/1156 Partitions, Violations =       1
Routed  395/1156 Partitions, Violations =       1
Routed  400/1156 Partitions, Violations =       4
Routed  405/1156 Partitions, Violations =       4
Routed  410/1156 Partitions, Violations =       4
Routed  415/1156 Partitions, Violations =       4
Routed  420/1156 Partitions, Violations =       4
Routed  425/1156 Partitions, Violations =       4
Routed  430/1156 Partitions, Violations =       4
Routed  435/1156 Partitions, Violations =       4
Routed  440/1156 Partitions, Violations =       4
Routed  445/1156 Partitions, Violations =       4
Routed  450/1156 Partitions, Violations =       4
Routed  455/1156 Partitions, Violations =       4
Routed  460/1156 Partitions, Violations =       4
Routed  465/1156 Partitions, Violations =       4
Routed  470/1156 Partitions, Violations =       4
Routed  475/1156 Partitions, Violations =       4
Routed  480/1156 Partitions, Violations =       4
Routed  485/1156 Partitions, Violations =       4
Routed  490/1156 Partitions, Violations =       4
Routed  495/1156 Partitions, Violations =       4
Routed  500/1156 Partitions, Violations =       4
Routed  505/1156 Partitions, Violations =       4
Routed  510/1156 Partitions, Violations =       4
Routed  515/1156 Partitions, Violations =       4
Routed  520/1156 Partitions, Violations =       8
Routed  525/1156 Partitions, Violations =       8
Routed  530/1156 Partitions, Violations =       8
Routed  535/1156 Partitions, Violations =       8
Routed  540/1156 Partitions, Violations =       8
Routed  545/1156 Partitions, Violations =       8
Routed  550/1156 Partitions, Violations =       7
Routed  555/1156 Partitions, Violations =       7
Routed  560/1156 Partitions, Violations =       7
Routed  565/1156 Partitions, Violations =       7
Routed  570/1156 Partitions, Violations =       7
Routed  575/1156 Partitions, Violations =       7
Routed  580/1156 Partitions, Violations =       7
Routed  585/1156 Partitions, Violations =       7
Routed  590/1156 Partitions, Violations =       7
Routed  595/1156 Partitions, Violations =       7
Routed  600/1156 Partitions, Violations =       7
Routed  605/1156 Partitions, Violations =       7
Routed  610/1156 Partitions, Violations =       7
Routed  615/1156 Partitions, Violations =       7
Routed  620/1156 Partitions, Violations =       7
Routed  625/1156 Partitions, Violations =       7
Routed  630/1156 Partitions, Violations =       7
Routed  635/1156 Partitions, Violations =       7
Routed  640/1156 Partitions, Violations =       9
Routed  645/1156 Partitions, Violations =       9
Routed  650/1156 Partitions, Violations =       9
Routed  655/1156 Partitions, Violations =       9
Routed  660/1156 Partitions, Violations =       9
Routed  665/1156 Partitions, Violations =       9
Routed  670/1156 Partitions, Violations =       9
Routed  675/1156 Partitions, Violations =       7
Routed  680/1156 Partitions, Violations =       7
Routed  685/1156 Partitions, Violations =       7
Routed  690/1156 Partitions, Violations =       7
Routed  695/1156 Partitions, Violations =       7
Routed  700/1156 Partitions, Violations =       7
Routed  705/1156 Partitions, Violations =       7
Routed  710/1156 Partitions, Violations =       7
Routed  715/1156 Partitions, Violations =       7
Routed  720/1156 Partitions, Violations =       7
Routed  725/1156 Partitions, Violations =       7
Routed  730/1156 Partitions, Violations =       7
Routed  735/1156 Partitions, Violations =       7
Routed  740/1156 Partitions, Violations =       7
Routed  745/1156 Partitions, Violations =       7
Routed  750/1156 Partitions, Violations =       7
Routed  755/1156 Partitions, Violations =       7
Routed  760/1156 Partitions, Violations =       7
Routed  765/1156 Partitions, Violations =       7
Routed  770/1156 Partitions, Violations =       7
Routed  775/1156 Partitions, Violations =       7
Routed  780/1156 Partitions, Violations =       7
Routed  785/1156 Partitions, Violations =       7
Routed  790/1156 Partitions, Violations =       7
Routed  795/1156 Partitions, Violations =       7
Routed  800/1156 Partitions, Violations =       7
Routed  805/1156 Partitions, Violations =       7
Routed  810/1156 Partitions, Violations =       7
Routed  815/1156 Partitions, Violations =       7
Routed  820/1156 Partitions, Violations =       7
Routed  825/1156 Partitions, Violations =       7
Routed  830/1156 Partitions, Violations =       7
Routed  835/1156 Partitions, Violations =       7
Routed  840/1156 Partitions, Violations =       7
Routed  845/1156 Partitions, Violations =       7
Routed  850/1156 Partitions, Violations =       7
Routed  855/1156 Partitions, Violations =       7
Routed  860/1156 Partitions, Violations =       7
Routed  865/1156 Partitions, Violations =       7
Routed  870/1156 Partitions, Violations =       7
Routed  875/1156 Partitions, Violations =       7
Routed  880/1156 Partitions, Violations =       7
Routed  885/1156 Partitions, Violations =       7
Routed  890/1156 Partitions, Violations =       7
Routed  895/1156 Partitions, Violations =       7
Routed  900/1156 Partitions, Violations =       7
Routed  905/1156 Partitions, Violations =       7
Routed  910/1156 Partitions, Violations =       7
Routed  915/1156 Partitions, Violations =       7
Routed  920/1156 Partitions, Violations =       7
Routed  925/1156 Partitions, Violations =       7
Routed  930/1156 Partitions, Violations =       7
Routed  935/1156 Partitions, Violations =       7
Routed  940/1156 Partitions, Violations =       7
Routed  945/1156 Partitions, Violations =       7
Routed  950/1156 Partitions, Violations =       7
Routed  955/1156 Partitions, Violations =       7
Routed  960/1156 Partitions, Violations =       7
Routed  965/1156 Partitions, Violations =       7
Routed  970/1156 Partitions, Violations =       7
Routed  975/1156 Partitions, Violations =       7
Routed  980/1156 Partitions, Violations =       7
Routed  985/1156 Partitions, Violations =       7
Routed  990/1156 Partitions, Violations =       7
Routed  995/1156 Partitions, Violations =       7
Routed  1000/1156 Partitions, Violations =      7
Routed  1005/1156 Partitions, Violations =      7
Routed  1010/1156 Partitions, Violations =      7
Routed  1015/1156 Partitions, Violations =      7
Routed  1020/1156 Partitions, Violations =      7
Routed  1025/1156 Partitions, Violations =      7
Routed  1030/1156 Partitions, Violations =      7
Routed  1035/1156 Partitions, Violations =      7
Routed  1040/1156 Partitions, Violations =      7
Routed  1045/1156 Partitions, Violations =      7
Routed  1050/1156 Partitions, Violations =      7
Routed  1055/1156 Partitions, Violations =      7
Routed  1060/1156 Partitions, Violations =      7
Routed  1065/1156 Partitions, Violations =      7
Routed  1070/1156 Partitions, Violations =      7
Routed  1075/1156 Partitions, Violations =      7
Routed  1080/1156 Partitions, Violations =      7
Routed  1085/1156 Partitions, Violations =      7
Routed  1090/1156 Partitions, Violations =      7
Routed  1095/1156 Partitions, Violations =      7
Routed  1100/1156 Partitions, Violations =      7
Routed  1105/1156 Partitions, Violations =      7
Routed  1110/1156 Partitions, Violations =      7
Routed  1115/1156 Partitions, Violations =      7
Routed  1120/1156 Partitions, Violations =      7
Routed  1125/1156 Partitions, Violations =      7
Routed  1130/1156 Partitions, Violations =      7
Routed  1135/1156 Partitions, Violations =      7
Routed  1140/1156 Partitions, Violations =      7
Routed  1145/1156 Partitions, Violations =      7
Routed  1150/1156 Partitions, Violations =      7
Routed  1155/1156 Partitions, Violations =      7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        @@@@ Total number of instance ports with antenna violations =   1

        Diff net spacing : 7

[Iter 0] Elapsed real time: 0:00:01
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used    2  Alloctr    2  Proc    0
[Iter 0] Total (MB): Used   23  Alloctr   24  Proc 1199

End DR iteration 0 with 1156 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:01
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used    2  Alloctr    2  Proc    0
[Iter 1] Total (MB): Used   23  Alloctr   24  Proc 1199

End DR iteration 1 with 4 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:02
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    2  Alloctr    2  Proc    0
[DRC CHECK] Total (MB): Used   23  Alloctr   24  Proc 1199
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0
[DR] Total (MB): Used   21  Alloctr   22  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5881 micron
Total Number of Contacts =             885
Total Number of Wires =                670
Total Number of PtConns =              196
        Layer            M1 :         89 micron
        Layer            M2 :       2165 micron
        Layer            M3 :       3033 micron
        Layer            MQ :        593 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via            via3 :         86
        Via            via2 :        471
        Via            via1 :         80
        Via       via1(rot) :        247
        Via   via1(rot)_1x2 :          1


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.11% (1 / 885 vias)

    Layer V1         =  0.30% (1      / 328     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized = 99.70% (327     vias)
    Layer V2         =  0.00% (0      / 471     vias)
        Un-optimized = 100.00% (471     vias)
    Layer VL         =  0.00% (0      / 86      vias)
        Un-optimized = 100.00% (86      vias)

  Total double via conversion rate    =  0.11% (1 / 885 vias)

    Layer V1         =  0.30% (1      / 328     vias)
    Layer V2         =  0.00% (0      / 471     vias)
    Layer VL         =  0.00% (0      / 86      vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   22  Alloctr   23  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10505 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   23  Alloctr   24  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  0
Routed  40/81 Partitions, Violations =  0
Routed  41/81 Partitions, Violations =  0
Routed  42/81 Partitions, Violations =  0
Routed  43/81 Partitions, Violations =  0
Routed  44/81 Partitions, Violations =  0
Routed  45/81 Partitions, Violations =  0
Routed  46/81 Partitions, Violations =  0
Routed  47/81 Partitions, Violations =  0
Routed  48/81 Partitions, Violations =  0
Routed  49/81 Partitions, Violations =  0
Routed  50/81 Partitions, Violations =  0
Routed  51/81 Partitions, Violations =  0
Routed  52/81 Partitions, Violations =  0
Routed  53/81 Partitions, Violations =  0
Routed  54/81 Partitions, Violations =  0
Routed  55/81 Partitions, Violations =  0
Routed  56/81 Partitions, Violations =  0
Routed  57/81 Partitions, Violations =  0
Routed  58/81 Partitions, Violations =  0
Routed  59/81 Partitions, Violations =  0
Routed  60/81 Partitions, Violations =  0
Routed  61/81 Partitions, Violations =  0
Routed  62/81 Partitions, Violations =  0
Routed  63/81 Partitions, Violations =  0
Routed  64/81 Partitions, Violations =  0
Routed  65/81 Partitions, Violations =  0
Routed  66/81 Partitions, Violations =  0
Routed  67/81 Partitions, Violations =  0
Routed  68/81 Partitions, Violations =  0
Routed  69/81 Partitions, Violations =  0
Routed  70/81 Partitions, Violations =  0
Routed  71/81 Partitions, Violations =  0
Routed  72/81 Partitions, Violations =  0
Routed  73/81 Partitions, Violations =  0
Routed  74/81 Partitions, Violations =  0
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  0
Routed  77/81 Partitions, Violations =  0
Routed  78/81 Partitions, Violations =  0
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5871 micron
Total Number of Contacts =             883
Total Number of Wires =                656
Total Number of PtConns =              1
        Layer            M1 :         90 micron
        Layer            M2 :       2155 micron
        Layer            M3 :       3033 micron
        Layer            MQ :        593 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via3_2x1 :         86
        Via        via2_1x2 :        469
        Via            via1 :         25
        Via       via1(rot) :        228
        Via        via1_2x1 :          5
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         50
        Via        via1_1x2 :         19


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 71.35% (630 / 883 vias)

    Layer V1         = 22.87% (75     / 328     vias)
        Weight 1     = 22.87% (75      vias)
        Un-optimized = 77.13% (253     vias)
    Layer V2         = 100.00% (469    / 469     vias)
        Weight 1     = 100.00% (469     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VL         = 100.00% (86     / 86      vias)
        Weight 1     = 100.00% (86      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 71.35% (630 / 883 vias)

    Layer V1         = 22.87% (75     / 328     vias)
    Layer V2         = 100.00% (469    / 469     vias)
    Layer VL         = 100.00% (86     / 86      vias)


[RedundantVia] Elapsed real time: 0:00:00
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   23  Alloctr   24  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0
[Dr init] Total (MB): Used   23  Alloctr   24  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    0
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:03
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used    3  Alloctr    4  Proc    0
[Iter 1] Total (MB): Used   24  Alloctr   25  Proc 1199

End DR iteration 1 with 3 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0
[DR] Total (MB): Used   22  Alloctr   23  Proc 1199
[DR: Done] Elapsed real time: 0:00:03
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 1199

        There were 1168 out of 10505 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:03
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0
[Dr init] Total (MB): Used   24  Alloctr   25  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1156 Partitions, Violations = 0
Routed  5/1156 Partitions, Violations = 0
Routed  10/1156 Partitions, Violations =        0
Routed  15/1156 Partitions, Violations =        0
Routed  20/1156 Partitions, Violations =        0
Routed  25/1156 Partitions, Violations =        0
Routed  30/1156 Partitions, Violations =        0
Routed  35/1156 Partitions, Violations =        0
Routed  40/1156 Partitions, Violations =        0
Routed  45/1156 Partitions, Violations =        0
Routed  50/1156 Partitions, Violations =        0
Routed  55/1156 Partitions, Violations =        0
Routed  60/1156 Partitions, Violations =        0
Routed  65/1156 Partitions, Violations =        0
Routed  70/1156 Partitions, Violations =        0
Routed  75/1156 Partitions, Violations =        0
Routed  80/1156 Partitions, Violations =        0
Routed  85/1156 Partitions, Violations =        0
Routed  90/1156 Partitions, Violations =        0
Routed  95/1156 Partitions, Violations =        0
Routed  100/1156 Partitions, Violations =       0
Routed  105/1156 Partitions, Violations =       0
Routed  110/1156 Partitions, Violations =       0
Routed  115/1156 Partitions, Violations =       0
Routed  120/1156 Partitions, Violations =       0
Routed  125/1156 Partitions, Violations =       0
Routed  130/1156 Partitions, Violations =       0
Routed  135/1156 Partitions, Violations =       0
Routed  140/1156 Partitions, Violations =       0
Routed  145/1156 Partitions, Violations =       0
Routed  150/1156 Partitions, Violations =       0
Routed  155/1156 Partitions, Violations =       0
Routed  160/1156 Partitions, Violations =       0
Routed  165/1156 Partitions, Violations =       0
Routed  170/1156 Partitions, Violations =       0
Routed  175/1156 Partitions, Violations =       0
Routed  180/1156 Partitions, Violations =       0
Routed  185/1156 Partitions, Violations =       0
Routed  190/1156 Partitions, Violations =       0
Routed  195/1156 Partitions, Violations =       0
Routed  200/1156 Partitions, Violations =       0
Routed  205/1156 Partitions, Violations =       0
Routed  210/1156 Partitions, Violations =       0
Routed  215/1156 Partitions, Violations =       0
Routed  220/1156 Partitions, Violations =       0
Routed  225/1156 Partitions, Violations =       0
Routed  230/1156 Partitions, Violations =       0
Routed  235/1156 Partitions, Violations =       0
Routed  240/1156 Partitions, Violations =       0
Routed  245/1156 Partitions, Violations =       0
Routed  250/1156 Partitions, Violations =       0
Routed  255/1156 Partitions, Violations =       0
Routed  260/1156 Partitions, Violations =       0
Routed  265/1156 Partitions, Violations =       0
Routed  270/1156 Partitions, Violations =       0
Routed  275/1156 Partitions, Violations =       0
Routed  280/1156 Partitions, Violations =       0
Routed  285/1156 Partitions, Violations =       0
Routed  290/1156 Partitions, Violations =       0
Routed  295/1156 Partitions, Violations =       0
Routed  300/1156 Partitions, Violations =       0
Routed  305/1156 Partitions, Violations =       0
Routed  310/1156 Partitions, Violations =       0
Routed  315/1156 Partitions, Violations =       0
Routed  320/1156 Partitions, Violations =       0
Routed  325/1156 Partitions, Violations =       0
Routed  330/1156 Partitions, Violations =       0
Routed  335/1156 Partitions, Violations =       0
Routed  340/1156 Partitions, Violations =       0
Routed  345/1156 Partitions, Violations =       0
Routed  350/1156 Partitions, Violations =       0
Routed  355/1156 Partitions, Violations =       0
Routed  360/1156 Partitions, Violations =       0
Routed  365/1156 Partitions, Violations =       0
Routed  370/1156 Partitions, Violations =       0
Routed  375/1156 Partitions, Violations =       0
Routed  380/1156 Partitions, Violations =       0
Routed  385/1156 Partitions, Violations =       0
Routed  390/1156 Partitions, Violations =       0
Routed  395/1156 Partitions, Violations =       0
Routed  400/1156 Partitions, Violations =       0
Routed  405/1156 Partitions, Violations =       0
Routed  410/1156 Partitions, Violations =       0
Routed  415/1156 Partitions, Violations =       0
Routed  420/1156 Partitions, Violations =       0
Routed  425/1156 Partitions, Violations =       0
Routed  430/1156 Partitions, Violations =       0
Routed  435/1156 Partitions, Violations =       0
Routed  440/1156 Partitions, Violations =       0
Routed  445/1156 Partitions, Violations =       0
Routed  450/1156 Partitions, Violations =       0
Routed  455/1156 Partitions, Violations =       0
Routed  460/1156 Partitions, Violations =       0
Routed  465/1156 Partitions, Violations =       0
Routed  470/1156 Partitions, Violations =       0
Routed  475/1156 Partitions, Violations =       0
Routed  480/1156 Partitions, Violations =       0
Routed  485/1156 Partitions, Violations =       0
Routed  490/1156 Partitions, Violations =       0
Routed  495/1156 Partitions, Violations =       0
Routed  500/1156 Partitions, Violations =       0
Routed  505/1156 Partitions, Violations =       0
Routed  510/1156 Partitions, Violations =       0
Routed  515/1156 Partitions, Violations =       0
Routed  520/1156 Partitions, Violations =       0
Routed  525/1156 Partitions, Violations =       0
Routed  530/1156 Partitions, Violations =       0
Routed  535/1156 Partitions, Violations =       0
Routed  540/1156 Partitions, Violations =       0
Routed  545/1156 Partitions, Violations =       0
Routed  550/1156 Partitions, Violations =       0
Routed  555/1156 Partitions, Violations =       0
Routed  560/1156 Partitions, Violations =       0
Routed  565/1156 Partitions, Violations =       0
Routed  570/1156 Partitions, Violations =       0
Routed  575/1156 Partitions, Violations =       0
Routed  580/1156 Partitions, Violations =       0
Routed  585/1156 Partitions, Violations =       0
Routed  590/1156 Partitions, Violations =       0
Routed  595/1156 Partitions, Violations =       0
Routed  600/1156 Partitions, Violations =       0
Routed  605/1156 Partitions, Violations =       0
Routed  610/1156 Partitions, Violations =       0
Routed  615/1156 Partitions, Violations =       0
Routed  620/1156 Partitions, Violations =       0
Routed  625/1156 Partitions, Violations =       0
Routed  630/1156 Partitions, Violations =       0
Routed  635/1156 Partitions, Violations =       0
Routed  640/1156 Partitions, Violations =       0
Routed  645/1156 Partitions, Violations =       0
Routed  650/1156 Partitions, Violations =       0
Routed  655/1156 Partitions, Violations =       0
Routed  660/1156 Partitions, Violations =       0
Routed  665/1156 Partitions, Violations =       0
Routed  670/1156 Partitions, Violations =       0
Routed  675/1156 Partitions, Violations =       0
Routed  680/1156 Partitions, Violations =       0
Routed  685/1156 Partitions, Violations =       0
Routed  690/1156 Partitions, Violations =       0
Routed  695/1156 Partitions, Violations =       0
Routed  700/1156 Partitions, Violations =       0
Routed  705/1156 Partitions, Violations =       0
Routed  710/1156 Partitions, Violations =       0
Routed  715/1156 Partitions, Violations =       0
Routed  720/1156 Partitions, Violations =       0
Routed  725/1156 Partitions, Violations =       0
Routed  730/1156 Partitions, Violations =       0
Routed  735/1156 Partitions, Violations =       0
Routed  740/1156 Partitions, Violations =       0
Routed  745/1156 Partitions, Violations =       0
Routed  750/1156 Partitions, Violations =       0
Routed  755/1156 Partitions, Violations =       0
Routed  760/1156 Partitions, Violations =       0
Routed  765/1156 Partitions, Violations =       0
Routed  770/1156 Partitions, Violations =       0
Routed  775/1156 Partitions, Violations =       0
Routed  780/1156 Partitions, Violations =       0
Routed  785/1156 Partitions, Violations =       0
Routed  790/1156 Partitions, Violations =       0
Routed  795/1156 Partitions, Violations =       0
Routed  800/1156 Partitions, Violations =       0
Routed  805/1156 Partitions, Violations =       0
Routed  810/1156 Partitions, Violations =       0
Routed  815/1156 Partitions, Violations =       0
Routed  820/1156 Partitions, Violations =       0
Routed  825/1156 Partitions, Violations =       0
Routed  830/1156 Partitions, Violations =       0
Routed  835/1156 Partitions, Violations =       0
Routed  840/1156 Partitions, Violations =       0
Routed  845/1156 Partitions, Violations =       0
Routed  850/1156 Partitions, Violations =       0
Routed  855/1156 Partitions, Violations =       0
Routed  860/1156 Partitions, Violations =       0
Routed  865/1156 Partitions, Violations =       0
Routed  870/1156 Partitions, Violations =       0
Routed  875/1156 Partitions, Violations =       0
Routed  880/1156 Partitions, Violations =       0
Routed  885/1156 Partitions, Violations =       0
Routed  890/1156 Partitions, Violations =       0
Routed  895/1156 Partitions, Violations =       0
Routed  900/1156 Partitions, Violations =       0
Routed  905/1156 Partitions, Violations =       0
Routed  910/1156 Partitions, Violations =       0
Routed  915/1156 Partitions, Violations =       0
Routed  920/1156 Partitions, Violations =       0
Routed  925/1156 Partitions, Violations =       0
Routed  930/1156 Partitions, Violations =       0
Routed  935/1156 Partitions, Violations =       0
Routed  940/1156 Partitions, Violations =       0
Routed  945/1156 Partitions, Violations =       0
Routed  950/1156 Partitions, Violations =       0
Routed  955/1156 Partitions, Violations =       0
Routed  960/1156 Partitions, Violations =       0
Routed  965/1156 Partitions, Violations =       0
Routed  970/1156 Partitions, Violations =       0
Routed  975/1156 Partitions, Violations =       0
Routed  980/1156 Partitions, Violations =       0
Routed  985/1156 Partitions, Violations =       0
Routed  990/1156 Partitions, Violations =       0
Routed  995/1156 Partitions, Violations =       0
Routed  1000/1156 Partitions, Violations =      0
Routed  1005/1156 Partitions, Violations =      0
Routed  1010/1156 Partitions, Violations =      0
Routed  1015/1156 Partitions, Violations =      0
Routed  1020/1156 Partitions, Violations =      0
Routed  1025/1156 Partitions, Violations =      0
Routed  1030/1156 Partitions, Violations =      0
Routed  1035/1156 Partitions, Violations =      0
Routed  1040/1156 Partitions, Violations =      0
Routed  1045/1156 Partitions, Violations =      0
Routed  1050/1156 Partitions, Violations =      0
Routed  1055/1156 Partitions, Violations =      0
Routed  1060/1156 Partitions, Violations =      0
Routed  1065/1156 Partitions, Violations =      0
Routed  1070/1156 Partitions, Violations =      0
Routed  1075/1156 Partitions, Violations =      0
Routed  1080/1156 Partitions, Violations =      0
Routed  1085/1156 Partitions, Violations =      0
Routed  1090/1156 Partitions, Violations =      0
Routed  1095/1156 Partitions, Violations =      0
Routed  1100/1156 Partitions, Violations =      0
Routed  1105/1156 Partitions, Violations =      0
Routed  1110/1156 Partitions, Violations =      0
Routed  1115/1156 Partitions, Violations =      0
Routed  1120/1156 Partitions, Violations =      0
Routed  1125/1156 Partitions, Violations =      0
Routed  1130/1156 Partitions, Violations =      0
Routed  1135/1156 Partitions, Violations =      0
Routed  1140/1156 Partitions, Violations =      0
Routed  1145/1156 Partitions, Violations =      0
Routed  1150/1156 Partitions, Violations =      0
Routed  1155/1156 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:04
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0
[Iter 0] Total (MB): Used   24  Alloctr   25  Proc 1199

End DR iteration 0 with 1156 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:04
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0
[Iter 1] Total (MB): Used   24  Alloctr   25  Proc 1199

End DR iteration 1 with 0 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:04
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DRC CHECK] Stage (MB): Used    4  Alloctr    4  Proc    0
[DRC CHECK] Total (MB): Used   24  Alloctr   25  Proc 1199
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:04
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0
[DR] Total (MB): Used   23  Alloctr   24  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5867 micron
Total Number of Contacts =             878
Total Number of Wires =                648
Total Number of PtConns =              1
        Layer            M1 :         90 micron
        Layer            M2 :       2156 micron
        Layer            M3 :       3031 micron
        Layer            MQ :        590 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via3_2x1 :         84
        Via        via2_1x2 :        466
        Via            via1 :         25
        Via       via1(rot) :        228
        Via        via1_2x1 :          5
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         50
        Via        via1_1x2 :         19


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
        Weight 1     = 22.87% (75      vias)
        Un-optimized = 77.13% (253     vias)
    Layer V2         = 100.00% (466    / 466     vias)
        Weight 1     = 100.00% (466     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VL         = 100.00% (84     / 84      vias)
        Weight 1     = 100.00% (84      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
    Layer V2         = 100.00% (466    / 466     vias)
    Layer VL         = 100.00% (84     / 84      vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   23  Alloctr   24  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10505 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   24  Alloctr   25  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  0
Routed  40/81 Partitions, Violations =  0
Routed  41/81 Partitions, Violations =  0
Routed  42/81 Partitions, Violations =  0
Routed  43/81 Partitions, Violations =  0
Routed  44/81 Partitions, Violations =  0
Routed  45/81 Partitions, Violations =  0
Routed  46/81 Partitions, Violations =  0
Routed  47/81 Partitions, Violations =  0
Routed  48/81 Partitions, Violations =  0
Routed  49/81 Partitions, Violations =  0
Routed  50/81 Partitions, Violations =  0
Routed  51/81 Partitions, Violations =  0
Routed  52/81 Partitions, Violations =  0
Routed  53/81 Partitions, Violations =  0
Routed  54/81 Partitions, Violations =  0
Routed  55/81 Partitions, Violations =  0
Routed  56/81 Partitions, Violations =  0
Routed  57/81 Partitions, Violations =  0
Routed  58/81 Partitions, Violations =  0
Routed  59/81 Partitions, Violations =  0
Routed  60/81 Partitions, Violations =  0
Routed  61/81 Partitions, Violations =  0
Routed  62/81 Partitions, Violations =  0
Routed  63/81 Partitions, Violations =  0
Routed  64/81 Partitions, Violations =  0
Routed  65/81 Partitions, Violations =  0
Routed  66/81 Partitions, Violations =  0
Routed  67/81 Partitions, Violations =  0
Routed  68/81 Partitions, Violations =  0
Routed  69/81 Partitions, Violations =  0
Routed  70/81 Partitions, Violations =  0
Routed  71/81 Partitions, Violations =  0
Routed  72/81 Partitions, Violations =  0
Routed  73/81 Partitions, Violations =  0
Routed  74/81 Partitions, Violations =  0
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  0
Routed  77/81 Partitions, Violations =  0
Routed  78/81 Partitions, Violations =  0
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5867 micron
Total Number of Contacts =             878
Total Number of Wires =                648
Total Number of PtConns =              1
        Layer            M1 :         90 micron
        Layer            M2 :       2156 micron
        Layer            M3 :       3031 micron
        Layer            MQ :        590 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via3_2x1 :         84
        Via        via2_1x2 :        466
        Via            via1 :         25
        Via       via1(rot) :        228
        Via        via1_2x1 :          5
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         50
        Via        via1_1x2 :         19


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
        Weight 1     = 22.87% (75      vias)
        Un-optimized = 77.13% (253     vias)
    Layer V2         = 100.00% (466    / 466     vias)
        Weight 1     = 100.00% (466     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VL         = 100.00% (84     / 84      vias)
        Weight 1     = 100.00% (84      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
    Layer V2         = 100.00% (466    / 466     vias)
    Layer VL         = 100.00% (84     / 84      vias)


[RedundantVia] Elapsed real time: 0:00:00
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   25  Alloctr   26  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:05
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0
[Dr init] Total (MB): Used   25  Alloctr   26  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:05
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 1] Total (MB): Used   25  Alloctr   26  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:05
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    3  Alloctr    4  Proc    0
[DR] Total (MB): Used   24  Alloctr   25  Proc 1199
[DR: Done] Elapsed real time: 0:00:05
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 1199
[DR: Done] Elapsed real time: 0:00:05
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc   -1
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 1198

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    5867 micron
Total Number of Contacts =             878
Total Number of Wires =                648
Total Number of PtConns =              1
        Layer            M1 :         90 micron
        Layer            M2 :       2156 micron
        Layer            M3 :       3031 micron
        Layer            MQ :        590 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via3_2x1 :         84
        Via        via2_1x2 :        466
        Via            via1 :         25
        Via       via1(rot) :        228
        Via        via1_2x1 :          5
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         50
        Via        via1_1x2 :         19


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
        Weight 1     = 22.87% (75      vias)
        Un-optimized = 77.13% (253     vias)
    Layer V2         = 100.00% (466    / 466     vias)
        Weight 1     = 100.00% (466     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VL         = 100.00% (84     / 84      vias)
        Weight 1     = 100.00% (84      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
    Layer V2         = 100.00% (466    / 466     vias)
    Layer VL         = 100.00% (84     / 84      vias)


Total number of nets = 2862
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)


Start checking for open nets ...

net(n1) has floating ports (dbId = 100884 numNodes = 5 numEdges = 0 numCmps = 5)
net(n2) has floating ports (dbId = 100885 numNodes = 11 numEdges = 0 numCmps = 11)
net(n3) has floating ports (dbId = 100886 numNodes = 11 numEdges = 0 numCmps = 11)
net(n5) has floating ports (dbId = 100887 numNodes = 11 numEdges = 0 numCmps = 11)
net(n6) has floating ports (dbId = 100888 numNodes = 11 numEdges = 0 numCmps = 11)
net(n7) has floating ports (dbId = 100889 numNodes = 5 numEdges = 0 numCmps = 5)
net(n13) has floating ports (dbId = 100899 numNodes = 2 numEdges = 0 numCmps = 2)
net(n14) has floating ports (dbId = 100900 numNodes = 2 numEdges = 0 numCmps = 2)
net(n15) has floating ports (dbId = 100901 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_CNT_BIT_LOAD[6]) has floating ports (dbId = 97536 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCPU_CTRL_SPI_PUT_CNT_STATE[1]) has floating ports (dbId = 97537 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCPU_CTRL_SPI_CCT_N51) has floating ports (dbId = 97539 numNodes = 2 numEdges = 0 numCmps = 2)
net(N38) has floating ports (dbId = 97541 numNodes = 2 numEdges = 0 numCmps = 2)
net(N44) has floating ports (dbId = 97542 numNodes = 2 numEdges = 0 numCmps = 2)
net(N41) has floating ports (dbId = 97543 numNodes = 2 numEdges = 0 numCmps = 2)
net(N35) has floating ports (dbId = 97544 numNodes = 2 numEdges = 0 numCmps = 2)
net(N32) has floating ports (dbId = 97545 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_N53) has floating ports (dbId = 97546 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_N54) has floating ports (dbId = 97547 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_N24) has floating ports (dbId = 97548 numNodes = 11 numEdges = 0 numCmps = 11)
net(N214) has floating ports (dbId = 97549 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_N50) has floating ports (dbId = 97550 numNodes = 2 numEdges = 0 numCmps = 2)
net(N234) has floating ports (dbId = 97551 numNodes = 2 numEdges = 0 numCmps = 2)
net(N233) has floating ports (dbId = 97552 numNodes = 2 numEdges = 0 numCmps = 2)
net(N39) has floating ports (dbId = 97553 numNodes = 2 numEdges = 0 numCmps = 2)
net(I_ADC_PI[14]) has floating ports (dbId = 97554 numNodes = 2 numEdges = 0 numCmps = 2)
net(I_ADC_PI[15]) has floating ports (dbId = 97555 numNodes = 2 numEdges = 0 numCmps = 2)
net(I_SCLK2) has floating ports (dbId = 97556 numNodes = 2 numEdges = 0 numCmps = 2)
net(SNPS_LOGIC1) has floating ports (dbId = 97557 numNodes = 49 numEdges = 0 numCmps = 49)
net(I_CTRL_SI) has floating ports (dbId = 97558 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_CNT_ADDR_LEN[3]) has floating ports (dbId = 95744 numNodes = 2 numEdges = 0 numCmps = 2)
net(N42) has floating ports (dbId = 95745 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_CNT_ADDR_LEN[1]) has floating ports (dbId = 95746 numNodes = 2 numEdges = 0 numCmps = 2)
net(N36) has floating ports (dbId = 95747 numNodes = 2 numEdges = 0 numCmps = 2)
net(N33) has floating ports (dbId = 95748 numNodes = 2 numEdges = 0 numCmps = 2)
net(N343) has floating ports (dbId = 95749 numNodes = 2 numEdges = 0 numCmps = 2)
net(N340) has floating ports (dbId = 95750 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCPU_CTRL_SPI_PUT_SPI_STATE[0]) has floating ports (dbId = 95751 numNodes = 6 numEdges = 0 numCmps = 6)
net(N342) has floating ports (dbId = 95752 numNodes = 2 numEdges = 0 numCmps = 2)
net(N209) has floating ports (dbId = 95753 numNodes = 2 numEdges = 0 numCmps = 2)
net(N332) has floating ports (dbId = 95754 numNodes = 2 numEdges = 0 numCmps = 2)
net(N334) has floating ports (dbId = 95755 numNodes = 2 numEdges = 0 numCmps = 2)
net(N212) has floating ports (dbId = 95756 numNodes = 2 numEdges = 0 numCmps = 2)
net(N45) has floating ports (dbId = 95757 numNodes = 2 numEdges = 0 numCmps = 2)
net(N288) has floating ports (dbId = 95758 numNodes = 3 numEdges = 0 numCmps = 3)
net(A_AFTER_MUX[1]) has floating ports (dbId = 95759 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[2]) has floating ports (dbId = 95760 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[3]) has floating ports (dbId = 95761 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[4]) has floating ports (dbId = 95762 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[5]) has floating ports (dbId = 95763 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[6]) has floating ports (dbId = 95764 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[7]) has floating ports (dbId = 95765 numNodes = 2 numEdges = 0 numCmps = 2)
net(A_AFTER_MUX[8]) has floating ports (dbId = 95766 numNodes = 2 numEdges = 0 numCmps = 2)
net(N283) has floating ports (dbId = 95767 numNodes = 4 numEdges = 0 numCmps = 4)
net(A_AFTER_MUX[0]) has floating ports (dbId = 95768 numNodes = 2 numEdges = 0 numCmps = 2)
net(N222) has floating ports (dbId = 95769 numNodes = 2 numEdges = 0 numCmps = 2)
net(N216) has floating ports (dbId = 95770 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SPI_STATE[1]) has floating ports (dbId = 95771 numNodes = 3 numEdges = 0 numCmps = 3)
net(N392) has floating ports (dbId = 95772 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_CNT_STATE[2]) has floating ports (dbId = 95773 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCPU_CTRL_SPI_PUT_N108) has floating ports (dbId = 95774 numNodes = 2 numEdges = 0 numCmps = 2)
net(N37) has floating ports (dbId = 95775 numNodes = 2 numEdges = 0 numCmps = 2)
net(N34) has floating ports (dbId = 95777 numNodes = 2 numEdges = 0 numCmps = 2)
net(N43) has floating ports (dbId = 95778 numNodes = 2 numEdges = 0 numCmps = 2)
net(N31) has floating ports (dbId = 95779 numNodes = 2 numEdges = 0 numCmps = 2)
net(N40) has floating ports (dbId = 95780 numNodes = 2 numEdges = 0 numCmps = 2)
net(N285) has floating ports (dbId = 95781 numNodes = 3 numEdges = 0 numCmps = 3)
net(N298) has floating ports (dbId = 95782 numNodes = 4 numEdges = 0 numCmps = 4)
net(N286) has floating ports (dbId = 95783 numNodes = 3 numEdges = 0 numCmps = 3)
net(N393) has floating ports (dbId = 95232 numNodes = 3 numEdges = 0 numCmps = 3)
net(N391) has floating ports (dbId = 95233 numNodes = 6 numEdges = 0 numCmps = 6)
net(N363) has floating ports (dbId = 95234 numNodes = 8 numEdges = 0 numCmps = 8)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[4]) has floating ports (dbId = 95235 numNodes = 3 numEdges = 0 numCmps = 3)
net(N360) has floating ports (dbId = 95236 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[5]) has floating ports (dbId = 95237 numNodes = 3 numEdges = 0 numCmps = 3)
net(N200) has floating ports (dbId = 95238 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[1]) has floating ports (dbId = 95239 numNodes = 3 numEdges = 0 numCmps = 3)
net(N357) has floating ports (dbId = 95240 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[2]) has floating ports (dbId = 95241 numNodes = 3 numEdges = 0 numCmps = 3)
net(N203) has floating ports (dbId = 95242 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[6]) has floating ports (dbId = 95243 numNodes = 3 numEdges = 0 numCmps = 3)
net(N362) has floating ports (dbId = 95244 numNodes = 2 numEdges = 0 numCmps = 2)
net(N198) has floating ports (dbId = 95245 numNodes = 2 numEdges = 0 numCmps = 2)
net(N361) has floating ports (dbId = 95246 numNodes = 2 numEdges = 0 numCmps = 2)
net(N199) has floating ports (dbId = 95247 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_SRAM_REGS[3]) has floating ports (dbId = 95248 numNodes = 3 numEdges = 0 numCmps = 3)
net(N359) has floating ports (dbId = 95249 numNodes = 2 numEdges = 0 numCmps = 2)
net(N201) has floating ports (dbId = 95250 numNodes = 2 numEdges = 0 numCmps = 2)
net(I_SPI_SO) has floating ports (dbId = 95251 numNodes = 3 numEdges = 0 numCmps = 3)
net(N365) has floating ports (dbId = 95252 numNodes = 2 numEdges = 0 numCmps = 2)
net(N197) has floating ports (dbId = 95253 numNodes = 2 numEdges = 0 numCmps = 2)
net(N358) has floating ports (dbId = 95254 numNodes = 2 numEdges = 0 numCmps = 2)
net(N202) has floating ports (dbId = 95255 numNodes = 2 numEdges = 0 numCmps = 2)
net(N325) has floating ports (dbId = 95256 numNodes = 4 numEdges = 0 numCmps = 4)
net(N327) has floating ports (dbId = 95257 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_CNT_BIT_LOAD[4]) has floating ports (dbId = 95258 numNodes = 3 numEdges = 0 numCmps = 3)
net(N326) has floating ports (dbId = 95259 numNodes = 4 numEdges = 0 numCmps = 4)
net(N215) has floating ports (dbId = 95260 numNodes = 2 numEdges = 0 numCmps = 2)
net(N349) has floating ports (dbId = 95261 numNodes = 2 numEdges = 0 numCmps = 2)
net(N206) has floating ports (dbId = 95262 numNodes = 2 numEdges = 0 numCmps = 2)
net(N346) has floating ports (dbId = 95263 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_CNT_BIT_SENT[3]) has floating ports (dbId = 95264 numNodes = 3 numEdges = 0 numCmps = 3)
net(N208) has floating ports (dbId = 95265 numNodes = 2 numEdges = 0 numCmps = 2)
net(N292) has floating ports (dbId = 95266 numNodes = 2 numEdges = 0 numCmps = 2)
net(N205) has floating ports (dbId = 95267 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_PUT_CNT_ADDR_LEN[0]) has floating ports (dbId = 95268 numNodes = 4 numEdges = 0 numCmps = 4)
net(N424) has floating ports (dbId = 95269 numNodes = 3 numEdges = 0 numCmps = 3)
net(N287) has floating ports (dbId = 95270 numNodes = 5 numEdges = 0 numCmps = 5)
net(N428) has floating ports (dbId = 95271 numNodes = 3 numEdges = 0 numCmps = 3)
net(Q_FROM_SRAM[7]) has floating ports (dbId = 94208 numNodes = 2 numEdges = 0 numCmps = 2)
net(N388) has floating ports (dbId = 94209 numNodes = 10 numEdges = 0 numCmps = 10)
net(N93) has floating ports (dbId = 94210 numNodes = 3 numEdges = 0 numCmps = 3)
net(WEN_AFTER_MUX) has floating ports (dbId = 94211 numNodes = 2 numEdges = 0 numCmps = 2)
net(N91) has floating ports (dbId = 94212 numNodes = 2 numEdges = 0 numCmps = 2)
net(N220) has floating ports (dbId = 94213 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_CCT_CNT_BIT_LOAD[2]) has floating ports (dbId = 94214 numNodes = 3 numEdges = 0 numCmps = 3)
net(N297) has floating ports (dbId = 94215 numNodes = 4 numEdges = 0 numCmps = 4)
net(N369) has floating ports (dbId = 94216 numNodes = 3 numEdges = 0 numCmps = 3)
net(N379) has floating ports (dbId = 94217 numNodes = 9 numEdges = 0 numCmps = 9)
net(N293) has floating ports (dbId = 94218 numNodes = 10 numEdges = 0 numCmps = 10)
net(N377) has floating ports (dbId = 94219 numNodes = 9 numEdges = 0 numCmps = 9)
net(SCPU_CTRL_SPI_CCT_REG_BITS[8]) has floating ports (dbId = 94220 numNodes = 3 numEdges = 0 numCmps = 3)
net(N378) has floating ports (dbId = 94221 numNodes = 2 numEdges = 0 numCmps = 2)
net(N189) has floating ports (dbId = 94222 numNodes = 2 numEdges = 0 numCmps = 2)
net(N375) has floating ports (dbId = 94223 numNodes = 2 numEdges = 0 numCmps = 2)
net(N191) has floating ports (dbId = 94224 numNodes = 2 numEdges = 0 numCmps = 2)
net(N376) has floating ports (dbId = 94225 numNodes = 2 numEdges = 0 numCmps = 2)
net(N190) has floating ports (dbId = 94226 numNodes = 2 numEdges = 0 numCmps = 2)
net(N374) has floating ports (dbId = 94227 numNodes = 2 numEdges = 0 numCmps = 2)
net(N192) has floating ports (dbId = 94228 numNodes = 2 numEdges = 0 numCmps = 2)
net(N372) has floating ports (dbId = 94229 numNodes = 2 numEdges = 0 numCmps = 2)
net(N194) has floating ports (dbId = 94230 numNodes = 2 numEdges = 0 numCmps = 2)
net(N371) has floating ports (dbId = 94231 numNodes = 2 numEdges = 0 numCmps = 2)
net(N195) has floating ports (dbId = 94232 numNodes = 2 numEdges = 0 numCmps = 2)
net(N373) has floating ports (dbId = 94233 numNodes = 2 numEdges = 0 numCmps = 2)
net(N193) has floating ports (dbId = 94234 numNodes = 2 numEdges = 0 numCmps = 2)
net(N370) has floating ports (dbId = 94235 numNodes = 2 numEdges = 0 numCmps = 2)
net(N196) has floating ports (dbId = 94236 numNodes = 2 numEdges = 0 numCmps = 2)
net(N158) has floating ports (dbId = 94237 numNodes = 6 numEdges = 0 numCmps = 6)
net(N330) has floating ports (dbId = 94238 numNodes = 5 numEdges = 0 numCmps = 5)
net(N355) has floating ports (dbId = 94239 numNodes = 4 numEdges = 0 numCmps = 4)
net(SCPU_CTRL_SPI_PUT_CNT_BIT_SENT[2]) has floating ports (dbId = 94240 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCPU_CTRL_SPI_PUT_CNT_BIT_SENT[1]) has floating ports (dbId = 94241 numNodes = 5 numEdges = 0 numCmps = 5)
net(SCPU_CTRL_SPI_PUT_CNT_BIT_SENT[0]) has floating ports (dbId = 94242 numNodes = 4 numEdges = 0 numCmps = 4)
net(N336) has floating ports (dbId = 94243 numNodes = 3 numEdges = 0 numCmps = 3)
net(N333) has floating ports (dbId = 94244 numNodes = 4 numEdges = 0 numCmps = 4)
net(N356) has floating ports (dbId = 94245 numNodes = 3 numEdges = 0 numCmps = 3)
net(N354) has floating ports (dbId = 94246 numNodes = 4 numEdges = 0 numCmps = 4)
net(N394) has floating ports (dbId = 94247 numNodes = 5 numEdges = 0 numCmps = 5)
net(N401) has floating ports (dbId = 92673 numNodes = 2 numEdges = 0 numCmps = 2)
net(N402) has floating ports (dbId = 92674 numNodes = 2 numEdges = 0 numCmps = 2)
net(N84) has floating ports (dbId = 92675 numNodes = 2 numEdges = 0 numCmps = 2)
net(N275) has floating ports (dbId = 92676 numNodes = 8 numEdges = 0 numCmps = 8)
net(N408) has floating ports (dbId = 92677 numNodes = 2 numEdges = 0 numCmps = 2)
net(N409) has floating ports (dbId = 92678 numNodes = 2 numEdges = 0 numCmps = 2)
net(N82) has floating ports (dbId = 92679 numNodes = 2 numEdges = 0 numCmps = 2)
net(N415) has floating ports (dbId = 92680 numNodes = 2 numEdges = 0 numCmps = 2)
net(N416) has floating ports (dbId = 92681 numNodes = 2 numEdges = 0 numCmps = 2)
net(N80) has floating ports (dbId = 92682 numNodes = 2 numEdges = 0 numCmps = 2)
net(N417) has floating ports (dbId = 92683 numNodes = 2 numEdges = 0 numCmps = 2)
net(N405) has floating ports (dbId = 92684 numNodes = 2 numEdges = 0 numCmps = 2)
net(N406) has floating ports (dbId = 92685 numNodes = 2 numEdges = 0 numCmps = 2)
net(N83) has floating ports (dbId = 92686 numNodes = 2 numEdges = 0 numCmps = 2)
net(N407) has floating ports (dbId = 92687 numNodes = 2 numEdges = 0 numCmps = 2)
net(N412) has floating ports (dbId = 92688 numNodes = 2 numEdges = 0 numCmps = 2)
net(N413) has floating ports (dbId = 92689 numNodes = 2 numEdges = 0 numCmps = 2)
net(N81) has floating ports (dbId = 92690 numNodes = 2 numEdges = 0 numCmps = 2)
net(N418) has floating ports (dbId = 92691 numNodes = 2 numEdges = 0 numCmps = 2)
net(N419) has floating ports (dbId = 92692 numNodes = 2 numEdges = 0 numCmps = 2)
net(N79) has floating ports (dbId = 92693 numNodes = 2 numEdges = 0 numCmps = 2)
net(N291) has floating ports (dbId = 92694 numNodes = 2 numEdges = 0 numCmps = 2)
net(N213) has floating ports (dbId = 92695 numNodes = 2 numEdges = 0 numCmps = 2)
net(N425) has floating ports (dbId = 92696 numNodes = 5 numEdges = 0 numCmps = 5)
net(N384) has floating ports (dbId = 92697 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[3]) has floating ports (dbId = 92698 numNodes = 2 numEdges = 0 numCmps = 2)
net(N380) has floating ports (dbId = 92699 numNodes = 10 numEdges = 0 numCmps = 10)
net(N387) has floating ports (dbId = 92700 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[6]) has floating ports (dbId = 92701 numNodes = 2 numEdges = 0 numCmps = 2)
net(N383) has floating ports (dbId = 92702 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[2]) has floating ports (dbId = 92703 numNodes = 2 numEdges = 0 numCmps = 2)
net(N381) has floating ports (dbId = 92704 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[0]) has floating ports (dbId = 92705 numNodes = 2 numEdges = 0 numCmps = 2)
net(N382) has floating ports (dbId = 92706 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[1]) has floating ports (dbId = 92707 numNodes = 2 numEdges = 0 numCmps = 2)
net(N386) has floating ports (dbId = 92708 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[5]) has floating ports (dbId = 92709 numNodes = 2 numEdges = 0 numCmps = 2)
net(N385) has floating ports (dbId = 92710 numNodes = 5 numEdges = 0 numCmps = 5)
net(Q_FROM_SRAM[4]) has floating ports (dbId = 92711 numNodes = 2 numEdges = 0 numCmps = 2)
net(I_SCLK1) has floating ports (dbId = 92160 numNodes = 2 numEdges = 0 numCmps = 2)
net(N100) has floating ports (dbId = 92161 numNodes = 8 numEdges = 0 numCmps = 8)
net(N335) has floating ports (dbId = 92162 numNodes = 4 numEdges = 0 numCmps = 4)
net(N331) has floating ports (dbId = 92163 numNodes = 3 numEdges = 0 numCmps = 3)
net(N420) has floating ports (dbId = 92164 numNodes = 2 numEdges = 0 numCmps = 2)
net(N78) has floating ports (dbId = 92165 numNodes = 2 numEdges = 0 numCmps = 2)
net(N85) has floating ports (dbId = 92166 numNodes = 2 numEdges = 0 numCmps = 2)
net(N289) has floating ports (dbId = 92167 numNodes = 3 numEdges = 0 numCmps = 3)
net(N396) has floating ports (dbId = 92168 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCPU_CTRL_SPI_A_SPI[8]) has floating ports (dbId = 92169 numNodes = 4 numEdges = 0 numCmps = 4)
net(N397) has floating ports (dbId = 92170 numNodes = 2 numEdges = 0 numCmps = 2)
net(N86) has floating ports (dbId = 92171 numNodes = 2 numEdges = 0 numCmps = 2)

... and 2619 more nets has floating ports

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen

Check 2862 nets, 2819 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0
[CHECK OPEN NETS] Total (MB): Used   19  Alloctr   20  Proc 1199

        There were 1168 out of 10505 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:00
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0
[DRC CHECK] Total (MB): Used   23  Alloctr   24  Proc 1199
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0
[Antenna analysis] Total (MB): Used   23  Alloctr   24  Proc 1199

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5867 micron
Total Number of Contacts =             878
Total Number of Wires =                647
Total Number of PtConns =              1
        Layer            M1 :         90 micron
        Layer            M2 :       2156 micron
        Layer            M3 :       3031 micron
        Layer            MQ :        590 micron
        Layer            MG :          0 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via3_2x1 :         84
        Via        via2_1x2 :        466
        Via            via1 :         25
        Via       via1(rot) :        228
        Via        via1_2x1 :          5
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         50
        Via        via1_1x2 :         19


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
        Weight 1     = 22.87% (75      vias)
        Un-optimized = 77.13% (253     vias)
    Layer V2         = 100.00% (466    / 466     vias)
        Weight 1     = 100.00% (466     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VL         = 100.00% (84     / 84      vias)
        Weight 1     = 100.00% (84      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 71.18% (625 / 878 vias)

    Layer V1         = 22.87% (75     / 328     vias)
    Layer V2         = 100.00% (466    / 466     vias)
    Layer VL         = 100.00% (84     / 84      vias)



Verify Summary:

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 2819, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


***************************************************************************
Report         : DRC_Error Types
Design cel     : SCPU_SRAM_8BIT_ALU_SPI_TOP
Error view cel :
Date           : Mon Aug  1 03:35:31 2016
***************************************************************************

Data                    Value
---------------------------------------------------------------------------
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC1'. (MWDC-032)
Load global CTS reference options from NID to stack

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer LY is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer E1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MA is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (7/2858 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, memory: 98128 kbytes
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00018 0.00049 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00039 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.00013 0.00029 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.006 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:35:34 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.00%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.81       5.81
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.81 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.37 f
  U251/Y (NOR3X4TF)                                       0.13 *     6.50 r
  U6/Y (INVX8TF)                                          0.05 *     6.55 f
  U7/Y (CLKINVX20TF)                                      0.06 *     6.61 r
  opad_sclk2/P (POC8B)                                    1.36 *     7.97 r
  SCLK2 (out)                                             0.00 *     7.97 r
  data arrival time                                                  7.97

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)
Start Global Route ...
[Init] Elapsed real time: 0:00:00
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Init] Total (MB): Used   20  Alloctr   21  Proc 1199
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true
-timing_driven                                          :        true

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1224.00,1224.00)
Number of routing layers = 8
layer M1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer M2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer M3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.50
layer MQ, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer MG, dir Hor, min width = 0.40, min space = 0.40 pitch = 3.92
layer LY, dir Ver, min width = 0.60, min space = 0.60 pitch = 4.12
layer E1, dir Hor, min width = 1.50, min space = 2.00 pitch = 5.76
layer MA, dir Ver, min width = 4.00, min space = 5.00 pitch = 9.24
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0
[End of Build Tech Data] Total (MB): Used   24  Alloctr   25  Proc 1199
Net statistics:
Total number of nets     = 2862
Number of nets to route  = 2819
Number of single or zero port nets = 2
41 nets are fully connected,
 of which 41 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Build All Nets] Total (MB): Used   25  Alloctr   26  Proc 1199
Average gCell capacity  2.50     on layer (1)    M1
Average gCell capacity  2.89     on layer (2)    M2
Average gCell capacity  2.93     on layer (3)    M3
Average gCell capacity  1.54     on layer (4)    MQ
Average gCell capacity  1.48     on layer (5)    MG
Average gCell capacity  0.00     on layer (6)    LY
Average gCell capacity  0.00     on layer (7)    E1
Average gCell capacity  0.00     on layer (8)    MA
Average number of tracks per gCell 9.03  on layer (1)    M1
Average number of tracks per gCell 9.00  on layer (2)    M2
Average number of tracks per gCell 9.03  on layer (3)    M3
Average number of tracks per gCell 4.50  on layer (4)    MQ
Average number of tracks per gCell 4.52  on layer (5)    MG
Average number of tracks per gCell 3.00  on layer (6)    LY
Average number of tracks per gCell 1.01  on layer (7)    E1
Average number of tracks per gCell 0.40  on layer (8)    MA
Number of gCells = 922080
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    1  Proc    0
[End of Build Congestion map] Total (MB): Used   23  Alloctr   27  Proc 1199
Total stats:
[End of Build Data] Elapsed real time: 0:00:00
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    5  Proc    0
[End of Build Data] Total (MB): Used   23  Alloctr   27  Proc 1199
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0
[End of Initial Routing] Total (MB): Used   25  Alloctr   29  Proc 1199
Initial. Routing result:
Initial. Both Dirs: Overflow =   661 Max = 5 GRCs =   758 (0.33%)
Initial. H routing: Overflow =   278 Max = 5 (GRCs =  1) GRCs =   307 (0.26%)
Initial. V routing: Overflow =   383 Max = 5 (GRCs =  2) GRCs =   451 (0.39%)
Initial. M1         Overflow =    31 Max = 1 (GRCs = 28) GRCs =    35 (0.03%)
Initial. M2         Overflow =   315 Max = 5 (GRCs =  2) GRCs =   279 (0.24%)
Initial. M3         Overflow =   246 Max = 5 (GRCs =  1) GRCs =   272 (0.23%)
Initial. MQ         Overflow =    68 Max = 2 (GRCs =  1) GRCs =   172 (0.15%)
Initial. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       97.1 2.03 0.61 0.09 0.00 0.00 0.09 0.00 0.00 0.00 0.01 0.00 0.00 0.05
M2       85.4 5.23 2.64 1.57 1.00 1.13 0.96 0.78 0.59 0.00 0.42 0.03 0.04 0.16
M3       86.0 4.07 2.21 1.67 0.99 1.61 1.14 0.97 0.74 0.00 0.33 0.17 0.05 0.01
MQ       91.0 2.03 2.42 1.00 0.00 1.37 0.64 0.52 0.35 0.00 0.50 0.00 0.05 0.03
MG       97.5 1.56 0.71 0.05 0.00 0.07 0.03 0.00 0.00 0.00 0.07 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.4 2.62 1.51 0.77 0.35 0.74 0.50 0.40 0.30 0.00 0.23 0.03 0.02 0.05


Initial. Total Wire Length = 151132.53
Initial. Layer M1 wire length = 6111.23
Initial. Layer M2 wire length = 46564.68
Initial. Layer M3 wire length = 68641.27
Initial. Layer MQ wire length = 25236.80
Initial. Layer MG wire length = 4578.56
Initial. Layer LY wire length = 0.00
Initial. Layer E1 wire length = 0.00
Initial. Layer MA wire length = 0.00
Initial. Total Number of Contacts = 21550
Initial. Via via1 count = 10333
Initial. Via via2 count = 9223
Initial. Via via3 count = 1747
Initial. Via via4 count = 247
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase1 Routing] Total (MB): Used   25  Alloctr   29  Proc 1199
phase1. Routing result:
phase1. Both Dirs: Overflow =   233 Max = 4 GRCs =   300 (0.13%)
phase1. H routing: Overflow =    36 Max = 1 (GRCs = 21) GRCs =    72 (0.06%)
phase1. V routing: Overflow =   197 Max = 4 (GRCs =  1) GRCs =   228 (0.20%)
phase1. M1         Overflow =    22 Max = 1 (GRCs = 18) GRCs =    26 (0.02%)
phase1. M2         Overflow =   192 Max = 4 (GRCs =  1) GRCs =   190 (0.16%)
phase1. M3         Overflow =    14 Max = 1 (GRCs =  3) GRCs =    46 (0.04%)
phase1. MQ         Overflow =     4 Max = 0 (GRCs = 38) GRCs =    38 (0.03%)
phase1. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       96.8 2.24 0.60 0.16 0.00 0.01 0.09 0.00 0.00 0.00 0.01 0.00 0.00 0.03
M2       85.2 5.33 2.68 1.59 1.01 1.13 0.96 0.87 0.70 0.00 0.40 0.01 0.03 0.09
M3       85.8 4.08 2.24 1.59 1.09 1.74 1.36 1.06 0.86 0.00 0.12 0.01 0.00 0.00
MQ       90.2 2.09 2.72 1.10 0.00 1.49 0.76 0.76 0.54 0.00 0.29 0.00 0.00 0.00
MG       96.7 1.67 1.02 0.16 0.00 0.17 0.05 0.02 0.00 0.00 0.18 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.0 2.70 1.62 0.81 0.37 0.80 0.56 0.47 0.37 0.00 0.18 0.00 0.00 0.02


phase1. Total Wire Length = 155100.31
phase1. Layer M1 wire length = 6673.93
phase1. Layer M2 wire length = 47206.19
phase1. Layer M3 wire length = 68156.40
phase1. Layer MQ wire length = 26955.18
phase1. Layer MG wire length = 6108.62
phase1. Layer LY wire length = 0.00
phase1. Layer E1 wire length = 0.00
phase1. Layer MA wire length = 0.00
phase1. Total Number of Contacts = 22045
phase1. Via via1 count = 10353
phase1. Via via2 count = 9242
phase1. Via via3 count = 1981
phase1. Via via4 count = 469
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase2 Routing] Total (MB): Used   25  Alloctr   29  Proc 1199
phase2. Routing result:
phase2. Both Dirs: Overflow =    93 Max = 2 GRCs =   105 (0.05%)
phase2. H routing: Overflow =    21 Max = 1 (GRCs = 17) GRCs =    26 (0.02%)
phase2. V routing: Overflow =    71 Max = 2 (GRCs =  4) GRCs =    79 (0.07%)
phase2. M1         Overflow =    21 Max = 1 (GRCs = 17) GRCs =    26 (0.02%)
phase2. M2         Overflow =    71 Max = 2 (GRCs =  4) GRCs =    79 (0.07%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       96.8 2.26 0.60 0.17 0.00 0.01 0.09 0.00 0.00 0.00 0.01 0.00 0.00 0.03
M2       85.2 5.40 2.81 1.76 1.28 1.50 1.01 0.53 0.12 0.00 0.28 0.00 0.01 0.07
M3       85.8 4.08 2.23 1.59 1.09 1.73 1.36 1.08 0.81 0.00 0.18 0.00 0.00 0.00
MQ       90.1 2.09 2.75 1.12 0.00 1.50 0.76 0.74 0.53 0.00 0.33 0.00 0.00 0.00
MG       96.7 1.67 1.03 0.15 0.00 0.17 0.05 0.02 0.00 0.00 0.19 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.0 2.72 1.65 0.84 0.42 0.86 0.57 0.42 0.26 0.00 0.17 0.00 0.00 0.02


phase2. Total Wire Length = 155531.81
phase2. Layer M1 wire length = 6757.30
phase2. Layer M2 wire length = 47216.79
phase2. Layer M3 wire length = 68236.62
phase2. Layer MQ wire length = 27104.52
phase2. Layer MG wire length = 6216.58
phase2. Layer LY wire length = 0.00
phase2. Layer E1 wire length = 0.00
phase2. Layer MA wire length = 0.00
phase2. Total Number of Contacts = 22133
phase2. Via via1 count = 10363
phase2. Via via2 count = 9278
phase2. Via via3 count = 2005
phase2. Via via4 count = 487
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0
[End of Phase3 Routing] Total (MB): Used   25  Alloctr   29  Proc 1199
phase3. Routing result:
phase3. Both Dirs: Overflow =    92 Max = 2 GRCs =   106 (0.05%)
phase3. H routing: Overflow =    19 Max = 1 (GRCs = 15) GRCs =    24 (0.02%)
phase3. V routing: Overflow =    72 Max = 2 (GRCs =  4) GRCs =    82 (0.07%)
phase3. M1         Overflow =    19 Max = 1 (GRCs = 15) GRCs =    24 (0.02%)
phase3. M2         Overflow =    72 Max = 2 (GRCs =  4) GRCs =    82 (0.07%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MQ         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LY         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. E1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2
M1       96.8 2.25 0.60 0.19 0.00 0.01 0.09 0.00 0.00 0.00 0.01 0.00 0.00 0.03
M2       85.2 5.40 2.81 1.76 1.29 1.49 1.02 0.52 0.12 0.00 0.28 0.00 0.01 0.07
M3       85.8 4.07 2.23 1.59 1.08 1.74 1.37 1.08 0.81 0.00 0.17 0.00 0.00 0.00
MQ       90.1 2.09 2.75 1.12 0.00 1.48 0.77 0.74 0.53 0.00 0.36 0.00 0.00 0.00
MG       96.7 1.67 1.02 0.15 0.00 0.18 0.05 0.02 0.00 0.00 0.19 0.00 0.00 0.00
LY       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
E1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.0 2.72 1.65 0.84 0.42 0.86 0.58 0.41 0.26 0.00 0.18 0.00 0.00 0.02


phase3. Total Wire Length = 155698.52
phase3. Layer M1 wire length = 6800.42
phase3. Layer M2 wire length = 47220.41
phase3. Layer M3 wire length = 68243.68
phase3. Layer MQ wire length = 27202.84
phase3. Layer MG wire length = 6231.16
phase3. Layer LY wire length = 0.00
phase3. Layer E1 wire length = 0.00
phase3. Layer MA wire length = 0.00
phase3. Total Number of Contacts = 22147
phase3. Via via1 count = 10365
phase3. Via via2 count = 9280
phase3. Via via3 count = 2009
phase3. Via via4 count = 493
phase3. Via via5 count = 0
phase3. Via via6 count = 0
phase3. Via via7 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    7  Proc    0
[End of Whole Chip Routing] Total (MB): Used   25  Alloctr   29  Proc 1199

Congestion utilization per direction:
Average vertical track utilization   =  5.61 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.61 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -4  Proc    0
[GR: Done] Total (MB): Used   28  Alloctr   29  Proc 1199
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    7  Alloctr    8  Proc    0
[GR: Done] Total (MB): Used   28  Alloctr   29  Proc 1199
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0
[End of Global Routing] Total (MB): Used   22  Alloctr   23  Proc 1199

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0
[Track Assign: Read routes] Total (MB): Used   26  Alloctr   27  Proc 1199

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11
Routed partition 2/11
Routed partition 3/11
Routed partition 4/11
Routed partition 5/11
Routed partition 6/11
Routed partition 7/11
Routed partition 8/11
Routed partition 9/11
Routed partition 10/11
Routed partition 11/11

Assign Vertical partitions, iteration 0
Routed partition 1/10
Routed partition 2/10
Routed partition 3/10
Routed partition 4/10
Routed partition 5/10
Routed partition 6/10
Routed partition 7/10
Routed partition 8/10
Routed partition 9/10
Routed partition 10/10

Number of wires with overlap after iteration 0 = 30538 of 36676


[Track Assign: Iteration 0] Elapsed real time: 0:00:00
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 1199

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11
Routed partition 2/11
Routed partition 3/11
Routed partition 4/11
Routed partition 5/11
Routed partition 6/11
Routed partition 7/11
Routed partition 8/11
Routed partition 9/11
Routed partition 10/11
Routed partition 11/11

Assign Vertical partitions, iteration 1
Routed partition 1/10
Routed partition 2/10
Routed partition 3/10
Routed partition 4/10
Routed partition 5/10
Routed partition 6/10
Routed partition 7/10
Routed partition 8/10
Routed partition 9/10
Routed partition 10/10

[Track Assign: Iteration 1] Elapsed real time: 0:00:04
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 1199

Number of wires with overlap after iteration 1 = 22568 of 30193


Wire length and via report:
---------------------------
Number of metal1 wires: 2190             via01: 0
Number of metal2 wires: 14575            via12: 10755
Number of metal3 wires: 11240            via23: 15844
Number of metal4 wires: 1975             via34: 3401
Number of metal5 wires: 213              via45: 396
Number of metal6 wires: 0                via56: 0
Number of metal7 wires: 0                via67: 0
Number of metal8 wires: 0                via78: 0
Total number of wires: 30193             vias: 30396

Total metal1 wire length: 5193.5
Total metal2 wire length: 53487.9
Total metal3 wire length: 73960.6
Total metal4 wire length: 25724.0
Total metal5 wire length: 5141.3
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total wire length: 163507.4

Longest metal1 wire length: 283.2
Longest metal2 wire length: 460.4
Longest metal3 wire length: 345.6
Longest metal4 wire length: 344.0
Longest metal5 wire length: 211.6
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0
[Track Assign: Done] Total (MB): Used   24  Alloctr   26  Proc 1199

        There were 1168 out of 10505 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    1  Proc    0
[Dr init] Total (MB): Used   26  Alloctr   27  Proc 1199
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0
[INIT LEGALITY CHECKER] Total (MB): Used   27  Alloctr   28  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1156 Partitions, Violations = 0
Routed  5/1156 Partitions, Violations = 0
Routed  10/1156 Partitions, Violations =        0
Routed  15/1156 Partitions, Violations =        0
Routed  20/1156 Partitions, Violations =        0
Routed  25/1156 Partitions, Violations =        0
Routed  30/1156 Partitions, Violations =        0
Routed  35/1156 Partitions, Violations =        0
Routed  40/1156 Partitions, Violations =        0
Routed  45/1156 Partitions, Violations =        0
Routed  50/1156 Partitions, Violations =        0
Routed  55/1156 Partitions, Violations =        0
Routed  60/1156 Partitions, Violations =        0
Routed  65/1156 Partitions, Violations =        0
Routed  70/1156 Partitions, Violations =        0
Routed  75/1156 Partitions, Violations =        0
Routed  80/1156 Partitions, Violations =        0
Routed  85/1156 Partitions, Violations =        0
Routed  90/1156 Partitions, Violations =        0
Routed  95/1156 Partitions, Violations =        0
Routed  100/1156 Partitions, Violations =       0
Routed  105/1156 Partitions, Violations =       0
Routed  110/1156 Partitions, Violations =       0
Routed  115/1156 Partitions, Violations =       0
Routed  120/1156 Partitions, Violations =       0
Routed  125/1156 Partitions, Violations =       0
Routed  130/1156 Partitions, Violations =       0
Routed  135/1156 Partitions, Violations =       0
Routed  140/1156 Partitions, Violations =       0
Routed  145/1156 Partitions, Violations =       0
Routed  150/1156 Partitions, Violations =       0
Routed  155/1156 Partitions, Violations =       0
Routed  160/1156 Partitions, Violations =       0
Routed  165/1156 Partitions, Violations =       0
Routed  170/1156 Partitions, Violations =       0
Routed  175/1156 Partitions, Violations =       0
Routed  180/1156 Partitions, Violations =       0
Routed  185/1156 Partitions, Violations =       0
Routed  190/1156 Partitions, Violations =       0
Routed  195/1156 Partitions, Violations =       0
Routed  200/1156 Partitions, Violations =       0
Routed  205/1156 Partitions, Violations =       0
Routed  210/1156 Partitions, Violations =       0
Routed  215/1156 Partitions, Violations =       0
Routed  220/1156 Partitions, Violations =       0
Routed  225/1156 Partitions, Violations =       0
Routed  230/1156 Partitions, Violations =       0
Routed  235/1156 Partitions, Violations =       0
Routed  240/1156 Partitions, Violations =       0
Routed  245/1156 Partitions, Violations =       0
Routed  250/1156 Partitions, Violations =       0
Routed  255/1156 Partitions, Violations =       0
Routed  260/1156 Partitions, Violations =       0
Routed  265/1156 Partitions, Violations =       0
Routed  270/1156 Partitions, Violations =       2
Routed  275/1156 Partitions, Violations =       2
Routed  280/1156 Partitions, Violations =       2
Routed  285/1156 Partitions, Violations =       2
Routed  290/1156 Partitions, Violations =       21
Routed  295/1156 Partitions, Violations =       21
Routed  300/1156 Partitions, Violations =       21
Routed  305/1156 Partitions, Violations =       21
Routed  310/1156 Partitions, Violations =       21
Routed  315/1156 Partitions, Violations =       8
Routed  320/1156 Partitions, Violations =       8
Routed  325/1156 Partitions, Violations =       8
Routed  330/1156 Partitions, Violations =       8
Routed  335/1156 Partitions, Violations =       8
Routed  340/1156 Partitions, Violations =       9
Routed  345/1156 Partitions, Violations =       10
Routed  350/1156 Partitions, Violations =       10
Routed  355/1156 Partitions, Violations =       10
Routed  360/1156 Partitions, Violations =       10
Routed  365/1156 Partitions, Violations =       24
Routed  370/1156 Partitions, Violations =       66
Routed  375/1156 Partitions, Violations =       66
Routed  380/1156 Partitions, Violations =       66
Routed  385/1156 Partitions, Violations =       66
Routed  390/1156 Partitions, Violations =       66
Routed  395/1156 Partitions, Violations =       236
Routed  400/1156 Partitions, Violations =       240
Routed  405/1156 Partitions, Violations =       240
Routed  410/1156 Partitions, Violations =       240
Routed  415/1156 Partitions, Violations =       240
Routed  420/1156 Partitions, Violations =       266
Routed  425/1156 Partitions, Violations =       409
Routed  430/1156 Partitions, Violations =       409
Routed  435/1156 Partitions, Violations =       409
Routed  440/1156 Partitions, Violations =       409
Routed  445/1156 Partitions, Violations =       409
Routed  450/1156 Partitions, Violations =       465
Routed  455/1156 Partitions, Violations =       551
Routed  460/1156 Partitions, Violations =       551
Routed  465/1156 Partitions, Violations =       551
Routed  470/1156 Partitions, Violations =       551
Routed  475/1156 Partitions, Violations =       551
Routed  480/1156 Partitions, Violations =       584
Routed  485/1156 Partitions, Violations =       696
Routed  490/1156 Partitions, Violations =       700
Routed  495/1156 Partitions, Violations =       700
Routed  500/1156 Partitions, Violations =       700
Routed  505/1156 Partitions, Violations =       700
Routed  510/1156 Partitions, Violations =       706
Routed  515/1156 Partitions, Violations =       647
Routed  520/1156 Partitions, Violations =       696
Routed  525/1156 Partitions, Violations =       696
Routed  530/1156 Partitions, Violations =       696
Routed  535/1156 Partitions, Violations =       696
Routed  540/1156 Partitions, Violations =       696
Routed  545/1156 Partitions, Violations =       704
Routed  550/1156 Partitions, Violations =       686
Routed  555/1156 Partitions, Violations =       686
Routed  560/1156 Partitions, Violations =       686
Routed  565/1156 Partitions, Violations =       686
Routed  570/1156 Partitions, Violations =       686
Routed  575/1156 Partitions, Violations =       686
Routed  580/1156 Partitions, Violations =       698
Routed  585/1156 Partitions, Violations =       656
Routed  590/1156 Partitions, Violations =       656
Routed  595/1156 Partitions, Violations =       656
Routed  600/1156 Partitions, Violations =       656
Routed  605/1156 Partitions, Violations =       656
Routed  610/1156 Partitions, Violations =       658
Routed  615/1156 Partitions, Violations =       833
Routed  620/1156 Partitions, Violations =       833
Routed  625/1156 Partitions, Violations =       833
Routed  630/1156 Partitions, Violations =       833
Routed  635/1156 Partitions, Violations =       833
Routed  640/1156 Partitions, Violations =       831
Routed  645/1156 Partitions, Violations =       964
Routed  650/1156 Partitions, Violations =       992
Routed  655/1156 Partitions, Violations =       992
Routed  660/1156 Partitions, Violations =       992
Routed  665/1156 Partitions, Violations =       992
Routed  670/1156 Partitions, Violations =       992
Routed  675/1156 Partitions, Violations =       957
Routed  680/1156 Partitions, Violations =       1113
Routed  685/1156 Partitions, Violations =       1113
Routed  690/1156 Partitions, Violations =       1113
Routed  695/1156 Partitions, Violations =       1113
Routed  700/1156 Partitions, Violations =       1113
Routed  705/1156 Partitions, Violations =       1147
Routed  710/1156 Partitions, Violations =       1189
Routed  715/1156 Partitions, Violations =       1189
Routed  720/1156 Partitions, Violations =       1189
Routed  725/1156 Partitions, Violations =       1189
Routed  730/1156 Partitions, Violations =       1189
Routed  735/1156 Partitions, Violations =       1203
Routed  740/1156 Partitions, Violations =       1118
Routed  745/1156 Partitions, Violations =       1118
Routed  750/1156 Partitions, Violations =       1118
Routed  755/1156 Partitions, Violations =       1118
Routed  760/1156 Partitions, Violations =       1118
Routed  765/1156 Partitions, Violations =       1194
Routed  770/1156 Partitions, Violations =       1195
Routed  775/1156 Partitions, Violations =       1195
Routed  780/1156 Partitions, Violations =       1195
Routed  785/1156 Partitions, Violations =       1195
Routed  790/1156 Partitions, Violations =       1195
Routed  795/1156 Partitions, Violations =       1204
Routed  800/1156 Partitions, Violations =       1204
Routed  805/1156 Partitions, Violations =       1204
Routed  810/1156 Partitions, Violations =       1204
Routed  815/1156 Partitions, Violations =       1204
Routed  820/1156 Partitions, Violations =       1167
Routed  825/1156 Partitions, Violations =       1168
Routed  830/1156 Partitions, Violations =       1168
Routed  835/1156 Partitions, Violations =       1168
Routed  840/1156 Partitions, Violations =       1168
Routed  845/1156 Partitions, Violations =       1153
Routed  850/1156 Partitions, Violations =       1152
Routed  855/1156 Partitions, Violations =       1152
Routed  860/1156 Partitions, Violations =       1152
Routed  865/1156 Partitions, Violations =       1152
Routed  870/1156 Partitions, Violations =       1152
Routed  875/1156 Partitions, Violations =       1152
Routed  880/1156 Partitions, Violations =       1152
Routed  885/1156 Partitions, Violations =       1152
Routed  890/1156 Partitions, Violations =       1152
Routed  895/1156 Partitions, Violations =       1152
Routed  900/1156 Partitions, Violations =       1152
Routed  905/1156 Partitions, Violations =       1152
Routed  910/1156 Partitions, Violations =       1152
Routed  915/1156 Partitions, Violations =       1152
Routed  920/1156 Partitions, Violations =       1152
Routed  925/1156 Partitions, Violations =       1152
Routed  930/1156 Partitions, Violations =       1152
Routed  935/1156 Partitions, Violations =       1152
Routed  940/1156 Partitions, Violations =       1152
Routed  945/1156 Partitions, Violations =       1152
Routed  950/1156 Partitions, Violations =       1152
Routed  955/1156 Partitions, Violations =       1152
Routed  960/1156 Partitions, Violations =       1152
Routed  965/1156 Partitions, Violations =       1152
Routed  970/1156 Partitions, Violations =       1152
Routed  975/1156 Partitions, Violations =       1152
Routed  980/1156 Partitions, Violations =       1152
Routed  985/1156 Partitions, Violations =       1152
Routed  990/1156 Partitions, Violations =       1152
Routed  995/1156 Partitions, Violations =       1152
Routed  1000/1156 Partitions, Violations =      1152
Routed  1005/1156 Partitions, Violations =      1152
Routed  1010/1156 Partitions, Violations =      1152
Routed  1015/1156 Partitions, Violations =      1152
Routed  1020/1156 Partitions, Violations =      1152
Routed  1025/1156 Partitions, Violations =      1152
Routed  1030/1156 Partitions, Violations =      1152
Routed  1035/1156 Partitions, Violations =      1152
Routed  1040/1156 Partitions, Violations =      1152
Routed  1045/1156 Partitions, Violations =      1152
Routed  1050/1156 Partitions, Violations =      1152
Routed  1055/1156 Partitions, Violations =      1152
Routed  1060/1156 Partitions, Violations =      1152
Routed  1065/1156 Partitions, Violations =      1152
Routed  1070/1156 Partitions, Violations =      1152
Routed  1075/1156 Partitions, Violations =      1152
Routed  1080/1156 Partitions, Violations =      1152
Routed  1085/1156 Partitions, Violations =      1152
Routed  1090/1156 Partitions, Violations =      1152
Routed  1095/1156 Partitions, Violations =      1152
Routed  1100/1156 Partitions, Violations =      1152
Routed  1105/1156 Partitions, Violations =      1152
Routed  1110/1156 Partitions, Violations =      1152
Routed  1115/1156 Partitions, Violations =      1152
Routed  1120/1156 Partitions, Violations =      1152
Routed  1125/1156 Partitions, Violations =      1152
Routed  1130/1156 Partitions, Violations =      1152
Routed  1135/1156 Partitions, Violations =      1152
Routed  1140/1156 Partitions, Violations =      1152
Routed  1145/1156 Partitions, Violations =      1152
Routed  1150/1156 Partitions, Violations =      1152
Routed  1155/1156 Partitions, Violations =      1152

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1152
        @@@@ Total number of instance ports with antenna violations =   87

        Diff net spacing : 439
        Same net spacing : 13
        Diff net via-cut spacing : 145
        Same net via-cut spacing : 2
        Less than minimum width : 6
        Less than minimum area : 10
        Short : 416
        Internal-only types : 121

[Iter 0] Elapsed real time: 0:00:30
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 0] Stage (MB): Used    3  Alloctr    2  Proc    0
[Iter 0] Total (MB): Used   27  Alloctr   28  Proc 1199

End DR iteration 0 with 1156 parts

Start DR iteration 1: non-uniform partition
Routed  1/136 Partitions, Violations =  1131
Routed  2/136 Partitions, Violations =  1063
Routed  3/136 Partitions, Violations =  1052
Routed  4/136 Partitions, Violations =  1036
Routed  5/136 Partitions, Violations =  1010
Routed  6/136 Partitions, Violations =  991
Routed  7/136 Partitions, Violations =  963
Routed  8/136 Partitions, Violations =  921
Routed  9/136 Partitions, Violations =  880
Routed  10/136 Partitions, Violations = 861
Routed  11/136 Partitions, Violations = 812
Routed  12/136 Partitions, Violations = 773
Routed  13/136 Partitions, Violations = 732
Routed  14/136 Partitions, Violations = 684
Routed  15/136 Partitions, Violations = 661
Routed  16/136 Partitions, Violations = 633
Routed  17/136 Partitions, Violations = 608
Routed  18/136 Partitions, Violations = 599
Routed  19/136 Partitions, Violations = 593
Routed  20/136 Partitions, Violations = 588
Routed  21/136 Partitions, Violations = 583
Routed  22/136 Partitions, Violations = 579
Routed  23/136 Partitions, Violations = 566
Routed  24/136 Partitions, Violations = 544
Routed  25/136 Partitions, Violations = 532
Routed  26/136 Partitions, Violations = 512
Routed  27/136 Partitions, Violations = 503
Routed  28/136 Partitions, Violations = 461
Routed  29/136 Partitions, Violations = 458
Routed  30/136 Partitions, Violations = 421
Routed  31/136 Partitions, Violations = 372
Routed  32/136 Partitions, Violations = 327
Routed  33/136 Partitions, Violations = 312
Routed  34/136 Partitions, Violations = 283
Routed  35/136 Partitions, Violations = 251
Routed  36/136 Partitions, Violations = 232
Routed  37/136 Partitions, Violations = 217
Routed  38/136 Partitions, Violations = 212
Routed  39/136 Partitions, Violations = 193
Routed  40/136 Partitions, Violations = 191
Routed  41/136 Partitions, Violations = 184
Routed  42/136 Partitions, Violations = 181
Routed  43/136 Partitions, Violations = 178
Routed  44/136 Partitions, Violations = 174
Routed  45/136 Partitions, Violations = 172
Routed  46/136 Partitions, Violations = 171
Routed  47/136 Partitions, Violations = 171
Routed  48/136 Partitions, Violations = 173
Routed  49/136 Partitions, Violations = 164
Routed  50/136 Partitions, Violations = 160
Routed  51/136 Partitions, Violations = 159
Routed  52/136 Partitions, Violations = 157
Routed  53/136 Partitions, Violations = 156
Routed  54/136 Partitions, Violations = 154
Routed  55/136 Partitions, Violations = 152
Routed  56/136 Partitions, Violations = 150
Routed  57/136 Partitions, Violations = 147
Routed  58/136 Partitions, Violations = 138
Routed  59/136 Partitions, Violations = 136
Routed  60/136 Partitions, Violations = 136
Routed  61/136 Partitions, Violations = 136
Routed  62/136 Partitions, Violations = 136
Routed  63/136 Partitions, Violations = 136
Routed  64/136 Partitions, Violations = 136
Routed  65/136 Partitions, Violations = 136
Routed  66/136 Partitions, Violations = 135
Routed  67/136 Partitions, Violations = 135
Routed  68/136 Partitions, Violations = 135
Routed  69/136 Partitions, Violations = 134
Routed  70/136 Partitions, Violations = 134
Routed  71/136 Partitions, Violations = 134
Routed  72/136 Partitions, Violations = 134
Routed  73/136 Partitions, Violations = 134
Routed  74/136 Partitions, Violations = 134
Routed  75/136 Partitions, Violations = 135
Routed  76/136 Partitions, Violations = 135
Routed  77/136 Partitions, Violations = 135
Warning: Cell ANTENNATF has no orientation; check FRAM library library /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update cell symmetry.  (PSYN-650)
Warning: Cell ANTENNATF orientation is set to the default. (PSYN-651)
Routed  78/136 Partitions, Violations = 135
Routed  79/136 Partitions, Violations = 135
Routed  80/136 Partitions, Violations = 135
Routed  81/136 Partitions, Violations = 136
Routed  82/136 Partitions, Violations = 136
Routed  83/136 Partitions, Violations = 136
Routed  84/136 Partitions, Violations = 136
Routed  85/136 Partitions, Violations = 136
Routed  86/136 Partitions, Violations = 136
Routed  87/136 Partitions, Violations = 136
Routed  88/136 Partitions, Violations = 136
Routed  89/136 Partitions, Violations = 136
Routed  90/136 Partitions, Violations = 136
Routed  91/136 Partitions, Violations = 135
Routed  92/136 Partitions, Violations = 135
Routed  93/136 Partitions, Violations = 135
Routed  94/136 Partitions, Violations = 135
Routed  95/136 Partitions, Violations = 135
Routed  96/136 Partitions, Violations = 135
Routed  97/136 Partitions, Violations = 135
Routed  98/136 Partitions, Violations = 135
Routed  99/136 Partitions, Violations = 135
Routed  100/136 Partitions, Violations =        135
Routed  101/136 Partitions, Violations =        135
Routed  102/136 Partitions, Violations =        135
Routed  103/136 Partitions, Violations =        131
Routed  104/136 Partitions, Violations =        127
Routed  105/136 Partitions, Violations =        122
Routed  106/136 Partitions, Violations =        121
Routed  107/136 Partitions, Violations =        107
Routed  108/136 Partitions, Violations =        111
Routed  109/136 Partitions, Violations =        102
Routed  110/136 Partitions, Violations =        99
Routed  111/136 Partitions, Violations =        96
Routed  112/136 Partitions, Violations =        93
Routed  113/136 Partitions, Violations =        88
Routed  114/136 Partitions, Violations =        85
Routed  115/136 Partitions, Violations =        80
Routed  116/136 Partitions, Violations =        78
Routed  117/136 Partitions, Violations =        76
Routed  118/136 Partitions, Violations =        75
Routed  119/136 Partitions, Violations =        74
Routed  120/136 Partitions, Violations =        73
Routed  121/136 Partitions, Violations =        72
Routed  122/136 Partitions, Violations =        71
Routed  123/136 Partitions, Violations =        68
Routed  124/136 Partitions, Violations =        66
Routed  125/136 Partitions, Violations =        65
Routed  126/136 Partitions, Violations =        64
Routed  127/136 Partitions, Violations =        63
Routed  128/136 Partitions, Violations =        62
Routed  129/136 Partitions, Violations =        62
Routed  130/136 Partitions, Violations =        61
Routed  131/136 Partitions, Violations =        61
Routed  132/136 Partitions, Violations =        59
Routed  133/136 Partitions, Violations =        58
Routed  134/136 Partitions, Violations =        57
Routed  135/136 Partitions, Violations =        56
Routed  136/136 Partitions, Violations =        63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        @@@@ Total number of instance ports with antenna violations =   33

        Diff net via-cut spacing : 25
        Less than minimum width : 1
        Less than minimum area : 2
        Short : 9
        Internal-only types : 26

[Iter 1] Elapsed real time: 0:00:38
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[Iter 1] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 1] Total (MB): Used   27  Alloctr   29  Proc 1199

End DR iteration 1 with 136 parts

Start DR iteration 2: non-uniform partition
Routed  1/51 Partitions, Violations =   61
Routed  2/51 Partitions, Violations =   47
Routed  3/51 Partitions, Violations =   39
Routed  4/51 Partitions, Violations =   39
Routed  5/51 Partitions, Violations =   38
Routed  6/51 Partitions, Violations =   39
Routed  7/51 Partitions, Violations =   39
Routed  8/51 Partitions, Violations =   39
Routed  9/51 Partitions, Violations =   39
Routed  10/51 Partitions, Violations =  39
Routed  11/51 Partitions, Violations =  39
Routed  12/51 Partitions, Violations =  39
Routed  13/51 Partitions, Violations =  39
Routed  14/51 Partitions, Violations =  39
Routed  15/51 Partitions, Violations =  39
Routed  16/51 Partitions, Violations =  39
Routed  17/51 Partitions, Violations =  39
Routed  18/51 Partitions, Violations =  39
Routed  19/51 Partitions, Violations =  40
Routed  20/51 Partitions, Violations =  40
Routed  21/51 Partitions, Violations =  40
Routed  22/51 Partitions, Violations =  40
Routed  23/51 Partitions, Violations =  40
Routed  24/51 Partitions, Violations =  40
Routed  25/51 Partitions, Violations =  40
Routed  26/51 Partitions, Violations =  40
Routed  27/51 Partitions, Violations =  40
Routed  28/51 Partitions, Violations =  40
Routed  29/51 Partitions, Violations =  40
Routed  30/51 Partitions, Violations =  37
Routed  31/51 Partitions, Violations =  33
Routed  32/51 Partitions, Violations =  30
Routed  33/51 Partitions, Violations =  29
Routed  34/51 Partitions, Violations =  28
Routed  35/51 Partitions, Violations =  28
Routed  36/51 Partitions, Violations =  28
Routed  37/51 Partitions, Violations =  27
Routed  38/51 Partitions, Violations =  26
Routed  39/51 Partitions, Violations =  25
Routed  40/51 Partitions, Violations =  24
Routed  41/51 Partitions, Violations =  23
Routed  42/51 Partitions, Violations =  22
Routed  43/51 Partitions, Violations =  21
Routed  44/51 Partitions, Violations =  19
Routed  45/51 Partitions, Violations =  18
Routed  46/51 Partitions, Violations =  17
Routed  47/51 Partitions, Violations =  17
Routed  48/51 Partitions, Violations =  16
Routed  49/51 Partitions, Violations =  15
Routed  50/51 Partitions, Violations =  14
Routed  51/51 Partitions, Violations =  13

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      13
        @@@@ Total number of instance ports with antenna violations =   15

        Diff net via-cut spacing : 11
        Less than minimum area : 1
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:41
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:41
[Iter 2] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 2] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 2 with 51 parts

Start DR iteration 3: non-uniform partition
Routed  1/24 Partitions, Violations =   13
Routed  2/24 Partitions, Violations =   13
Routed  3/24 Partitions, Violations =   13
Routed  4/24 Partitions, Violations =   13
Routed  5/24 Partitions, Violations =   13
Routed  6/24 Partitions, Violations =   13
Routed  7/24 Partitions, Violations =   13
Routed  8/24 Partitions, Violations =   13
Routed  9/24 Partitions, Violations =   13
Routed  10/24 Partitions, Violations =  13
Routed  11/24 Partitions, Violations =  13
Routed  12/24 Partitions, Violations =  13
Routed  13/24 Partitions, Violations =  13
Routed  14/24 Partitions, Violations =  13
Routed  15/24 Partitions, Violations =  13
Routed  16/24 Partitions, Violations =  12
Routed  17/24 Partitions, Violations =  15
Routed  18/24 Partitions, Violations =  15
Routed  19/24 Partitions, Violations =  14
Routed  20/24 Partitions, Violations =  26
Routed  21/24 Partitions, Violations =  25
Routed  22/24 Partitions, Violations =  24
Routed  23/24 Partitions, Violations =  23
Routed  24/24 Partitions, Violations =  11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        @@@@ Total number of instance ports with antenna violations =   9

        Diff net spacing : 1
        Diff net via-cut spacing : 5
        Less than minimum area : 1
        Internal-only types : 4

[Iter 3] Elapsed real time: 0:00:43
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Iter 3] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 3] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 3 with 24 parts

Start DR iteration 4: non-uniform partition
Routed  1/12 Partitions, Violations =   11
Routed  2/12 Partitions, Violations =   11
Routed  3/12 Partitions, Violations =   11
Routed  4/12 Partitions, Violations =   11
Routed  5/12 Partitions, Violations =   11
Routed  6/12 Partitions, Violations =   11
Routed  7/12 Partitions, Violations =   11
Routed  8/12 Partitions, Violations =   11
Routed  9/12 Partitions, Violations =   11
Routed  10/12 Partitions, Violations =  13
Routed  11/12 Partitions, Violations =  16
Routed  12/12 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4

        Diff net via-cut spacing : 5
        Less than minimum area : 1
        Short : 4
        Internal-only types : 6

[Iter 4] Elapsed real time: 0:00:45
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[Iter 4] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 4] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 4 with 12 parts

Start DR iteration 5: non-uniform partition
Routed  1/11 Partitions, Violations =   15
Routed  2/11 Partitions, Violations =   14
Routed  3/11 Partitions, Violations =   14
Routed  4/11 Partitions, Violations =   14
Routed  5/11 Partitions, Violations =   14
Routed  6/11 Partitions, Violations =   9
Routed  7/11 Partitions, Violations =   7
Routed  8/11 Partitions, Violations =   7
Routed  9/11 Partitions, Violations =   6
Routed  10/11 Partitions, Violations =  5
Routed  11/11 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   7

        Diff net via-cut spacing : 2
        Less than minimum area : 1
        Short : 1

[Iter 5] Elapsed real time: 0:00:46
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[Iter 5] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 5] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 5 with 11 parts

Start DR iteration 6: non-uniform partition
Routed  1/13 Partitions, Violations =   10
Routed  2/13 Partitions, Violations =   10
Routed  3/13 Partitions, Violations =   10
Routed  4/13 Partitions, Violations =   10
Routed  5/13 Partitions, Violations =   10
Routed  6/13 Partitions, Violations =   10
Routed  7/13 Partitions, Violations =   10
Routed  8/13 Partitions, Violations =   7
Routed  9/13 Partitions, Violations =   7
Routed  10/13 Partitions, Violations =  6
Routed  11/13 Partitions, Violations =  5
Routed  12/13 Partitions, Violations =  5
Routed  13/13 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   2

        Less than minimum area : 1
        Short : 2
        Internal-only types : 1

[Iter 6] Elapsed real time: 0:00:47
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[Iter 6] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 6] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 6 with 13 parts

Start DR iteration 7: non-uniform partition
Routed  1/7 Partitions, Violations =    4
Routed  2/7 Partitions, Violations =    4
Routed  3/7 Partitions, Violations =    4
Routed  4/7 Partitions, Violations =    3
Routed  5/7 Partitions, Violations =    2
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   3


[Iter 7] Elapsed real time: 0:00:47
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[Iter 7] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 7] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 7 with 7 parts

Start DR iteration 8: non-uniform partition
Routed  1/6 Partitions, Violations =    4
Routed  2/6 Partitions, Violations =    4
Routed  3/6 Partitions, Violations =    4
Routed  4/6 Partitions, Violations =    2
Routed  5/6 Partitions, Violations =    1
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   2


[Iter 8] Elapsed real time: 0:00:47
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[Iter 8] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 8] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 8 with 6 parts

Start DR iteration 9: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   1

        Less than minimum area : 1
        Internal-only types : 2

[Iter 9] Elapsed real time: 0:00:48
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 9] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 9] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 9 with 3 parts

Start DR iteration 10: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 10] Elapsed real time: 0:00:48
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 10] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 10] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 10 with 3 parts

Start DR iteration 11: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    0
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 11] Elapsed real time: 0:00:48
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 11] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 11] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 11 with 3 parts

Start DR iteration 12: non-uniform partition
Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 12] Elapsed real time: 0:00:48
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 12] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 12] Total (MB): Used   28  Alloctr   29  Proc 1199

End DR iteration 12 with 4 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:49
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
[DRC CHECK] Stage (MB): Used    3  Alloctr    3  Proc    0
[DRC CHECK] Total (MB): Used   28  Alloctr   29  Proc 1199
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0
[DR] Total (MB): Used   26  Alloctr   27  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    167114 micron
Total Number of Contacts =             26741
Total Number of Wires =                29788
Total Number of PtConns =              1983
        Layer            M1 :       9528 micron
        Layer            M2 :      54848 micron
        Layer            M3 :      70944 micron
        Layer            MQ :      28039 micron
        Layer            MG :       3756 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via            via4 :        198
        Via            via3 :       2329
        Via        via3_2x1 :         82
        Via            via2 :      12227
        Via        via2_2x1 :          2
        Via        via2_1x2 :        415
        Via            via1 :       9307
        Via       via1(rot) :       2130
        Via   via1(rot)_1x2 :          1
        Via   via1(rot)_2x1 :         48
        Via        via1_1x2 :          2


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  2.06% (550 / 26741 vias)

    Layer V1         =  0.44% (51     / 11488   vias)
        Weight 1     =  0.44% (51      vias)
        Un-optimized = 99.56% (11437   vias)
    Layer V2         =  3.30% (417    / 12644   vias)
        Weight 1     =  3.30% (417     vias)
        Un-optimized = 96.70% (12227   vias)
    Layer VL         =  3.40% (82     / 2411    vias)
        Weight 1     =  3.40% (82      vias)
        Un-optimized = 96.60% (2329    vias)
    Layer VQ         =  0.00% (0      / 198     vias)
        Un-optimized = 100.00% (198     vias)

  Total double via conversion rate    =  2.06% (550 / 26741 vias)

    Layer V1         =  0.44% (51     / 11488   vias)
    Layer V2         =  3.30% (417    / 12644   vias)
    Layer VL         =  3.40% (82     / 2411    vias)
    Layer VQ         =  0.00% (0      / 198     vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   26  Alloctr   28  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10517 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   27  Alloctr   29  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  1
Routed  40/81 Partitions, Violations =  3
Routed  41/81 Partitions, Violations =  3
Routed  42/81 Partitions, Violations =  4
Routed  43/81 Partitions, Violations =  4
Routed  44/81 Partitions, Violations =  4
Routed  45/81 Partitions, Violations =  4
Routed  46/81 Partitions, Violations =  4
Routed  47/81 Partitions, Violations =  4
Routed  48/81 Partitions, Violations =  4
Routed  49/81 Partitions, Violations =  4
Routed  50/81 Partitions, Violations =  4
Routed  51/81 Partitions, Violations =  4
Routed  52/81 Partitions, Violations =  4
Routed  53/81 Partitions, Violations =  4
Routed  54/81 Partitions, Violations =  4
Routed  55/81 Partitions, Violations =  4
Routed  56/81 Partitions, Violations =  4
Routed  57/81 Partitions, Violations =  4
Routed  58/81 Partitions, Violations =  4
Routed  59/81 Partitions, Violations =  4
Routed  60/81 Partitions, Violations =  4
Routed  61/81 Partitions, Violations =  4
Routed  62/81 Partitions, Violations =  4
Routed  63/81 Partitions, Violations =  4
Routed  64/81 Partitions, Violations =  4
Routed  65/81 Partitions, Violations =  4
Routed  66/81 Partitions, Violations =  4
Routed  67/81 Partitions, Violations =  4
Routed  68/81 Partitions, Violations =  4
Routed  69/81 Partitions, Violations =  4
Routed  70/81 Partitions, Violations =  4
Routed  71/81 Partitions, Violations =  4
Routed  72/81 Partitions, Violations =  4
Routed  73/81 Partitions, Violations =  4
Routed  74/81 Partitions, Violations =  4
Routed  75/81 Partitions, Violations =  4
Routed  76/81 Partitions, Violations =  4
Routed  77/81 Partitions, Violations =  4
Routed  78/81 Partitions, Violations =  4
Routed  79/81 Partitions, Violations =  4
Routed  80/81 Partitions, Violations =  4
Routed  81/81 Partitions, Violations =  4

RedundantVia finished with 4 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Same net spacing : 4


Total Wire Length =                    166477 micron
Total Number of Contacts =             26669
Total Number of Wires =                31500
Total Number of PtConns =              239
        Layer            M1 :       9431 micron
        Layer            M2 :      54559 micron
        Layer            M3 :      70656 micron
        Layer            MQ :      28078 micron
        Layer            MG :       3754 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        196
        Via            via3 :        316
        Via        via3_2x1 :       1899
        Via        via3_1x2 :        191
        Via            via2 :        830
        Via        via2_2x1 :       2956
        Via        via2_1x2 :       8799
        Via            via1 :       2330
        Via       via1(rot) :        938
        Via        via1_2x1 :        382
        Via   via1(rot)_1x2 :       2461
        Via   via1(rot)_2x1 :       4073
        Via        via1_1x2 :       1298


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 83.45% (22255 / 26669 vias)

    Layer V1         = 71.54% (8214   / 11482   vias)
        Weight 1     = 71.54% (8214    vias)
        Un-optimized = 28.46% (3268    vias)
    Layer V2         = 93.40% (11755  / 12585   vias)
        Weight 1     = 93.40% (11755   vias)
        Un-optimized =  6.60% (830     vias)
    Layer VL         = 86.87% (2090   / 2406    vias)
        Weight 1     = 86.87% (2090    vias)
        Un-optimized = 13.13% (316     vias)
    Layer VQ         = 100.00% (196    / 196     vias)
        Weight 1     = 100.00% (196     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 83.45% (22255 / 26669 vias)

    Layer V1         = 71.54% (8214   / 11482   vias)
    Layer V2         = 93.40% (11755  / 12585   vias)
    Layer VL         = 86.87% (2090   / 2406    vias)
    Layer VQ         = 100.00% (196    / 196     vias)


[RedundantVia] Elapsed real time: 0:00:04
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[RedundantVia] Stage (MB): Used    3  Alloctr    3  Proc    0
[RedundantVia] Total (MB): Used   29  Alloctr   30  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:54
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0
[Dr init] Total (MB): Used   29  Alloctr   30  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    1
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 1] Elapsed real time: 0:00:54
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 1] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    14

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        @@@@ Total number of instance ports with antenna violations =   1

        Internal-only types : 14

[Iter 2] Elapsed real time: 0:00:55
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[Iter 2] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 2] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 3] Elapsed real time: 0:00:55
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[Iter 3] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 3] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 4] Elapsed real time: 0:00:55
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[Iter 4] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 4] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 5] Elapsed real time: 0:00:55
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[Iter 5] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 5] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 5 with 2 parts

        @@@@ Total nets not meeting constraints =       1

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:55
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[DR] Stage (MB): Used    4  Alloctr    3  Proc    0
[DR] Total (MB): Used   28  Alloctr   29  Proc 1199
[DR: Done] Elapsed real time: 0:00:55
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0
[DR: Done] Total (MB): Used   28  Alloctr   29  Proc 1199

        There were 1168 out of 10517 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:55
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[Dr init] Stage (MB): Used    5  Alloctr    4  Proc    0
[Dr init] Total (MB): Used   29  Alloctr   30  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1156 Partitions, Violations = 0
Routed  5/1156 Partitions, Violations = 0
Routed  10/1156 Partitions, Violations =        0
Routed  15/1156 Partitions, Violations =        0
Routed  20/1156 Partitions, Violations =        0
Routed  25/1156 Partitions, Violations =        0
Routed  30/1156 Partitions, Violations =        0
Routed  35/1156 Partitions, Violations =        0
Routed  40/1156 Partitions, Violations =        0
Routed  45/1156 Partitions, Violations =        0
Routed  50/1156 Partitions, Violations =        0
Routed  55/1156 Partitions, Violations =        0
Routed  60/1156 Partitions, Violations =        0
Routed  65/1156 Partitions, Violations =        0
Routed  70/1156 Partitions, Violations =        0
Routed  75/1156 Partitions, Violations =        0
Routed  80/1156 Partitions, Violations =        0
Routed  85/1156 Partitions, Violations =        0
Routed  90/1156 Partitions, Violations =        0
Routed  95/1156 Partitions, Violations =        0
Routed  100/1156 Partitions, Violations =       0
Routed  105/1156 Partitions, Violations =       0
Routed  110/1156 Partitions, Violations =       0
Routed  115/1156 Partitions, Violations =       0
Routed  120/1156 Partitions, Violations =       0
Routed  125/1156 Partitions, Violations =       0
Routed  130/1156 Partitions, Violations =       0
Routed  135/1156 Partitions, Violations =       0
Routed  140/1156 Partitions, Violations =       0
Routed  145/1156 Partitions, Violations =       0
Routed  150/1156 Partitions, Violations =       0
Routed  155/1156 Partitions, Violations =       0
Routed  160/1156 Partitions, Violations =       0
Routed  165/1156 Partitions, Violations =       0
Routed  170/1156 Partitions, Violations =       0
Routed  175/1156 Partitions, Violations =       0
Routed  180/1156 Partitions, Violations =       0
Routed  185/1156 Partitions, Violations =       0
Routed  190/1156 Partitions, Violations =       0
Routed  195/1156 Partitions, Violations =       0
Routed  200/1156 Partitions, Violations =       0
Routed  205/1156 Partitions, Violations =       0
Routed  210/1156 Partitions, Violations =       0
Routed  215/1156 Partitions, Violations =       0
Routed  220/1156 Partitions, Violations =       0
Routed  225/1156 Partitions, Violations =       0
Routed  230/1156 Partitions, Violations =       0
Routed  235/1156 Partitions, Violations =       0
Routed  240/1156 Partitions, Violations =       0
Routed  245/1156 Partitions, Violations =       0
Routed  250/1156 Partitions, Violations =       0
Routed  255/1156 Partitions, Violations =       0
Routed  260/1156 Partitions, Violations =       0
Routed  265/1156 Partitions, Violations =       0
Routed  270/1156 Partitions, Violations =       1
Routed  275/1156 Partitions, Violations =       1
Routed  280/1156 Partitions, Violations =       1
Routed  285/1156 Partitions, Violations =       1
Routed  290/1156 Partitions, Violations =       2
Routed  295/1156 Partitions, Violations =       2
Routed  300/1156 Partitions, Violations =       2
Routed  305/1156 Partitions, Violations =       2
Routed  310/1156 Partitions, Violations =       2
Routed  315/1156 Partitions, Violations =       2
Routed  320/1156 Partitions, Violations =       2
Routed  325/1156 Partitions, Violations =       2
Routed  330/1156 Partitions, Violations =       2
Routed  335/1156 Partitions, Violations =       2
Routed  340/1156 Partitions, Violations =       2
Routed  345/1156 Partitions, Violations =       2
Routed  350/1156 Partitions, Violations =       2
Routed  355/1156 Partitions, Violations =       2
Routed  360/1156 Partitions, Violations =       2
Routed  365/1156 Partitions, Violations =       4
Routed  370/1156 Partitions, Violations =       25
Routed  375/1156 Partitions, Violations =       25
Routed  380/1156 Partitions, Violations =       25
Routed  385/1156 Partitions, Violations =       25
Routed  390/1156 Partitions, Violations =       25
Routed  395/1156 Partitions, Violations =       133
Routed  400/1156 Partitions, Violations =       133
Routed  405/1156 Partitions, Violations =       133
Routed  410/1156 Partitions, Violations =       133
Routed  415/1156 Partitions, Violations =       133
Routed  420/1156 Partitions, Violations =       138
Routed  425/1156 Partitions, Violations =       286
Routed  430/1156 Partitions, Violations =       286
Routed  435/1156 Partitions, Violations =       286
Routed  440/1156 Partitions, Violations =       286
Routed  445/1156 Partitions, Violations =       286
Routed  450/1156 Partitions, Violations =       331
Routed  455/1156 Partitions, Violations =       387
Routed  460/1156 Partitions, Violations =       387
Routed  465/1156 Partitions, Violations =       387
Routed  470/1156 Partitions, Violations =       387
Routed  475/1156 Partitions, Violations =       387
Routed  480/1156 Partitions, Violations =       411
Routed  485/1156 Partitions, Violations =       599
Routed  490/1156 Partitions, Violations =       599
Routed  495/1156 Partitions, Violations =       599
Routed  500/1156 Partitions, Violations =       599
Routed  505/1156 Partitions, Violations =       599
Routed  510/1156 Partitions, Violations =       601
Routed  515/1156 Partitions, Violations =       673
Routed  520/1156 Partitions, Violations =       682
Routed  525/1156 Partitions, Violations =       682
Routed  530/1156 Partitions, Violations =       682
Routed  535/1156 Partitions, Violations =       682
Routed  540/1156 Partitions, Violations =       682
Routed  545/1156 Partitions, Violations =       687
Routed  550/1156 Partitions, Violations =       669
Routed  555/1156 Partitions, Violations =       669
Routed  560/1156 Partitions, Violations =       669
Routed  565/1156 Partitions, Violations =       669
Routed  570/1156 Partitions, Violations =       669
Routed  575/1156 Partitions, Violations =       669
Routed  580/1156 Partitions, Violations =       675
Routed  585/1156 Partitions, Violations =       687
Routed  590/1156 Partitions, Violations =       687
Routed  595/1156 Partitions, Violations =       687
Routed  600/1156 Partitions, Violations =       687
Routed  605/1156 Partitions, Violations =       687
Routed  610/1156 Partitions, Violations =       687
Routed  615/1156 Partitions, Violations =       761
Routed  620/1156 Partitions, Violations =       761
Routed  625/1156 Partitions, Violations =       761
Routed  630/1156 Partitions, Violations =       761
Routed  635/1156 Partitions, Violations =       761
Routed  640/1156 Partitions, Violations =       761
Routed  645/1156 Partitions, Violations =       927
Routed  650/1156 Partitions, Violations =       958
Routed  655/1156 Partitions, Violations =       958
Routed  660/1156 Partitions, Violations =       958
Routed  665/1156 Partitions, Violations =       958
Routed  670/1156 Partitions, Violations =       958
Routed  675/1156 Partitions, Violations =       963
Routed  680/1156 Partitions, Violations =       1147
Routed  685/1156 Partitions, Violations =       1147
Routed  690/1156 Partitions, Violations =       1147
Routed  695/1156 Partitions, Violations =       1147
Routed  700/1156 Partitions, Violations =       1147
Routed  705/1156 Partitions, Violations =       1149
Routed  710/1156 Partitions, Violations =       1288
Routed  715/1156 Partitions, Violations =       1288
Routed  720/1156 Partitions, Violations =       1288
Routed  725/1156 Partitions, Violations =       1288
Routed  730/1156 Partitions, Violations =       1288
Routed  735/1156 Partitions, Violations =       1309
Routed  740/1156 Partitions, Violations =       1319
Routed  745/1156 Partitions, Violations =       1319
Routed  750/1156 Partitions, Violations =       1319
Routed  755/1156 Partitions, Violations =       1319
Routed  760/1156 Partitions, Violations =       1319
Routed  765/1156 Partitions, Violations =       1450
Routed  770/1156 Partitions, Violations =       1450
Routed  775/1156 Partitions, Violations =       1450
Routed  780/1156 Partitions, Violations =       1450
Routed  785/1156 Partitions, Violations =       1450
Routed  790/1156 Partitions, Violations =       1450
Routed  795/1156 Partitions, Violations =       1492
Routed  800/1156 Partitions, Violations =       1492
Routed  805/1156 Partitions, Violations =       1492
Routed  810/1156 Partitions, Violations =       1492
Routed  815/1156 Partitions, Violations =       1492
Routed  820/1156 Partitions, Violations =       1491
Routed  825/1156 Partitions, Violations =       1491
Routed  830/1156 Partitions, Violations =       1491
Routed  835/1156 Partitions, Violations =       1491
Routed  840/1156 Partitions, Violations =       1491
Routed  845/1156 Partitions, Violations =       1496
Routed  850/1156 Partitions, Violations =       1496
Routed  855/1156 Partitions, Violations =       1496
Routed  860/1156 Partitions, Violations =       1496
Routed  865/1156 Partitions, Violations =       1496
Routed  870/1156 Partitions, Violations =       1496
Routed  875/1156 Partitions, Violations =       1496
Routed  880/1156 Partitions, Violations =       1496
Routed  885/1156 Partitions, Violations =       1496
Routed  890/1156 Partitions, Violations =       1496
Routed  895/1156 Partitions, Violations =       1496
Routed  900/1156 Partitions, Violations =       1496
Routed  905/1156 Partitions, Violations =       1496
Routed  910/1156 Partitions, Violations =       1496
Routed  915/1156 Partitions, Violations =       1496
Routed  920/1156 Partitions, Violations =       1496
Routed  925/1156 Partitions, Violations =       1496
Routed  930/1156 Partitions, Violations =       1496
Routed  935/1156 Partitions, Violations =       1496
Routed  940/1156 Partitions, Violations =       1496
Routed  945/1156 Partitions, Violations =       1496
Routed  950/1156 Partitions, Violations =       1496
Routed  955/1156 Partitions, Violations =       1496
Routed  960/1156 Partitions, Violations =       1496
Routed  965/1156 Partitions, Violations =       1496
Routed  970/1156 Partitions, Violations =       1496
Routed  975/1156 Partitions, Violations =       1496
Routed  980/1156 Partitions, Violations =       1496
Routed  985/1156 Partitions, Violations =       1496
Routed  990/1156 Partitions, Violations =       1496
Routed  995/1156 Partitions, Violations =       1496
Routed  1000/1156 Partitions, Violations =      1496
Routed  1005/1156 Partitions, Violations =      1496
Routed  1010/1156 Partitions, Violations =      1496
Routed  1015/1156 Partitions, Violations =      1496
Routed  1020/1156 Partitions, Violations =      1496
Routed  1025/1156 Partitions, Violations =      1496
Routed  1030/1156 Partitions, Violations =      1496
Routed  1035/1156 Partitions, Violations =      1496
Routed  1040/1156 Partitions, Violations =      1496
Routed  1045/1156 Partitions, Violations =      1496
Routed  1050/1156 Partitions, Violations =      1496
Routed  1055/1156 Partitions, Violations =      1496
Routed  1060/1156 Partitions, Violations =      1496
Routed  1065/1156 Partitions, Violations =      1496
Routed  1070/1156 Partitions, Violations =      1496
Routed  1075/1156 Partitions, Violations =      1496
Routed  1080/1156 Partitions, Violations =      1496
Routed  1085/1156 Partitions, Violations =      1496
Routed  1090/1156 Partitions, Violations =      1496
Routed  1095/1156 Partitions, Violations =      1496
Routed  1100/1156 Partitions, Violations =      1496
Routed  1105/1156 Partitions, Violations =      1496
Routed  1110/1156 Partitions, Violations =      1496
Routed  1115/1156 Partitions, Violations =      1496
Routed  1120/1156 Partitions, Violations =      1496
Routed  1125/1156 Partitions, Violations =      1496
Routed  1130/1156 Partitions, Violations =      1496
Routed  1135/1156 Partitions, Violations =      1496
Routed  1140/1156 Partitions, Violations =      1496
Routed  1145/1156 Partitions, Violations =      1496
Routed  1150/1156 Partitions, Violations =      1496
Routed  1155/1156 Partitions, Violations =      1496

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1750
        @@@@ Total number of instance ports with antenna violations =   20

        Diff net spacing : 211
        Same net spacing : 5
        Diff net via-cut spacing : 411
        Same net via-cut spacing : 2
        Less than minimum width : 3
        Short : 594
        Internal-only types : 524

[Iter 0] Elapsed real time: 0:03:23
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:03:23 total=0:03:23
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 0] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 0 with 1156 parts

Start DR iteration 1: non-uniform partition
Routed  1/127 Partitions, Violations =  1479
Routed  2/127 Partitions, Violations =  1484
Routed  3/127 Partitions, Violations =  1474
Routed  4/127 Partitions, Violations =  1470
Routed  5/127 Partitions, Violations =  1466
Routed  6/127 Partitions, Violations =  1448
Routed  7/127 Partitions, Violations =  1424
Routed  8/127 Partitions, Violations =  1397
Routed  9/127 Partitions, Violations =  1404
Routed  10/127 Partitions, Violations = 1404
Routed  11/127 Partitions, Violations = 1383
Routed  12/127 Partitions, Violations = 1377
Routed  13/127 Partitions, Violations = 1383
Routed  14/127 Partitions, Violations = 1388
Routed  15/127 Partitions, Violations = 1350
Routed  16/127 Partitions, Violations = 1362
Routed  17/127 Partitions, Violations = 1367
Routed  18/127 Partitions, Violations = 1350
Routed  19/127 Partitions, Violations = 1356
Routed  20/127 Partitions, Violations = 1363
Routed  21/127 Partitions, Violations = 1367
Routed  22/127 Partitions, Violations = 1383
Routed  23/127 Partitions, Violations = 1371
Routed  24/127 Partitions, Violations = 1368
Routed  25/127 Partitions, Violations = 1372
Routed  26/127 Partitions, Violations = 1362
Routed  27/127 Partitions, Violations = 1344
Routed  28/127 Partitions, Violations = 1316
Routed  29/127 Partitions, Violations = 1305
Routed  30/127 Partitions, Violations = 1311
Routed  31/127 Partitions, Violations = 1326
Routed  32/127 Partitions, Violations = 1317
Routed  33/127 Partitions, Violations = 1320
Routed  34/127 Partitions, Violations = 1319
Routed  35/127 Partitions, Violations = 1318
Routed  36/127 Partitions, Violations = 1312
Routed  37/127 Partitions, Violations = 1389
Routed  38/127 Partitions, Violations = 1387
Routed  39/127 Partitions, Violations = 1393
Routed  40/127 Partitions, Violations = 1393
Routed  41/127 Partitions, Violations = 1393
Routed  42/127 Partitions, Violations = 1392
Routed  43/127 Partitions, Violations = 1392
Routed  44/127 Partitions, Violations = 1392
Routed  45/127 Partitions, Violations = 1392
Routed  46/127 Partitions, Violations = 1392
Routed  47/127 Partitions, Violations = 1375
Routed  48/127 Partitions, Violations = 1375
Routed  49/127 Partitions, Violations = 1384
Routed  50/127 Partitions, Violations = 1384
Routed  51/127 Partitions, Violations = 1385
Routed  52/127 Partitions, Violations = 1378
Routed  53/127 Partitions, Violations = 1381
Routed  54/127 Partitions, Violations = 1381
Routed  55/127 Partitions, Violations = 1381
Routed  56/127 Partitions, Violations = 1381
Routed  57/127 Partitions, Violations = 1386
Routed  58/127 Partitions, Violations = 1386
Routed  59/127 Partitions, Violations = 1386
Routed  60/127 Partitions, Violations = 1385
Routed  61/127 Partitions, Violations = 1377
Routed  62/127 Partitions, Violations = 1392
Routed  63/127 Partitions, Violations = 1393
Routed  64/127 Partitions, Violations = 1399
Routed  65/127 Partitions, Violations = 1399
Routed  66/127 Partitions, Violations = 1392
Routed  67/127 Partitions, Violations = 1393
Routed  68/127 Partitions, Violations = 1390
Routed  69/127 Partitions, Violations = 1387
Routed  70/127 Partitions, Violations = 1397
Routed  71/127 Partitions, Violations = 1347
Routed  72/127 Partitions, Violations = 1344
Routed  73/127 Partitions, Violations = 1341
Routed  74/127 Partitions, Violations = 1339
Routed  75/127 Partitions, Violations = 1336
Routed  76/127 Partitions, Violations = 1348
Routed  77/127 Partitions, Violations = 1346
Routed  78/127 Partitions, Violations = 1345
Routed  79/127 Partitions, Violations = 1354
Routed  80/127 Partitions, Violations = 1352
Routed  81/127 Partitions, Violations = 1356
Routed  82/127 Partitions, Violations = 1359
Routed  83/127 Partitions, Violations = 1360
Routed  84/127 Partitions, Violations = 1361
Routed  85/127 Partitions, Violations = 1361
Routed  86/127 Partitions, Violations = 1363
Routed  87/127 Partitions, Violations = 1363
Routed  88/127 Partitions, Violations = 1364
Routed  89/127 Partitions, Violations = 1364
Routed  90/127 Partitions, Violations = 1362
Routed  91/127 Partitions, Violations = 1362
Routed  92/127 Partitions, Violations = 1362
Routed  93/127 Partitions, Violations = 1361
Routed  94/127 Partitions, Violations = 1372
Routed  95/127 Partitions, Violations = 1364
Routed  96/127 Partitions, Violations = 1364
Routed  97/127 Partitions, Violations = 1365
Routed  98/127 Partitions, Violations = 1365
Routed  99/127 Partitions, Violations = 1365
Routed  100/127 Partitions, Violations =        1365
Routed  101/127 Partitions, Violations =        1363
Routed  102/127 Partitions, Violations =        1363
Routed  103/127 Partitions, Violations =        1364
Routed  104/127 Partitions, Violations =        1364
Routed  105/127 Partitions, Violations =        1367
Routed  106/127 Partitions, Violations =        1366
Routed  107/127 Partitions, Violations =        1366
Routed  108/127 Partitions, Violations =        1357
Routed  109/127 Partitions, Violations =        1357
Routed  110/127 Partitions, Violations =        1378
Routed  111/127 Partitions, Violations =        1369
Routed  112/127 Partitions, Violations =        1369
Routed  113/127 Partitions, Violations =        1374
Routed  114/127 Partitions, Violations =        1378
Routed  115/127 Partitions, Violations =        1377
Routed  116/127 Partitions, Violations =        1378
Routed  117/127 Partitions, Violations =        1378
Routed  118/127 Partitions, Violations =        1378
Routed  119/127 Partitions, Violations =        1378
Routed  120/127 Partitions, Violations =        1380
Routed  121/127 Partitions, Violations =        1384
Routed  122/127 Partitions, Violations =        1383
Routed  123/127 Partitions, Violations =        1383
Routed  124/127 Partitions, Violations =        1383
Routed  125/127 Partitions, Violations =        1404
Routed  126/127 Partitions, Violations =        1390
Routed  127/127 Partitions, Violations =        1391

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1845
        @@@@ Total number of instance ports with antenna violations =   2

        Diff net spacing : 188
        Same net spacing : 5
        Diff net via-cut spacing : 615
        Less than minimum width : 1
        Short : 392
        Internal-only types : 644

[Iter 1] Elapsed real time: 0:04:26
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:04:25 total=0:04:25
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 1] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 1 with 127 parts

Start DR iteration 2: non-uniform partition
Routed  1/96 Partitions, Violations =   1373
Routed  2/96 Partitions, Violations =   1365
Routed  3/96 Partitions, Violations =   1349
Routed  4/96 Partitions, Violations =   1341
Routed  5/96 Partitions, Violations =   1333
Routed  6/96 Partitions, Violations =   1310
Routed  7/96 Partitions, Violations =   1302
Routed  8/96 Partitions, Violations =   1298
Routed  9/96 Partitions, Violations =   1300
Routed  10/96 Partitions, Violations =  1269
Routed  11/96 Partitions, Violations =  1253
Routed  12/96 Partitions, Violations =  1265
Routed  13/96 Partitions, Violations =  1243
Routed  14/96 Partitions, Violations =  1237
Routed  15/96 Partitions, Violations =  1220
Routed  16/96 Partitions, Violations =  1221
Routed  17/96 Partitions, Violations =  1208
Routed  18/96 Partitions, Violations =  1197
Routed  19/96 Partitions, Violations =  1187
Routed  20/96 Partitions, Violations =  1172
Routed  21/96 Partitions, Violations =  1160
Routed  22/96 Partitions, Violations =  1165
Routed  23/96 Partitions, Violations =  1165
Routed  24/96 Partitions, Violations =  1162
Routed  25/96 Partitions, Violations =  1152
Routed  26/96 Partitions, Violations =  1151
Routed  27/96 Partitions, Violations =  1127
Routed  28/96 Partitions, Violations =  1127
Routed  29/96 Partitions, Violations =  1125
Routed  30/96 Partitions, Violations =  1121
Routed  31/96 Partitions, Violations =  1122
Routed  32/96 Partitions, Violations =  1113
Routed  33/96 Partitions, Violations =  1117
Routed  34/96 Partitions, Violations =  1102
Routed  35/96 Partitions, Violations =  1107
Routed  36/96 Partitions, Violations =  1107
Routed  37/96 Partitions, Violations =  1109
Routed  38/96 Partitions, Violations =  1093
Routed  39/96 Partitions, Violations =  1086
Routed  40/96 Partitions, Violations =  1087
Routed  41/96 Partitions, Violations =  1096
Routed  42/96 Partitions, Violations =  1091
Routed  43/96 Partitions, Violations =  1092
Routed  44/96 Partitions, Violations =  1089
Routed  45/96 Partitions, Violations =  1095
Routed  46/96 Partitions, Violations =  1093
Routed  47/96 Partitions, Violations =  1091
Routed  48/96 Partitions, Violations =  1091
Routed  49/96 Partitions, Violations =  1081
Routed  50/96 Partitions, Violations =  1081
Routed  51/96 Partitions, Violations =  1086
Routed  52/96 Partitions, Violations =  1085
Routed  53/96 Partitions, Violations =  1078
Routed  54/96 Partitions, Violations =  1084
Routed  55/96 Partitions, Violations =  1084
Routed  56/96 Partitions, Violations =  1080
Routed  57/96 Partitions, Violations =  1081
Routed  58/96 Partitions, Violations =  1072
Routed  59/96 Partitions, Violations =  1072
Routed  60/96 Partitions, Violations =  1062
Routed  61/96 Partitions, Violations =  1053
Routed  62/96 Partitions, Violations =  1052
Routed  63/96 Partitions, Violations =  1052
Routed  64/96 Partitions, Violations =  1051
Routed  65/96 Partitions, Violations =  1050
Routed  66/96 Partitions, Violations =  1051
Routed  67/96 Partitions, Violations =  1053
Routed  68/96 Partitions, Violations =  1054
Routed  69/96 Partitions, Violations =  1050
Routed  70/96 Partitions, Violations =  1050
Routed  71/96 Partitions, Violations =  1053
Routed  72/96 Partitions, Violations =  1057
Routed  73/96 Partitions, Violations =  1056
Routed  74/96 Partitions, Violations =  1062
Routed  75/96 Partitions, Violations =  1062
Routed  76/96 Partitions, Violations =  1062
Routed  77/96 Partitions, Violations =  1065
Routed  78/96 Partitions, Violations =  1064
Routed  79/96 Partitions, Violations =  1063
Routed  80/96 Partitions, Violations =  1064
Routed  81/96 Partitions, Violations =  1062
Routed  82/96 Partitions, Violations =  1066
Routed  83/96 Partitions, Violations =  1067
Routed  84/96 Partitions, Violations =  1065
Routed  85/96 Partitions, Violations =  1067
Routed  86/96 Partitions, Violations =  1067
Routed  87/96 Partitions, Violations =  1065
Routed  88/96 Partitions, Violations =  1065
Routed  89/96 Partitions, Violations =  1061
Routed  90/96 Partitions, Violations =  1062
Routed  91/96 Partitions, Violations =  1064
Routed  92/96 Partitions, Violations =  1063
Routed  93/96 Partitions, Violations =  1064
Routed  94/96 Partitions, Violations =  1065
Routed  95/96 Partitions, Violations =  1068
Routed  96/96 Partitions, Violations =  1069

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1347
        @@@@ Total number of instance ports with antenna violations =   1

        Diff net spacing : 138
        Same net spacing : 2
        Diff net via-cut spacing : 483
        Less than minimum width : 1
        Short : 357
        Internal-only types : 366

[Iter 2] Elapsed real time: 0:05:11
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:05:11 total=0:05:11
[Iter 2] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 2] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 2 with 96 parts

Start DR iteration 3: non-uniform partition
Routed  1/89 Partitions, Violations =   1044
Routed  2/89 Partitions, Violations =   1031
Routed  3/89 Partitions, Violations =   1041
Routed  4/89 Partitions, Violations =   1036
Routed  5/89 Partitions, Violations =   1028
Routed  6/89 Partitions, Violations =   1011
Routed  7/89 Partitions, Violations =   1008
Routed  8/89 Partitions, Violations =   1002
Routed  9/89 Partitions, Violations =   997
Routed  10/89 Partitions, Violations =  995
Routed  11/89 Partitions, Violations =  1010
Routed  12/89 Partitions, Violations =  999
Routed  13/89 Partitions, Violations =  987
Routed  14/89 Partitions, Violations =  982
Routed  15/89 Partitions, Violations =  979
Routed  16/89 Partitions, Violations =  977
Routed  17/89 Partitions, Violations =  974
Routed  18/89 Partitions, Violations =  974
Routed  19/89 Partitions, Violations =  956
Routed  20/89 Partitions, Violations =  953
Routed  21/89 Partitions, Violations =  945
Routed  22/89 Partitions, Violations =  949
Routed  23/89 Partitions, Violations =  950
Routed  24/89 Partitions, Violations =  947
Routed  25/89 Partitions, Violations =  949
Routed  26/89 Partitions, Violations =  947
Routed  27/89 Partitions, Violations =  941
Routed  28/89 Partitions, Violations =  941
Routed  29/89 Partitions, Violations =  943
Routed  30/89 Partitions, Violations =  952
Routed  31/89 Partitions, Violations =  954
Routed  32/89 Partitions, Violations =  958
Routed  33/89 Partitions, Violations =  952
Routed  34/89 Partitions, Violations =  950
Routed  35/89 Partitions, Violations =  948
Routed  36/89 Partitions, Violations =  917
Routed  37/89 Partitions, Violations =  907
Routed  38/89 Partitions, Violations =  907
Routed  39/89 Partitions, Violations =  907
Routed  40/89 Partitions, Violations =  900
Routed  41/89 Partitions, Violations =  887
Routed  42/89 Partitions, Violations =  880
Routed  43/89 Partitions, Violations =  883
Routed  44/89 Partitions, Violations =  883
Routed  45/89 Partitions, Violations =  882
Routed  46/89 Partitions, Violations =  880
Routed  47/89 Partitions, Violations =  877
Routed  48/89 Partitions, Violations =  879
Routed  49/89 Partitions, Violations =  876
Routed  50/89 Partitions, Violations =  877
Routed  51/89 Partitions, Violations =  875
Routed  52/89 Partitions, Violations =  871
Routed  53/89 Partitions, Violations =  871
Routed  54/89 Partitions, Violations =  878
Routed  55/89 Partitions, Violations =  888
Routed  56/89 Partitions, Violations =  890
Routed  57/89 Partitions, Violations =  891
Routed  58/89 Partitions, Violations =  895
Routed  59/89 Partitions, Violations =  903
Routed  60/89 Partitions, Violations =  909
Routed  61/89 Partitions, Violations =  916
Routed  62/89 Partitions, Violations =  906
Routed  63/89 Partitions, Violations =  900
Routed  64/89 Partitions, Violations =  900
Routed  65/89 Partitions, Violations =  900
Routed  66/89 Partitions, Violations =  899
Routed  67/89 Partitions, Violations =  898
Routed  68/89 Partitions, Violations =  891
Routed  69/89 Partitions, Violations =  892
Routed  70/89 Partitions, Violations =  897
Routed  71/89 Partitions, Violations =  911
Routed  72/89 Partitions, Violations =  914
Routed  73/89 Partitions, Violations =  911
Routed  74/89 Partitions, Violations =  911
Routed  75/89 Partitions, Violations =  913
Routed  76/89 Partitions, Violations =  913
Routed  77/89 Partitions, Violations =  912
Routed  78/89 Partitions, Violations =  913
Routed  79/89 Partitions, Violations =  913
Routed  80/89 Partitions, Violations =  913
Routed  81/89 Partitions, Violations =  913
Routed  82/89 Partitions, Violations =  913
Routed  83/89 Partitions, Violations =  920
Routed  84/89 Partitions, Violations =  922
Routed  85/89 Partitions, Violations =  921
Routed  86/89 Partitions, Violations =  920
Routed  87/89 Partitions, Violations =  912
Routed  88/89 Partitions, Violations =  904
Routed  89/89 Partitions, Violations =  892

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1176
        @@@@ Total number of instance ports with antenna violations =   1

        Diff net spacing : 90
        Same net spacing : 3
        Diff net via-cut spacing : 445
        Same net via-cut spacing : 1
        Less than minimum width : 1
        Short : 309
        Internal-only types : 327

[Iter 3] Elapsed real time: 0:06:06
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:06:06 total=0:06:06
[Iter 3] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 3] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 3 with 89 parts

Start DR iteration 4: non-uniform partition
Routed  1/76 Partitions, Violations =   855
Routed  2/76 Partitions, Violations =   838
Routed  3/76 Partitions, Violations =   813
Routed  4/76 Partitions, Violations =   787
Routed  5/76 Partitions, Violations =   744
Routed  6/76 Partitions, Violations =   710
Routed  7/76 Partitions, Violations =   687
Routed  8/76 Partitions, Violations =   679
Routed  9/76 Partitions, Violations =   649
Routed  10/76 Partitions, Violations =  636
Routed  11/76 Partitions, Violations =  621
Routed  12/76 Partitions, Violations =  597
Routed  13/76 Partitions, Violations =  593
Routed  14/76 Partitions, Violations =  542
Routed  15/76 Partitions, Violations =  516
Routed  16/76 Partitions, Violations =  487
Routed  17/76 Partitions, Violations =  466
Routed  18/76 Partitions, Violations =  458
Routed  19/76 Partitions, Violations =  456
Routed  20/76 Partitions, Violations =  435
Routed  21/76 Partitions, Violations =  421
Routed  22/76 Partitions, Violations =  418
Routed  23/76 Partitions, Violations =  411
Routed  24/76 Partitions, Violations =  387
Routed  25/76 Partitions, Violations =  353
Routed  26/76 Partitions, Violations =  318
Routed  27/76 Partitions, Violations =  318
Routed  28/76 Partitions, Violations =  311
Routed  29/76 Partitions, Violations =  307
Routed  30/76 Partitions, Violations =  292
Routed  31/76 Partitions, Violations =  284
Routed  32/76 Partitions, Violations =  281
Routed  33/76 Partitions, Violations =  274
Routed  34/76 Partitions, Violations =  261
Routed  35/76 Partitions, Violations =  250
Routed  36/76 Partitions, Violations =  231
Routed  37/76 Partitions, Violations =  219
Routed  38/76 Partitions, Violations =  209
Routed  39/76 Partitions, Violations =  208
Routed  40/76 Partitions, Violations =  202
Routed  41/76 Partitions, Violations =  187
Routed  42/76 Partitions, Violations =  182
Routed  43/76 Partitions, Violations =  180
Routed  44/76 Partitions, Violations =  175
Routed  45/76 Partitions, Violations =  173
Routed  46/76 Partitions, Violations =  173
Routed  47/76 Partitions, Violations =  168
Routed  48/76 Partitions, Violations =  167
Routed  49/76 Partitions, Violations =  157
Routed  50/76 Partitions, Violations =  155
Routed  51/76 Partitions, Violations =  152
Routed  52/76 Partitions, Violations =  143
Routed  53/76 Partitions, Violations =  138
Routed  54/76 Partitions, Violations =  135
Routed  55/76 Partitions, Violations =  132
Routed  56/76 Partitions, Violations =  129
Routed  57/76 Partitions, Violations =  124
Routed  58/76 Partitions, Violations =  122
Routed  59/76 Partitions, Violations =  119
Routed  60/76 Partitions, Violations =  119
Routed  61/76 Partitions, Violations =  114
Routed  62/76 Partitions, Violations =  113
Routed  63/76 Partitions, Violations =  112
Routed  64/76 Partitions, Violations =  111
Routed  65/76 Partitions, Violations =  111
Routed  66/76 Partitions, Violations =  110
Routed  67/76 Partitions, Violations =  110
Routed  68/76 Partitions, Violations =  108
Routed  69/76 Partitions, Violations =  108
Routed  70/76 Partitions, Violations =  107
Routed  71/76 Partitions, Violations =  105
Routed  72/76 Partitions, Violations =  99
Routed  73/76 Partitions, Violations =  100
Routed  74/76 Partitions, Violations =  98
Routed  75/76 Partitions, Violations =  97
Routed  76/76 Partitions, Violations =  96

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Same net spacing : 2
        Diff net via-cut spacing : 62
        Short : 15
        Internal-only types : 16

[Iter 4] Elapsed real time: 0:06:40
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:06:40 total=0:06:40
[Iter 4] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 4] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 4 with 76 parts

Start DR iteration 5: non-uniform partition
Routed  1/37 Partitions, Violations =   86
Routed  2/37 Partitions, Violations =   81
Routed  3/37 Partitions, Violations =   74
Routed  4/37 Partitions, Violations =   72
Routed  5/37 Partitions, Violations =   67
Routed  6/37 Partitions, Violations =   63
Routed  7/37 Partitions, Violations =   62
Routed  8/37 Partitions, Violations =   60
Routed  9/37 Partitions, Violations =   58
Routed  10/37 Partitions, Violations =  58
Routed  11/37 Partitions, Violations =  55
Routed  12/37 Partitions, Violations =  53
Routed  13/37 Partitions, Violations =  51
Routed  14/37 Partitions, Violations =  50
Routed  15/37 Partitions, Violations =  48
Routed  16/37 Partitions, Violations =  46
Routed  17/37 Partitions, Violations =  44
Routed  18/37 Partitions, Violations =  42
Routed  19/37 Partitions, Violations =  40
Routed  20/37 Partitions, Violations =  42
Routed  21/37 Partitions, Violations =  40
Routed  22/37 Partitions, Violations =  38
Routed  23/37 Partitions, Violations =  37
Routed  24/37 Partitions, Violations =  34
Routed  25/37 Partitions, Violations =  31
Routed  26/37 Partitions, Violations =  30
Routed  27/37 Partitions, Violations =  29
Routed  28/37 Partitions, Violations =  29
Routed  29/37 Partitions, Violations =  35
Routed  30/37 Partitions, Violations =  33
Routed  31/37 Partitions, Violations =  31
Routed  32/37 Partitions, Violations =  30
Routed  33/37 Partitions, Violations =  29
Routed  34/37 Partitions, Violations =  28
Routed  35/37 Partitions, Violations =  26
Routed  36/37 Partitions, Violations =  25
Routed  37/37 Partitions, Violations =  24

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      24
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net via-cut spacing : 6
        Short : 7
        Internal-only types : 11

[Iter 5] Elapsed real time: 0:06:48
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:06:47 total=0:06:47
[Iter 5] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 5] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 5 with 37 parts

Start DR iteration 6: non-uniform partition
Routed  1/10 Partitions, Violations =   20
Routed  2/10 Partitions, Violations =   16
Routed  3/10 Partitions, Violations =   14
Routed  4/10 Partitions, Violations =   11
Routed  5/10 Partitions, Violations =   6
Routed  6/10 Partitions, Violations =   5
Routed  7/10 Partitions, Violations =   4
Routed  8/10 Partitions, Violations =   2
Routed  9/10 Partitions, Violations =   1
Routed  10/10 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net via-cut spacing : 1

[Iter 6] Elapsed real time: 0:06:49
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:06:48 total=0:06:48
[Iter 6] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 6] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 6 with 10 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 7] Elapsed real time: 0:06:49
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:06:48 total=0:06:48
[Iter 7] Stage (MB): Used    5  Alloctr    5  Proc    0
[Iter 7] Total (MB): Used   30  Alloctr   31  Proc 1199

End DR iteration 7 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
Removed 1887 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:06:50
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:06:49 total=0:06:49
[DRC CHECK] Stage (MB): Used    5  Alloctr    5  Proc    0
[DRC CHECK] Total (MB): Used   30  Alloctr   31  Proc 1199
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:06:50
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:06:49 total=0:06:49
[DR] Stage (MB): Used    4  Alloctr    4  Proc    0
[DR] Total (MB): Used   28  Alloctr   30  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166585 micron
Total Number of Contacts =             24929
Total Number of Wires =                30749
Total Number of PtConns =              218
        Layer            M1 :      11583 micron
        Layer            M2 :      55524 micron
        Layer            M3 :      67807 micron
        Layer            MQ :      28503 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :        109
        Via        via3_2x1 :       2051
        Via        via3_1x2 :        121
        Via            via2 :        251
        Via        via2_2x1 :       1793
        Via        via2_1x2 :       8871
        Via            via1 :       2123
        Via       via1(rot) :        570
        Via        via1_2x1 :        423
        Via   via1(rot)_1x2 :       2330
        Via   via1(rot)_2x1 :       4689
        Via        via1_1x2 :       1494


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 87.75% (21876 / 24929 vias)

    Layer V1         = 76.84% (8936   / 11629   vias)
        Weight 1     = 76.84% (8936    vias)
        Un-optimized = 23.16% (2693    vias)
    Layer V2         = 97.70% (10664  / 10915   vias)
        Weight 1     = 97.70% (10664   vias)
        Un-optimized =  2.30% (251     vias)
    Layer VL         = 95.22% (2172   / 2281    vias)
        Weight 1     = 95.22% (2172    vias)
        Un-optimized =  4.78% (109     vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 87.75% (21876 / 24929 vias)

    Layer V1         = 76.84% (8936   / 11629   vias)
    Layer V2         = 97.70% (10664  / 10915   vias)
    Layer VL         = 95.22% (2172   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   29  Alloctr   30  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10517 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   30  Alloctr   31  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  0
Routed  40/81 Partitions, Violations =  0
Routed  41/81 Partitions, Violations =  0
Routed  42/81 Partitions, Violations =  0
Routed  43/81 Partitions, Violations =  0
Routed  44/81 Partitions, Violations =  0
Routed  45/81 Partitions, Violations =  0
Routed  46/81 Partitions, Violations =  0
Routed  47/81 Partitions, Violations =  0
Routed  48/81 Partitions, Violations =  0
Routed  49/81 Partitions, Violations =  0
Routed  50/81 Partitions, Violations =  0
Routed  51/81 Partitions, Violations =  0
Routed  52/81 Partitions, Violations =  0
Routed  53/81 Partitions, Violations =  0
Routed  54/81 Partitions, Violations =  0
Routed  55/81 Partitions, Violations =  0
Routed  56/81 Partitions, Violations =  0
Routed  57/81 Partitions, Violations =  0
Routed  58/81 Partitions, Violations =  0
Routed  59/81 Partitions, Violations =  0
Routed  60/81 Partitions, Violations =  0
Routed  61/81 Partitions, Violations =  0
Routed  62/81 Partitions, Violations =  0
Routed  63/81 Partitions, Violations =  0
Routed  64/81 Partitions, Violations =  0
Routed  65/81 Partitions, Violations =  0
Routed  66/81 Partitions, Violations =  0
Routed  67/81 Partitions, Violations =  0
Routed  68/81 Partitions, Violations =  0
Routed  69/81 Partitions, Violations =  0
Routed  70/81 Partitions, Violations =  0
Routed  71/81 Partitions, Violations =  0
Routed  72/81 Partitions, Violations =  0
Routed  73/81 Partitions, Violations =  0
Routed  74/81 Partitions, Violations =  0
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  0
Routed  77/81 Partitions, Violations =  0
Routed  78/81 Partitions, Violations =  0
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166608 micron
Total Number of Contacts =             24929
Total Number of Wires =                31143
Total Number of PtConns =              209
        Layer            M1 :      11582 micron
        Layer            M2 :      55522 micron
        Layer            M3 :      67819 micron
        Layer            MQ :      28518 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1839
        Via        via2_1x2 :       8975
        Via            via1 :       1723
        Via       via1(rot) :        531
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2459
        Via   via1(rot)_2x1 :       4751
        Via        via1_1x2 :       1699


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
        Weight 1     = 80.62% (9375    vias)
        Un-optimized = 19.38% (2254    vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
        Weight 1     = 99.07% (10814   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


[RedundantVia] Elapsed real time: 0:00:01
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   30  Alloctr   32  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:06:51
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:06:51 total=0:06:51
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0
[Dr init] Total (MB): Used   30  Alloctr   32  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:06:51
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:06:51 total=0:06:51
[Iter 1] Stage (MB): Used    6  Alloctr    7  Proc    0
[Iter 1] Total (MB): Used   31  Alloctr   33  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:06:51
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:06:51 total=0:06:51
[DR] Stage (MB): Used    5  Alloctr    5  Proc    0
[DR] Total (MB): Used   30  Alloctr   31  Proc 1199
[DR: Done] Elapsed real time: 0:06:51
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:06:51 total=0:06:51
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0
[DR: Done] Total (MB): Used   29  Alloctr   30  Proc 1199
[DR: Done] Elapsed real time: 0:06:51
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:06:51 total=0:06:51
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc   -1
[DR: Done] Total (MB): Used   29  Alloctr   30  Proc 1198

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    166608 micron
Total Number of Contacts =             24929
Total Number of Wires =                31143
Total Number of PtConns =              209
        Layer            M1 :      11582 micron
        Layer            M2 :      55522 micron
        Layer            M3 :      67819 micron
        Layer            MQ :      28518 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1839
        Via        via2_1x2 :       8975
        Via            via1 :       1723
        Via       via1(rot) :        531
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2459
        Via   via1(rot)_2x1 :       4751
        Via        via1_1x2 :       1699


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
        Weight 1     = 80.62% (9375    vias)
        Un-optimized = 19.38% (2254    vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
        Weight 1     = 99.07% (10814   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


Total number of nets = 2862
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)


Start checking for open nets ...

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2862 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0
[CHECK OPEN NETS] Total (MB): Used   24  Alloctr   25  Proc 1199

        There were 1168 out of 10517 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
Removed 1228 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:01
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0
[DRC CHECK] Total (MB): Used   29  Alloctr   30  Proc 1199
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0
[Antenna analysis] Total (MB): Used   29  Alloctr   30  Proc 1199

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166632 micron
Total Number of Contacts =             24929
Total Number of Wires =                30968
Total Number of PtConns =              335
        Layer            M1 :      11575 micron
        Layer            M2 :      55544 micron
        Layer            M3 :      67826 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1839
        Via        via2_1x2 :       8975
        Via            via1 :       1723
        Via       via1(rot) :        531
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2459
        Via   via1(rot)_2x1 :       4751
        Via        via1_1x2 :       1699


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
        Weight 1     = 80.62% (9375    vias)
        Un-optimized = 19.38% (2254    vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
        Weight 1     = 99.07% (10814   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)



Verify Summary:

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


***************************************************************************
Report         : DRC_Error Types
Design cel     : SCPU_SRAM_8BIT_ALU_SPI_TOP
Error view cel :
Date           : Mon Aug  1 03:42:36 2016
***************************************************************************

Data                    Value
---------------------------------------------------------------------------
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Warning: Unable to resolve reference 'ANTENNATF' in 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (LINK-5)
Warning: Unable to resolve reference 'ANTENNATF' in 'SHARE_SUPERALU'. (LINK-5)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC1'. (MWDC-032)
Load global CTS reference options from NID to stack
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC1'. (MWDC-032)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10
ROPT:    ECO Search-Repair loops               : 4
ROPT:    Fix Hold Mode                         : route_based
ROPT:    Route Violation threshold             : 3000
 Routeopt: Using zrt router
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC1'. (MWDC-032)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer LY is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer E1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MA is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 1 sec, memory: 97564 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00018 0.00049 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00039 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.00013 0.00029 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.006 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : qor
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:42:44 2016
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.18
  Critical Path Slack:           0.06
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        242
  Leaf Cell Count:               2608
  Buf/Inv Cell Count:             337
  CT Buf/Inv Cell Count:            6
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   595641.440373
  Noncombinational Area: 41070.027210
  Net Area:                  0.000000
  Net XLength        :       89468.37
  Net YLength        :       81653.79
  -----------------------------------
  Cell Area:            636711.467584
  Design Area:          636711.467584
  Net Length        :       171122.16


  Design Rules
  -----------------------------------
  Total Number of Nets:          2861
  Nets With Violations:             1
  -----------------------------------


  Hostname: trident.ece.tamu.edu

  Compile CPU Statistics
  -----------------------------------
  Resource Sharing:              0.00
  Logic Optimization:            0.00
  Mapping Optimization:          2.34
  -----------------------------------
  Overall Compile Time:          2.63

Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
ROPT:    Running Incremental Optimization Stage             Mon Aug  1 03:42:44 2016

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 1
  Total moveable cell area: 28742.8
  Total fixed cell area: 608003.4
  Core area: (377000 447000 847000 774600)


  Beginning On-Route Optimization
  --------------------------------

Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  636711.5      0.00       0.0       0.0 scpu_ctrl_spi/uut/N5100

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    Top most routable layer is set to be metal5
    This is considered as a 5-metal-layer design
    Reading library information from DB ...
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    65 pre-routes for placement blockage/checking
    4679 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

****************************************
  Report : Chip Summary
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:42:45 2016
****************************************
Std cell utilization: 24.68%  (20043/(106925-25728))
(Non-fixed + Fixed)
Std cell utilization: 24.61%  (19960/(106925-25811))
(Non-fixed only)
Chip area:            106925   sites, bbox (377.00 447.00 847.00 774.60) um
Std cell area:        20043    sites, (non-fixed:19960  fixed:83)
                      2575     cells, (non-fixed:2569   fixed:6)
Macro cell area:      17598    sites
                      1        cells
Placement blockages:  25728    sites, (excluding fixed std cells)
                      25811    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       112
Avg. std cell width:  3.77 um
Site array:           unit     (width: 0.40 um, height: 3.60 um, rows: 91)
Physical DB scale:    1000 db_unit = 1 um


****************************************
  Report : pnet options
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:42:45 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
MQ         none          ---         ---       via additive      ---
LY         partial     10000.00    10000.00    via additive      ---
MG         none          ---         ---       via additive      ---
MA         none          ---         ---       via additive      ---
E1         partial     10000.00    10000.00    via additive      ---

Total 0 (out of 2569) illegal cells need to be legalized.

No cells needs to be legalized.

****************************************
  Report : Legalize Displacement
  Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
  Version: D-2010.03-ICC-SP2
  Date   : Mon Aug  1 03:42:45 2016
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    Top most routable layer is set to be metal5
    This is considered as a 5-metal-layer design
    Reading library information from DB ...
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    65 pre-routes for placement blockage/checking
    4679 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Cell opad_spi_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_spi_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_lat is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_sclk1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_nxt0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_so is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell opad_ctrl_rdy is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi15 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi14 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi13 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi12 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi11 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi10 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi9 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi8 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi7 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi6 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi5 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi4 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi3 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi2 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi1 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site width (400), object's width and height(73000,247000). (PSYN-523)
Warning: Cell ipad_adc_pi0 is not integer multiples of min site height (3600), object's width and height(247000,247000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_si is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_load_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_cpu_str is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_bgn is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode1 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_ctrl_mode0 is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_rst_n is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site width (400), object's width and height(247000,73000). (PSYN-523)
Warning: Cell ipad_clk is not integer multiples of min site height (3600), object's width and height(73000,73000). (PSYN-523)
Warning: Cell sram is not integer multiples of min site width (400), object's width and height(1,1). (PSYN-523)
Warning: Cell sram is not integer multiples of min site height (3600), object's width and height(1,1). (PSYN-523)

****************************************************
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
******************************************************

******************************************************
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
******************************************************
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
********************************************
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Mon Aug  1 03:42:47 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon Aug  1 03:42:47 2016

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)
Warning: Power net DVDD has no power preroutes, skip tie-off. (ZRT-101)
Warning: Power net DVSS has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Extraction] Elapsed real time: 0:00:01
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0
[ECO: Extraction] Total (MB): Used   25  Alloctr   26  Proc 1199
Num of eco nets = 2860
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   22  Alloctr   22  Proc    0
[ECO: Init] Total (MB): Used   27  Alloctr   28  Proc 1199
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked 1/289 Partitions, Violations =  0
Checked 11/289 Partitions, Violations = 0
Checked 22/289 Partitions, Violations = 0
Checked 33/289 Partitions, Violations = 0
Checked 44/289 Partitions, Violations = 0
Checked 55/289 Partitions, Violations = 0
Checked 66/289 Partitions, Violations = 0
Checked 77/289 Partitions, Violations = 0
Checked 88/289 Partitions, Violations = 0
Checked 99/289 Partitions, Violations = 0
Checked 110/289 Partitions, Violations =        0
Checked 121/289 Partitions, Violations =        0
Checked 132/289 Partitions, Violations =        0
Checked 143/289 Partitions, Violations =        0
Checked 154/289 Partitions, Violations =        0
Checked 165/289 Partitions, Violations =        8
Checked 176/289 Partitions, Violations =        8
Checked 187/289 Partitions, Violations =        8
Checked 198/289 Partitions, Violations =        8
Checked 209/289 Partitions, Violations =        8
Checked 220/289 Partitions, Violations =        8
Checked 231/289 Partitions, Violations =        8
Checked 242/289 Partitions, Violations =        8
Checked 253/289 Partitions, Violations =        8
Checked 264/289 Partitions, Violations =        8
Checked 275/289 Partitions, Violations =        8
Checked 286/289 Partitions, Violations =        8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8

[DRC CHECK] Elapsed real time: 0:00:01
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0
[DRC CHECK] Total (MB): Used   29  Alloctr   30  Proc 1199

Total Wire Length =                    166632 micron
Total Number of Contacts =             24929
Total Number of Wires =                30968
Total Number of PtConns =              335
        Layer            M1 :      11575 micron
        Layer            M2 :      55544 micron
        Layer            M3 :      67826 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1839
        Via        via2_1x2 :       8975
        Via            via1 :       1723
        Via       via1(rot) :        531
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2459
        Via   via1(rot)_2x1 :       4751
        Via        via1_1x2 :       1699


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
        Weight 1     = 80.62% (9375    vias)
        Un-optimized = 19.38% (2254    vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
        Weight 1     = 99.07% (10814   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.36% (22525 / 24929 vias)

    Layer V1         = 80.62% (9375   / 11629   vias)
    Layer V2         = 99.07% (10814  / 10915   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)

Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0
[Antenna analysis] Total (MB): Used   29  Alloctr   31  Proc 1199
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0
[INIT LEGALITY CHECKER] Total (MB): Used   29  Alloctr   31  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:01
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used    2  Alloctr    2  Proc    0
[Iter 0] Total (MB): Used   29  Alloctr   31  Proc 1199

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:01
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used    2  Alloctr    2  Proc    0
[Iter 1] Total (MB): Used   29  Alloctr   31  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30962
Total Number of PtConns =              335
        Layer            M1 :      11579 micron
        Layer            M2 :      55537 micron
        Layer            M3 :      67824 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         50
        Via        via3_2x1 :       2096
        Via        via3_1x2 :        135
        Via            via2 :        111
        Via        via2_2x1 :       1837
        Via        via2_1x2 :       8965
        Via            via1 :       1735
        Via       via1(rot) :        532
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2455
        Via   via1(rot)_2x1 :       4741
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.26% (22497 / 24925 vias)

    Layer V1         = 80.50% (9360   / 11627   vias)
        Weight 1     = 80.50% (9360    vias)
        Un-optimized = 19.50% (2267    vias)
    Layer V2         = 98.98% (10802  / 10913   vias)
        Weight 1     = 98.98% (10802   vias)
        Un-optimized =  1.02% (111     vias)
    Layer VL         = 97.81% (2231   / 2281    vias)
        Weight 1     = 97.81% (2231    vias)
        Un-optimized =  2.19% (50      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.26% (22497 / 24925 vias)

    Layer V1         = 80.50% (9360   / 11627   vias)
    Layer V2         = 98.98% (10802  / 10913   vias)
    Layer VL         = 97.81% (2231   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)




Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:01
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0
[Dr init] Total (MB): Used   29  Alloctr   30  Proc 1199

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0
[SOFT DRC] Total (MB): Used   29  Alloctr   30  Proc 1199
[DR] Elapsed real time: 0:00:01
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    1  Proc    0
[DR] Total (MB): Used   28  Alloctr   29  Proc 1199
[DR: Done] Elapsed real time: 0:00:01
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    1  Proc    0
[DR: Done] Total (MB): Used   28  Alloctr   29  Proc 1199


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30962
Total Number of PtConns =              335
        Layer            M1 :      11579 micron
        Layer            M2 :      55537 micron
        Layer            M3 :      67824 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         50
        Via        via3_2x1 :       2096
        Via        via3_1x2 :        135
        Via            via2 :        111
        Via        via2_2x1 :       1837
        Via        via2_1x2 :       8965
        Via            via1 :       1735
        Via       via1(rot) :        532
        Via        via1_2x1 :        466
        Via   via1(rot)_1x2 :       2455
        Via   via1(rot)_2x1 :       4741
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.26% (22497 / 24925 vias)

    Layer V1         = 80.50% (9360   / 11627   vias)
        Weight 1     = 80.50% (9360    vias)
        Un-optimized = 19.50% (2267    vias)
    Layer V2         = 98.98% (10802  / 10913   vias)
        Weight 1     = 98.98% (10802   vias)
        Un-optimized =  1.02% (111     vias)
    Layer VL         = 97.81% (2231   / 2281    vias)
        Weight 1     = 97.81% (2231    vias)
        Un-optimized =  2.19% (50      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.26% (22497 / 24925 vias)

    Layer V1         = 80.50% (9360   / 11627   vias)
    Layer V2         = 98.98% (10802  / 10913   vias)
    Layer VL         = 97.81% (2231   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   28  Alloctr   29  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10517 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   29  Alloctr   30  Proc 1199

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30970
Total Number of PtConns =              334
        Layer            M1 :      11579 micron
        Layer            M2 :      55538 micron
        Layer            M3 :      67823 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1838
        Via        via2_1x2 :       8974
        Via            via1 :       1723
        Via       via1(rot) :        532
        Via        via1_2x1 :        467
        Via   via1(rot)_1x2 :       2460
        Via   via1(rot)_2x1 :       4747
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
        Weight 1     = 80.61% (9372    vias)
        Un-optimized = 19.39% (2255    vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
        Weight 1     = 99.07% (10812   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


[RedundantVia] Elapsed real time: 0:00:00
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   30  Alloctr   31  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0
[Dr init] Total (MB): Used   30  Alloctr   31  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:02
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used    3  Alloctr    3  Proc    0
[Iter 1] Total (MB): Used   31  Alloctr   32  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0
[DR] Total (MB): Used   29  Alloctr   30  Proc 1199

Nets that have been modified:
Net 1 = scpu_ctrl_spi\/uut/N5100
Net 2 = scpu_ctrl_spi\/uut/N452
Net 3 = scpu_ctrl_spi\/uut/N837
Net 4 = scpu_ctrl_spi\/uut/N841
Net 5 = scpu_ctrl_spi\/uut/N883
Net 6 = scpu_ctrl_spi\/uut/N867
Net 7 = scpu_ctrl_spi\/uut/N161
Net 8 = scpu_ctrl_spi\/uut/N1073
Net 9 = scpu_ctrl_spi\/uut/N432
Net 10 = scpu_ctrl_spi\/uut/N877
Net 11 = scpu_ctrl_spi\/uut/N665
Net 12 = scpu_ctrl_spi\/uut/N680
Net 13 = scpu_ctrl_spi\/uut/N898
Number of nets modified = 13 (out of 2862)

[DR: Done] Elapsed real time: 0:00:02
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0
[DR: Done] Total (MB): Used   28  Alloctr   30  Proc 1199
[ECO: DR] Elapsed real time: 0:00:03
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   24  Alloctr   24  Proc    0
[ECO: DR] Total (MB): Used   28  Alloctr   30  Proc 1199

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30970
Total Number of PtConns =              334
        Layer            M1 :      11579 micron
        Layer            M2 :      55538 micron
        Layer            M3 :      67823 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1838
        Via        via2_1x2 :       8974
        Via            via1 :       1723
        Via       via1(rot) :        532
        Via        via1_2x1 :        467
        Via   via1(rot)_1x2 :       2460
        Via   via1(rot)_2x1 :       4747
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
        Weight 1     = 80.61% (9372    vias)
        Un-optimized = 19.39% (2255    vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
        Weight 1     = 99.07% (10812   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


Total number of nets = 2862
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30970
Total Number of PtConns =              334
        Layer            M1 :      11579 micron
        Layer            M2 :      55538 micron
        Layer            M3 :      67823 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1838
        Via        via2_1x2 :       8974
        Via            via1 :       1723
        Via       via1(rot) :        532
        Via        via1_2x1 :        467
        Via   via1(rot)_1x2 :       2460
        Via   via1(rot)_2x1 :       4747
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
        Weight 1     = 80.61% (9372    vias)
        Un-optimized = 19.39% (2255    vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
        Weight 1     = 99.07% (10812   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)

Updating the database ...
...updated 13 nets
[ECO: End] Elapsed real time: 0:00:04
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 1199
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon Aug  1 03:42:52 2016
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer LY is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer E1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MA is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 1 sec, memory: 97560 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00018 0.00049 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00039 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.00013 0.00029 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.006 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : qor
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:42:56 2016
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.18
  Critical Path Slack:           0.06
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        242
  Leaf Cell Count:               2608
  Buf/Inv Cell Count:             337
  CT Buf/Inv Cell Count:            6
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   595641.440373
  Noncombinational Area: 41070.027210
  Net Area:                  0.000000
  Net XLength        :       89467.22
  Net YLength        :       81649.34
  -----------------------------------
  Cell Area:            636711.467584
  Design Area:          636711.467584
  Net Length        :       171116.56


  Design Rules
  -----------------------------------
  Total Number of Nets:          2861
  Nets With Violations:             0
  -----------------------------------


  Hostname: trident.ece.tamu.edu

  Compile CPU Statistics
  -----------------------------------
  Resource Sharing:              0.00
  Logic Optimization:            0.00
  Mapping Optimization:          2.45
  -----------------------------------
  Overall Compile Time:          2.74

Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:42:56 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.71%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.14 &     6.47 r
  U6/Y (INVX8TF)                                          0.05 &     6.52 f
  U7/Y (CLKINVX20TF)                                      0.05 &     6.57 r
  opad_sclk2/P (POC8B)                                    1.37 &     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)

        There were 1168 out of 10517 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:01
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   25  Alloctr   25  Proc    0
[Dr init] Total (MB): Used   30  Alloctr   31  Proc 1199
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0
[INIT LEGALITY CHECKER] Total (MB): Used   31  Alloctr   32  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 0

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:01
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   26  Alloctr   25  Proc    0
[Iter 0] Total (MB): Used   31  Alloctr   32  Proc 1199

End DR iteration 0 with 0 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:01
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   26  Alloctr   25  Proc    0
[Iter 1] Total (MB): Used   31  Alloctr   32  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   24  Alloctr   24  Proc    0
[DR] Total (MB): Used   30  Alloctr   31  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30970
Total Number of PtConns =              334
        Layer            M1 :      11579 micron
        Layer            M2 :      55538 micron
        Layer            M3 :      67823 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1838
        Via        via2_1x2 :       8974
        Via            via1 :       1723
        Via       via1(rot) :        532
        Via        via1_2x1 :        467
        Via   via1(rot)_1x2 :       2460
        Via   via1(rot)_2x1 :       4747
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
        Weight 1     = 80.61% (9372    vias)
        Un-optimized = 19.39% (2255    vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
        Weight 1     = 99.07% (10812   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   30  Alloctr   31  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10517 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   31  Alloctr   32  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  0
Routed  40/81 Partitions, Violations =  0
Routed  41/81 Partitions, Violations =  0
Routed  42/81 Partitions, Violations =  0
Routed  43/81 Partitions, Violations =  0
Routed  44/81 Partitions, Violations =  0
Routed  45/81 Partitions, Violations =  0
Routed  46/81 Partitions, Violations =  0
Routed  47/81 Partitions, Violations =  0
Routed  48/81 Partitions, Violations =  0
Routed  49/81 Partitions, Violations =  0
Routed  50/81 Partitions, Violations =  0
Routed  51/81 Partitions, Violations =  0
Routed  52/81 Partitions, Violations =  0
Routed  53/81 Partitions, Violations =  0
Routed  54/81 Partitions, Violations =  0
Routed  55/81 Partitions, Violations =  0
Routed  56/81 Partitions, Violations =  0
Routed  57/81 Partitions, Violations =  0
Routed  58/81 Partitions, Violations =  0
Routed  59/81 Partitions, Violations =  0
Routed  60/81 Partitions, Violations =  0
Routed  61/81 Partitions, Violations =  0
Routed  62/81 Partitions, Violations =  0
Routed  63/81 Partitions, Violations =  0
Routed  64/81 Partitions, Violations =  0
Routed  65/81 Partitions, Violations =  0
Routed  66/81 Partitions, Violations =  0
Routed  67/81 Partitions, Violations =  0
Routed  68/81 Partitions, Violations =  0
Routed  69/81 Partitions, Violations =  0
Routed  70/81 Partitions, Violations =  0
Routed  71/81 Partitions, Violations =  0
Routed  72/81 Partitions, Violations =  0
Routed  73/81 Partitions, Violations =  0
Routed  74/81 Partitions, Violations =  0
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  0
Routed  77/81 Partitions, Violations =  0
Routed  78/81 Partitions, Violations =  0
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166627 micron
Total Number of Contacts =             24925
Total Number of Wires =                30970
Total Number of PtConns =              334
        Layer            M1 :      11579 micron
        Layer            M2 :      55538 micron
        Layer            M3 :      67823 micron
        Layer            MQ :      28519 micron
        Layer            MG :       3168 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :        104
        Via            via3 :         49
        Via        via3_2x1 :       2097
        Via        via3_1x2 :        135
        Via            via2 :        101
        Via        via2_2x1 :       1838
        Via        via2_1x2 :       8974
        Via            via1 :       1723
        Via       via1(rot) :        532
        Via        via1_2x1 :        467
        Via   via1(rot)_1x2 :       2460
        Via   via1(rot)_2x1 :       4747
        Via        via1_1x2 :       1698


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
        Weight 1     = 80.61% (9372    vias)
        Un-optimized = 19.39% (2255    vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
        Weight 1     = 99.07% (10812   vias)
        Un-optimized =  0.93% (101     vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
        Weight 1     = 97.85% (2232    vias)
        Un-optimized =  2.15% (49      vias)
    Layer VQ         = 100.00% (104    / 104     vias)
        Weight 1     = 100.00% (104     vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.35% (22520 / 24925 vias)

    Layer V1         = 80.61% (9372   / 11627   vias)
    Layer V2         = 99.07% (10812  / 10913   vias)
    Layer VL         = 97.85% (2232   / 2281    vias)
    Layer VQ         = 100.00% (104    / 104     vias)


[RedundantVia] Elapsed real time: 0:00:01
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   32  Alloctr   33  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 1

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:02
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 1] Total (MB): Used   32  Alloctr   34  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR] Stage (MB): Used   25  Alloctr   25  Proc    0
[DR] Total (MB): Used   31  Alloctr   32  Proc 1199
[DR: Done] Elapsed real time: 0:00:02
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR: Done] Stage (MB): Used   25  Alloctr   25  Proc    0
[DR: Done] Total (MB): Used   30  Alloctr   31  Proc 1199

        There were 1168 out of 10517 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:03
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   27  Alloctr   26  Proc    0
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 0

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1156 Partitions, Violations = 0
Routed  5/1156 Partitions, Violations = 0
Routed  10/1156 Partitions, Violations =        0
Routed  15/1156 Partitions, Violations =        0
Routed  20/1156 Partitions, Violations =        0
Routed  25/1156 Partitions, Violations =        0
Routed  30/1156 Partitions, Violations =        0
Routed  35/1156 Partitions, Violations =        0
Routed  40/1156 Partitions, Violations =        0
Routed  45/1156 Partitions, Violations =        0
Routed  50/1156 Partitions, Violations =        0
Routed  55/1156 Partitions, Violations =        0
Routed  60/1156 Partitions, Violations =        0
Routed  65/1156 Partitions, Violations =        0
Routed  70/1156 Partitions, Violations =        0
Routed  75/1156 Partitions, Violations =        0
Routed  80/1156 Partitions, Violations =        0
Routed  85/1156 Partitions, Violations =        0
Routed  90/1156 Partitions, Violations =        0
Routed  95/1156 Partitions, Violations =        0
Routed  100/1156 Partitions, Violations =       0
Routed  105/1156 Partitions, Violations =       0
Routed  110/1156 Partitions, Violations =       0
Routed  115/1156 Partitions, Violations =       0
Routed  120/1156 Partitions, Violations =       0
Routed  125/1156 Partitions, Violations =       0
Routed  130/1156 Partitions, Violations =       0
Routed  135/1156 Partitions, Violations =       0
Routed  140/1156 Partitions, Violations =       0
Routed  145/1156 Partitions, Violations =       0
Routed  150/1156 Partitions, Violations =       0
Routed  155/1156 Partitions, Violations =       0
Routed  160/1156 Partitions, Violations =       0
Routed  165/1156 Partitions, Violations =       0
Routed  170/1156 Partitions, Violations =       0
Routed  175/1156 Partitions, Violations =       0
Routed  180/1156 Partitions, Violations =       0
Routed  185/1156 Partitions, Violations =       0
Routed  190/1156 Partitions, Violations =       0
Routed  195/1156 Partitions, Violations =       0
Routed  200/1156 Partitions, Violations =       0
Routed  205/1156 Partitions, Violations =       0
Routed  210/1156 Partitions, Violations =       0
Routed  215/1156 Partitions, Violations =       0
Routed  220/1156 Partitions, Violations =       0
Routed  225/1156 Partitions, Violations =       0
Routed  230/1156 Partitions, Violations =       0
Routed  235/1156 Partitions, Violations =       0
Routed  240/1156 Partitions, Violations =       0
Routed  245/1156 Partitions, Violations =       0
Routed  250/1156 Partitions, Violations =       0
Routed  255/1156 Partitions, Violations =       0
Routed  260/1156 Partitions, Violations =       0
Routed  265/1156 Partitions, Violations =       0
Routed  270/1156 Partitions, Violations =       5
Routed  275/1156 Partitions, Violations =       5
Routed  280/1156 Partitions, Violations =       5
Routed  285/1156 Partitions, Violations =       5
Routed  290/1156 Partitions, Violations =       7
Routed  295/1156 Partitions, Violations =       7
Routed  300/1156 Partitions, Violations =       7
Routed  305/1156 Partitions, Violations =       7
Routed  310/1156 Partitions, Violations =       7
Routed  315/1156 Partitions, Violations =       7
Routed  320/1156 Partitions, Violations =       7
Routed  325/1156 Partitions, Violations =       7
Routed  330/1156 Partitions, Violations =       7
Routed  335/1156 Partitions, Violations =       7
Routed  340/1156 Partitions, Violations =       7
Routed  345/1156 Partitions, Violations =       7
Routed  350/1156 Partitions, Violations =       7
Routed  355/1156 Partitions, Violations =       7
Routed  360/1156 Partitions, Violations =       7
Routed  365/1156 Partitions, Violations =       9
Routed  370/1156 Partitions, Violations =       16
Routed  375/1156 Partitions, Violations =       16
Routed  380/1156 Partitions, Violations =       16
Routed  385/1156 Partitions, Violations =       16
Routed  390/1156 Partitions, Violations =       16
Routed  395/1156 Partitions, Violations =       102
Routed  400/1156 Partitions, Violations =       102
Routed  405/1156 Partitions, Violations =       102
Routed  410/1156 Partitions, Violations =       102
Routed  415/1156 Partitions, Violations =       102
Routed  420/1156 Partitions, Violations =       108
Routed  425/1156 Partitions, Violations =       197
Routed  430/1156 Partitions, Violations =       197
Routed  435/1156 Partitions, Violations =       197
Routed  440/1156 Partitions, Violations =       197
Routed  445/1156 Partitions, Violations =       197
Routed  450/1156 Partitions, Violations =       231
Routed  455/1156 Partitions, Violations =       244
Routed  460/1156 Partitions, Violations =       244
Routed  465/1156 Partitions, Violations =       244
Routed  470/1156 Partitions, Violations =       244
Routed  475/1156 Partitions, Violations =       244
Routed  480/1156 Partitions, Violations =       264
Routed  485/1156 Partitions, Violations =       389
Routed  490/1156 Partitions, Violations =       389
Routed  495/1156 Partitions, Violations =       389
Routed  500/1156 Partitions, Violations =       389
Routed  505/1156 Partitions, Violations =       389
Routed  510/1156 Partitions, Violations =       389
Routed  515/1156 Partitions, Violations =       466
Routed  520/1156 Partitions, Violations =       488
Routed  525/1156 Partitions, Violations =       488
Routed  530/1156 Partitions, Violations =       488
Routed  535/1156 Partitions, Violations =       488
Routed  540/1156 Partitions, Violations =       488
Routed  545/1156 Partitions, Violations =       491
Routed  550/1156 Partitions, Violations =       487
Routed  555/1156 Partitions, Violations =       487
Routed  560/1156 Partitions, Violations =       487
Routed  565/1156 Partitions, Violations =       487
Routed  570/1156 Partitions, Violations =       487
Routed  575/1156 Partitions, Violations =       487
Routed  580/1156 Partitions, Violations =       489
Routed  585/1156 Partitions, Violations =       516
Routed  590/1156 Partitions, Violations =       516
Routed  595/1156 Partitions, Violations =       516
Routed  600/1156 Partitions, Violations =       516
Routed  605/1156 Partitions, Violations =       516
Routed  610/1156 Partitions, Violations =       516
Routed  615/1156 Partitions, Violations =       545
Routed  620/1156 Partitions, Violations =       545
Routed  625/1156 Partitions, Violations =       545
Routed  630/1156 Partitions, Violations =       545
Routed  635/1156 Partitions, Violations =       545
Routed  640/1156 Partitions, Violations =       545
Routed  645/1156 Partitions, Violations =       636
Routed  650/1156 Partitions, Violations =       649
Routed  655/1156 Partitions, Violations =       649
Routed  660/1156 Partitions, Violations =       649
Routed  665/1156 Partitions, Violations =       649
Routed  670/1156 Partitions, Violations =       649
Routed  675/1156 Partitions, Violations =       656
Routed  680/1156 Partitions, Violations =       821
Routed  685/1156 Partitions, Violations =       821
Routed  690/1156 Partitions, Violations =       821
Routed  695/1156 Partitions, Violations =       821
Routed  700/1156 Partitions, Violations =       821
Routed  705/1156 Partitions, Violations =       822
Routed  710/1156 Partitions, Violations =       897
Routed  715/1156 Partitions, Violations =       897
Routed  720/1156 Partitions, Violations =       897
Routed  725/1156 Partitions, Violations =       897
Routed  730/1156 Partitions, Violations =       897
Routed  735/1156 Partitions, Violations =       905
Routed  740/1156 Partitions, Violations =       934
Routed  745/1156 Partitions, Violations =       934
Routed  750/1156 Partitions, Violations =       934
Routed  755/1156 Partitions, Violations =       934
Routed  760/1156 Partitions, Violations =       934
Routed  765/1156 Partitions, Violations =       1000
Routed  770/1156 Partitions, Violations =       1000
Routed  775/1156 Partitions, Violations =       1000
Routed  780/1156 Partitions, Violations =       1000
Routed  785/1156 Partitions, Violations =       1000
Routed  790/1156 Partitions, Violations =       1000
Routed  795/1156 Partitions, Violations =       1025
Routed  800/1156 Partitions, Violations =       1025
Routed  805/1156 Partitions, Violations =       1025
Routed  810/1156 Partitions, Violations =       1025
Routed  815/1156 Partitions, Violations =       1025
Routed  820/1156 Partitions, Violations =       1043
Routed  825/1156 Partitions, Violations =       1043
Routed  830/1156 Partitions, Violations =       1043
Routed  835/1156 Partitions, Violations =       1043
Routed  840/1156 Partitions, Violations =       1043
Routed  845/1156 Partitions, Violations =       1039
Routed  850/1156 Partitions, Violations =       1039
Routed  855/1156 Partitions, Violations =       1039
Routed  860/1156 Partitions, Violations =       1039
Routed  865/1156 Partitions, Violations =       1039
Routed  870/1156 Partitions, Violations =       1039
Routed  875/1156 Partitions, Violations =       1039
Routed  880/1156 Partitions, Violations =       1039
Routed  885/1156 Partitions, Violations =       1039
Routed  890/1156 Partitions, Violations =       1039
Routed  895/1156 Partitions, Violations =       1039
Routed  900/1156 Partitions, Violations =       1039
Routed  905/1156 Partitions, Violations =       1039
Routed  910/1156 Partitions, Violations =       1039
Routed  915/1156 Partitions, Violations =       1039
Routed  920/1156 Partitions, Violations =       1039
Routed  925/1156 Partitions, Violations =       1039
Routed  930/1156 Partitions, Violations =       1039
Routed  935/1156 Partitions, Violations =       1039
Routed  940/1156 Partitions, Violations =       1039
Routed  945/1156 Partitions, Violations =       1039
Routed  950/1156 Partitions, Violations =       1039
Routed  955/1156 Partitions, Violations =       1039
Routed  960/1156 Partitions, Violations =       1039
Routed  965/1156 Partitions, Violations =       1039
Routed  970/1156 Partitions, Violations =       1039
Routed  975/1156 Partitions, Violations =       1039
Routed  980/1156 Partitions, Violations =       1039
Routed  985/1156 Partitions, Violations =       1039
Routed  990/1156 Partitions, Violations =       1039
Routed  995/1156 Partitions, Violations =       1039
Routed  1000/1156 Partitions, Violations =      1039
Routed  1005/1156 Partitions, Violations =      1039
Routed  1010/1156 Partitions, Violations =      1039
Routed  1015/1156 Partitions, Violations =      1039
Routed  1020/1156 Partitions, Violations =      1039
Routed  1025/1156 Partitions, Violations =      1039
Routed  1030/1156 Partitions, Violations =      1039
Routed  1035/1156 Partitions, Violations =      1039
Routed  1040/1156 Partitions, Violations =      1039
Routed  1045/1156 Partitions, Violations =      1039
Routed  1050/1156 Partitions, Violations =      1039
Routed  1055/1156 Partitions, Violations =      1039
Routed  1060/1156 Partitions, Violations =      1039
Routed  1065/1156 Partitions, Violations =      1039
Routed  1070/1156 Partitions, Violations =      1039
Routed  1075/1156 Partitions, Violations =      1039
Routed  1080/1156 Partitions, Violations =      1039
Routed  1085/1156 Partitions, Violations =      1039
Routed  1090/1156 Partitions, Violations =      1039
Routed  1095/1156 Partitions, Violations =      1039
Routed  1100/1156 Partitions, Violations =      1039
Routed  1105/1156 Partitions, Violations =      1039
Routed  1110/1156 Partitions, Violations =      1039
Routed  1115/1156 Partitions, Violations =      1039
Routed  1120/1156 Partitions, Violations =      1039
Routed  1125/1156 Partitions, Violations =      1039
Routed  1130/1156 Partitions, Violations =      1039
Routed  1135/1156 Partitions, Violations =      1039
Routed  1140/1156 Partitions, Violations =      1039
Routed  1145/1156 Partitions, Violations =      1039
Routed  1150/1156 Partitions, Violations =      1039
Routed  1155/1156 Partitions, Violations =      1039

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1436
        @@@@ Total number of instance ports with antenna violations =   6

        Diff net spacing : 157
        Diff net via-cut spacing : 530
        Short : 287
        Internal-only types : 462

[Iter 0] Elapsed real time: 0:01:06
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:05 total=0:01:05
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 0] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 0 with 1156 parts

Start DR iteration 1: non-uniform partition
Routed  1/107 Partitions, Violations =  1046
Routed  2/107 Partitions, Violations =  1034
Routed  3/107 Partitions, Violations =  1043
Routed  4/107 Partitions, Violations =  997
Routed  5/107 Partitions, Violations =  1005
Routed  6/107 Partitions, Violations =  1002
Routed  7/107 Partitions, Violations =  1004
Routed  8/107 Partitions, Violations =  1004
Routed  9/107 Partitions, Violations =  1021
Routed  10/107 Partitions, Violations = 1017
Routed  11/107 Partitions, Violations = 1026
Routed  12/107 Partitions, Violations = 1026
Routed  13/107 Partitions, Violations = 1012
Routed  14/107 Partitions, Violations = 1000
Routed  15/107 Partitions, Violations = 997
Routed  16/107 Partitions, Violations = 1004
Routed  17/107 Partitions, Violations = 998
Routed  18/107 Partitions, Violations = 1003
Routed  19/107 Partitions, Violations = 1000
Routed  20/107 Partitions, Violations = 1003
Routed  21/107 Partitions, Violations = 999
Routed  22/107 Partitions, Violations = 1003
Routed  23/107 Partitions, Violations = 1003
Routed  24/107 Partitions, Violations = 1008
Routed  25/107 Partitions, Violations = 1009
Routed  26/107 Partitions, Violations = 1013
Routed  27/107 Partitions, Violations = 1015
Routed  28/107 Partitions, Violations = 1015
Routed  29/107 Partitions, Violations = 1018
Routed  30/107 Partitions, Violations = 1018
Routed  31/107 Partitions, Violations = 1019
Routed  32/107 Partitions, Violations = 1008
Routed  33/107 Partitions, Violations = 1010
Routed  34/107 Partitions, Violations = 999
Routed  35/107 Partitions, Violations = 1011
Routed  36/107 Partitions, Violations = 1019
Routed  37/107 Partitions, Violations = 1019
Routed  38/107 Partitions, Violations = 1020
Routed  39/107 Partitions, Violations = 1029
Routed  40/107 Partitions, Violations = 1016
Routed  41/107 Partitions, Violations = 1019
Routed  42/107 Partitions, Violations = 1049
Routed  43/107 Partitions, Violations = 1044
Routed  44/107 Partitions, Violations = 1049
Routed  45/107 Partitions, Violations = 1048
Routed  46/107 Partitions, Violations = 1048
Routed  47/107 Partitions, Violations = 1068
Routed  48/107 Partitions, Violations = 1067
Routed  49/107 Partitions, Violations = 1061
Routed  50/107 Partitions, Violations = 1049
Routed  51/107 Partitions, Violations = 1051
Routed  52/107 Partitions, Violations = 1056
Routed  53/107 Partitions, Violations = 1056
Routed  54/107 Partitions, Violations = 1053
Routed  55/107 Partitions, Violations = 1063
Routed  56/107 Partitions, Violations = 1053
Routed  57/107 Partitions, Violations = 1055
Routed  58/107 Partitions, Violations = 1059
Routed  59/107 Partitions, Violations = 1063
Routed  60/107 Partitions, Violations = 1064
Routed  61/107 Partitions, Violations = 1066
Routed  62/107 Partitions, Violations = 1061
Routed  63/107 Partitions, Violations = 1061
Routed  64/107 Partitions, Violations = 1062
Routed  65/107 Partitions, Violations = 1062
Routed  66/107 Partitions, Violations = 1063
Routed  67/107 Partitions, Violations = 1063
Routed  68/107 Partitions, Violations = 1063
Routed  69/107 Partitions, Violations = 1063
Routed  70/107 Partitions, Violations = 1062
Routed  71/107 Partitions, Violations = 1061
Routed  72/107 Partitions, Violations = 1061
Routed  73/107 Partitions, Violations = 1067
Routed  74/107 Partitions, Violations = 1079
Routed  75/107 Partitions, Violations = 1079
Routed  76/107 Partitions, Violations = 1070
Routed  77/107 Partitions, Violations = 1072
Routed  78/107 Partitions, Violations = 1072
Routed  79/107 Partitions, Violations = 1073
Routed  80/107 Partitions, Violations = 1073
Routed  81/107 Partitions, Violations = 1074
Routed  82/107 Partitions, Violations = 1070
Routed  83/107 Partitions, Violations = 1069
Routed  84/107 Partitions, Violations = 1075
Routed  85/107 Partitions, Violations = 1075
Routed  86/107 Partitions, Violations = 1075
Routed  87/107 Partitions, Violations = 1075
Routed  88/107 Partitions, Violations = 1075
Routed  89/107 Partitions, Violations = 1075
Routed  90/107 Partitions, Violations = 1075
Routed  91/107 Partitions, Violations = 1072
Routed  92/107 Partitions, Violations = 1072
Routed  93/107 Partitions, Violations = 1074
Routed  94/107 Partitions, Violations = 1068
Routed  95/107 Partitions, Violations = 1068
Routed  96/107 Partitions, Violations = 1068
Routed  97/107 Partitions, Violations = 1068
Routed  98/107 Partitions, Violations = 1068
Routed  99/107 Partitions, Violations = 1069
Routed  100/107 Partitions, Violations =        1069
Routed  101/107 Partitions, Violations =        1074
Routed  102/107 Partitions, Violations =        1085
Routed  103/107 Partitions, Violations =        1088
Routed  104/107 Partitions, Violations =        1088
Routed  105/107 Partitions, Violations =        1092
Routed  106/107 Partitions, Violations =        1092
Routed  107/107 Partitions, Violations =        1094

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1521
        @@@@ Total number of instance ports with antenna violations =   2

        Diff net spacing : 146
        Same net spacing : 1
        Diff net via-cut spacing : 576
        Less than minimum width : 1
        Short : 271
        Internal-only types : 526

[Iter 1] Elapsed real time: 0:01:49
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:48 total=0:01:49
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 1] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 1 with 107 parts

Start DR iteration 2: non-uniform partition
Routed  1/88 Partitions, Violations =   1101
Routed  2/88 Partitions, Violations =   1089
Routed  3/88 Partitions, Violations =   1082
Routed  4/88 Partitions, Violations =   1066
Routed  5/88 Partitions, Violations =   1071
Routed  6/88 Partitions, Violations =   1055
Routed  7/88 Partitions, Violations =   1059
Routed  8/88 Partitions, Violations =   1045
Routed  9/88 Partitions, Violations =   1045
Routed  10/88 Partitions, Violations =  1037
Routed  11/88 Partitions, Violations =  1028
Routed  12/88 Partitions, Violations =  1026
Routed  13/88 Partitions, Violations =  1025
Routed  14/88 Partitions, Violations =  1027
Routed  15/88 Partitions, Violations =  992
Routed  16/88 Partitions, Violations =  985
Routed  17/88 Partitions, Violations =  963
Routed  18/88 Partitions, Violations =  946
Routed  19/88 Partitions, Violations =  950
Routed  20/88 Partitions, Violations =  945
Routed  21/88 Partitions, Violations =  933
Routed  22/88 Partitions, Violations =  929
Routed  23/88 Partitions, Violations =  918
Routed  24/88 Partitions, Violations =  919
Routed  25/88 Partitions, Violations =  908
Routed  26/88 Partitions, Violations =  904
Routed  27/88 Partitions, Violations =  871
Routed  28/88 Partitions, Violations =  868
Routed  29/88 Partitions, Violations =  871
Routed  30/88 Partitions, Violations =  866
Routed  31/88 Partitions, Violations =  860
Routed  32/88 Partitions, Violations =  859
Routed  33/88 Partitions, Violations =  863
Routed  34/88 Partitions, Violations =  863
Routed  35/88 Partitions, Violations =  855
Routed  36/88 Partitions, Violations =  853
Routed  37/88 Partitions, Violations =  859
Routed  38/88 Partitions, Violations =  858
Routed  39/88 Partitions, Violations =  858
Routed  40/88 Partitions, Violations =  857
Routed  41/88 Partitions, Violations =  860
Routed  42/88 Partitions, Violations =  872
Routed  43/88 Partitions, Violations =  867
Routed  44/88 Partitions, Violations =  864
Routed  45/88 Partitions, Violations =  862
Routed  46/88 Partitions, Violations =  863
Routed  47/88 Partitions, Violations =  861
Routed  48/88 Partitions, Violations =  860
Routed  49/88 Partitions, Violations =  859
Routed  50/88 Partitions, Violations =  859
Routed  51/88 Partitions, Violations =  877
Routed  52/88 Partitions, Violations =  877
Routed  53/88 Partitions, Violations =  875
Routed  54/88 Partitions, Violations =  875
Routed  55/88 Partitions, Violations =  875
Routed  56/88 Partitions, Violations =  883
Routed  57/88 Partitions, Violations =  883
Routed  58/88 Partitions, Violations =  883
Routed  59/88 Partitions, Violations =  884
Routed  60/88 Partitions, Violations =  887
Routed  61/88 Partitions, Violations =  890
Routed  62/88 Partitions, Violations =  890
Routed  63/88 Partitions, Violations =  888
Routed  64/88 Partitions, Violations =  890
Routed  65/88 Partitions, Violations =  887
Routed  66/88 Partitions, Violations =  895
Routed  67/88 Partitions, Violations =  897
Routed  68/88 Partitions, Violations =  897
Routed  69/88 Partitions, Violations =  898
Routed  70/88 Partitions, Violations =  896
Routed  71/88 Partitions, Violations =  883
Routed  72/88 Partitions, Violations =  884
Routed  73/88 Partitions, Violations =  886
Routed  74/88 Partitions, Violations =  886
Routed  75/88 Partitions, Violations =  888
Routed  76/88 Partitions, Violations =  887
Routed  77/88 Partitions, Violations =  893
Routed  78/88 Partitions, Violations =  896
Routed  79/88 Partitions, Violations =  896
Routed  80/88 Partitions, Violations =  893
Routed  81/88 Partitions, Violations =  893
Routed  82/88 Partitions, Violations =  899
Routed  83/88 Partitions, Violations =  899
Routed  84/88 Partitions, Violations =  900
Routed  85/88 Partitions, Violations =  895
Routed  86/88 Partitions, Violations =  894
Routed  87/88 Partitions, Violations =  894
Routed  88/88 Partitions, Violations =  893

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1168
        @@@@ Total number of instance ports with antenna violations =   1

        Diff net spacing : 114
        Same net spacing : 1
        Diff net via-cut spacing : 486
        Less than minimum width : 2
        Short : 235
        Internal-only types : 330

[Iter 2] Elapsed real time: 0:02:28
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:02:27 total=0:02:27
[Iter 2] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 2] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 2 with 88 parts

Start DR iteration 3: non-uniform partition
Routed  1/86 Partitions, Violations =   881
Routed  2/86 Partitions, Violations =   874
Routed  3/86 Partitions, Violations =   870
Routed  4/86 Partitions, Violations =   863
Routed  5/86 Partitions, Violations =   864
Routed  6/86 Partitions, Violations =   862
Routed  7/86 Partitions, Violations =   862
Routed  8/86 Partitions, Violations =   858
Routed  9/86 Partitions, Violations =   860
Routed  10/86 Partitions, Violations =  871
Routed  11/86 Partitions, Violations =  868
Routed  12/86 Partitions, Violations =  866
Routed  13/86 Partitions, Violations =  867
Routed  14/86 Partitions, Violations =  893
Routed  15/86 Partitions, Violations =  880
Routed  16/86 Partitions, Violations =  878
Routed  17/86 Partitions, Violations =  877
Routed  18/86 Partitions, Violations =  871
Routed  19/86 Partitions, Violations =  869
Routed  20/86 Partitions, Violations =  870
Routed  21/86 Partitions, Violations =  858
Routed  22/86 Partitions, Violations =  854
Routed  23/86 Partitions, Violations =  850
Routed  24/86 Partitions, Violations =  851
Routed  25/86 Partitions, Violations =  849
Routed  26/86 Partitions, Violations =  825
Routed  27/86 Partitions, Violations =  829
Routed  28/86 Partitions, Violations =  839
Routed  29/86 Partitions, Violations =  839
Routed  30/86 Partitions, Violations =  834
Routed  31/86 Partitions, Violations =  833
Routed  32/86 Partitions, Violations =  814
Routed  33/86 Partitions, Violations =  828
Routed  34/86 Partitions, Violations =  853
Routed  35/86 Partitions, Violations =  869
Routed  36/86 Partitions, Violations =  869
Routed  37/86 Partitions, Violations =  869
Routed  38/86 Partitions, Violations =  868
Routed  39/86 Partitions, Violations =  878
Routed  40/86 Partitions, Violations =  878
Routed  41/86 Partitions, Violations =  883
Routed  42/86 Partitions, Violations =  870
Routed  43/86 Partitions, Violations =  870
Routed  44/86 Partitions, Violations =  886
Routed  45/86 Partitions, Violations =  888
Routed  46/86 Partitions, Violations =  888
Routed  47/86 Partitions, Violations =  894
Routed  48/86 Partitions, Violations =  887
Routed  49/86 Partitions, Violations =  887
Routed  50/86 Partitions, Violations =  890
Routed  51/86 Partitions, Violations =  892
Routed  52/86 Partitions, Violations =  892
Routed  53/86 Partitions, Violations =  891
Routed  54/86 Partitions, Violations =  892
Routed  55/86 Partitions, Violations =  893
Routed  56/86 Partitions, Violations =  894
Routed  57/86 Partitions, Violations =  901
Routed  58/86 Partitions, Violations =  902
Routed  59/86 Partitions, Violations =  902
Routed  60/86 Partitions, Violations =  899
Routed  61/86 Partitions, Violations =  882
Routed  62/86 Partitions, Violations =  882
Routed  63/86 Partitions, Violations =  886
Routed  64/86 Partitions, Violations =  885
Routed  65/86 Partitions, Violations =  884
Routed  66/86 Partitions, Violations =  883
Routed  67/86 Partitions, Violations =  883
Routed  68/86 Partitions, Violations =  886
Routed  69/86 Partitions, Violations =  886
Routed  70/86 Partitions, Violations =  883
Routed  71/86 Partitions, Violations =  875
Routed  72/86 Partitions, Violations =  874
Routed  73/86 Partitions, Violations =  877
Routed  74/86 Partitions, Violations =  877
Routed  75/86 Partitions, Violations =  875
Routed  76/86 Partitions, Violations =  872
Routed  77/86 Partitions, Violations =  878
Routed  78/86 Partitions, Violations =  881
Routed  79/86 Partitions, Violations =  881
Routed  80/86 Partitions, Violations =  882
Routed  81/86 Partitions, Violations =  881
Routed  82/86 Partitions, Violations =  881
Routed  83/86 Partitions, Violations =  878
Routed  84/86 Partitions, Violations =  870
Routed  85/86 Partitions, Violations =  868
Routed  86/86 Partitions, Violations =  868

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1129
        @@@@ Total number of instance ports with antenna violations =   2

        Diff net spacing : 90
        Same net spacing : 2
        Diff net via-cut spacing : 459
        Same net via-cut spacing : 1
        Less than minimum width : 1
        Short : 249
        Internal-only types : 327

[Iter 3] Elapsed real time: 0:03:20
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:03:19 total=0:03:19
[Iter 3] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 3] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 3 with 86 parts

Start DR iteration 4: non-uniform partition
Routed  1/73 Partitions, Violations =   820
Routed  2/73 Partitions, Violations =   804
Routed  3/73 Partitions, Violations =   776
Routed  4/73 Partitions, Violations =   760
Routed  5/73 Partitions, Violations =   732
Routed  6/73 Partitions, Violations =   704
Routed  7/73 Partitions, Violations =   680
Routed  8/73 Partitions, Violations =   663
Routed  9/73 Partitions, Violations =   638
Routed  10/73 Partitions, Violations =  633
Routed  11/73 Partitions, Violations =  616
Routed  12/73 Partitions, Violations =  605
Routed  13/73 Partitions, Violations =  595
Routed  14/73 Partitions, Violations =  586
Routed  15/73 Partitions, Violations =  584
Routed  16/73 Partitions, Violations =  582
Routed  17/73 Partitions, Violations =  579
Routed  18/73 Partitions, Violations =  577
Routed  19/73 Partitions, Violations =  524
Routed  20/73 Partitions, Violations =  499
Routed  21/73 Partitions, Violations =  486
Routed  22/73 Partitions, Violations =  464
Routed  23/73 Partitions, Violations =  438
Routed  24/73 Partitions, Violations =  419
Routed  25/73 Partitions, Violations =  398
Routed  26/73 Partitions, Violations =  383
Routed  27/73 Partitions, Violations =  371
Routed  28/73 Partitions, Violations =  339
Routed  29/73 Partitions, Violations =  317
Routed  30/73 Partitions, Violations =  298
Routed  31/73 Partitions, Violations =  286
Routed  32/73 Partitions, Violations =  279
Routed  33/73 Partitions, Violations =  270
Routed  34/73 Partitions, Violations =  236
Routed  35/73 Partitions, Violations =  232
Routed  36/73 Partitions, Violations =  227
Routed  37/73 Partitions, Violations =  214
Routed  38/73 Partitions, Violations =  204
Routed  39/73 Partitions, Violations =  197
Routed  40/73 Partitions, Violations =  182
Routed  41/73 Partitions, Violations =  173
Routed  42/73 Partitions, Violations =  161
Routed  43/73 Partitions, Violations =  156
Routed  44/73 Partitions, Violations =  154
Routed  45/73 Partitions, Violations =  153
Routed  46/73 Partitions, Violations =  141
Routed  47/73 Partitions, Violations =  143
Routed  48/73 Partitions, Violations =  143
Routed  49/73 Partitions, Violations =  139
Routed  50/73 Partitions, Violations =  138
Routed  51/73 Partitions, Violations =  134
Routed  52/73 Partitions, Violations =  132
Routed  53/73 Partitions, Violations =  130
Routed  54/73 Partitions, Violations =  129
Routed  55/73 Partitions, Violations =  127
Routed  56/73 Partitions, Violations =  126
Routed  57/73 Partitions, Violations =  126
Routed  58/73 Partitions, Violations =  125
Routed  59/73 Partitions, Violations =  124
Routed  60/73 Partitions, Violations =  122
Routed  61/73 Partitions, Violations =  121
Routed  62/73 Partitions, Violations =  120
Routed  63/73 Partitions, Violations =  119
Routed  64/73 Partitions, Violations =  120
Routed  65/73 Partitions, Violations =  117
Routed  66/73 Partitions, Violations =  112
Routed  67/73 Partitions, Violations =  111
Routed  68/73 Partitions, Violations =  107
Routed  69/73 Partitions, Violations =  106
Routed  70/73 Partitions, Violations =  104
Routed  71/73 Partitions, Violations =  103
Routed  72/73 Partitions, Violations =  102
Routed  73/73 Partitions, Violations =  100

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 2
        Diff net via-cut spacing : 72
        Short : 8
        Internal-only types : 18

[Iter 4] Elapsed real time: 0:03:58
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:03:56 total=0:03:57
[Iter 4] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 4] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 4 with 73 parts

Start DR iteration 5: non-uniform partition
Routed  1/34 Partitions, Violations =   89
Routed  2/34 Partitions, Violations =   81
Routed  3/34 Partitions, Violations =   79
Routed  4/34 Partitions, Violations =   75
Routed  5/34 Partitions, Violations =   75
Routed  6/34 Partitions, Violations =   70
Routed  7/34 Partitions, Violations =   68
Routed  8/34 Partitions, Violations =   62
Routed  9/34 Partitions, Violations =   58
Routed  10/34 Partitions, Violations =  55
Routed  11/34 Partitions, Violations =  53
Routed  12/34 Partitions, Violations =  52
Routed  13/34 Partitions, Violations =  51
Routed  14/34 Partitions, Violations =  50
Routed  15/34 Partitions, Violations =  49
Routed  16/34 Partitions, Violations =  49
Routed  17/34 Partitions, Violations =  48
Routed  18/34 Partitions, Violations =  47
Routed  19/34 Partitions, Violations =  44
Routed  20/34 Partitions, Violations =  42
Routed  21/34 Partitions, Violations =  41
Routed  22/34 Partitions, Violations =  42
Routed  23/34 Partitions, Violations =  41
Routed  24/34 Partitions, Violations =  40
Routed  25/34 Partitions, Violations =  38
Routed  26/34 Partitions, Violations =  37
Routed  27/34 Partitions, Violations =  34
Routed  28/34 Partitions, Violations =  30
Routed  29/34 Partitions, Violations =  26
Routed  30/34 Partitions, Violations =  24
Routed  31/34 Partitions, Violations =  23
Routed  32/34 Partitions, Violations =  22
Routed  33/34 Partitions, Violations =  21
Routed  34/34 Partitions, Violations =  20

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      20
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net via-cut spacing : 17
        Internal-only types : 3

[Iter 5] Elapsed real time: 0:04:04
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:04:03 total=0:04:03
[Iter 5] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 5] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 5 with 34 parts

Start DR iteration 6: non-uniform partition
Routed  1/12 Partitions, Violations =   18
Routed  2/12 Partitions, Violations =   17
Routed  3/12 Partitions, Violations =   16
Routed  4/12 Partitions, Violations =   15
Routed  5/12 Partitions, Violations =   14
Routed  6/12 Partitions, Violations =   14
Routed  7/12 Partitions, Violations =   14
Routed  8/12 Partitions, Violations =   12
Routed  9/12 Partitions, Violations =   10
Routed  10/12 Partitions, Violations =  10
Routed  11/12 Partitions, Violations =  9
Routed  12/12 Partitions, Violations =  8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Diff net via-cut spacing : 5
        Internal-only types : 2

[Iter 6] Elapsed real time: 0:04:06
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:04:05 total=0:04:05
[Iter 6] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 6] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 6 with 12 parts

Start DR iteration 7: non-uniform partition
Routed  1/7 Partitions, Violations =    8
Routed  2/7 Partitions, Violations =    7
Routed  3/7 Partitions, Violations =    6
Routed  4/7 Partitions, Violations =    4
Routed  5/7 Partitions, Violations =    3
Routed  6/7 Partitions, Violations =    3
Routed  7/7 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net via-cut spacing : 2

[Iter 7] Elapsed real time: 0:04:08
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:04:07 total=0:04:07
[Iter 7] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 7] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 7 with 7 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    3
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1
        Internal-only types : 1

[Iter 8] Elapsed real time: 0:04:08
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:04:07 total=0:04:07
[Iter 8] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 8] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 9] Elapsed real time: 0:04:08
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:04:07 total=0:04:07
[Iter 9] Stage (MB): Used   27  Alloctr   27  Proc    0
[Iter 9] Total (MB): Used   33  Alloctr   34  Proc 1199

End DR iteration 9 with 2 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0
Removed 1690 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:04:09
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:04:08 total=0:04:08
[DRC CHECK] Stage (MB): Used   27  Alloctr   28  Proc    0
[DRC CHECK] Total (MB): Used   33  Alloctr   34  Proc 1199
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:04:09
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:04:08 total=0:04:08
[DR] Stage (MB): Used   26  Alloctr   26  Proc    0
[DR] Total (MB): Used   31  Alloctr   33  Proc 1199

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166384 micron
Total Number of Contacts =             24632
Total Number of Wires =                30336
Total Number of PtConns =              293
        Layer            M1 :      12076 micron
        Layer            M2 :      55491 micron
        Layer            M3 :      67207 micron
        Layer            MQ :      28501 micron
        Layer            MG :       3108 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :         98
        Via            via3 :         88
        Via        via3_2x1 :       2045
        Via        via3_1x2 :        112
        Via            via2 :        182
        Via        via2_2x1 :       1647
        Via        via2_1x2 :       8866
        Via            via1 :       2046
        Via       via1(rot) :        540
        Via        via1_2x1 :        419
        Via   via1(rot)_1x2 :       2312
        Via   via1(rot)_2x1 :       4755
        Via        via1_1x2 :       1522


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.41% (21776 / 24632 vias)

    Layer V1         = 77.70% (9008   / 11594   vias)
        Weight 1     = 77.70% (9008    vias)
        Un-optimized = 22.30% (2586    vias)
    Layer V2         = 98.30% (10513  / 10695   vias)
        Weight 1     = 98.30% (10513   vias)
        Un-optimized =  1.70% (182     vias)
    Layer VL         = 96.08% (2157   / 2245    vias)
        Weight 1     = 96.08% (2157    vias)
        Un-optimized =  3.92% (88      vias)
    Layer VQ         = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 88.41% (21776 / 24632 vias)

    Layer V1         = 77.70% (9008   / 11594   vias)
    Layer V2         = 98.30% (10513  / 10695   vias)
    Layer VL         = 96.08% (2157   / 2245    vias)
    Layer VQ         = 100.00% (98     / 98      vias)


Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

[Dr init] Elapsed real time: 0:00:00
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 1199

Redundant via optimization will attempt to replace the following vias:

        via1    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via1(r) ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

        via2    ->   via2_1x2      via2_2x1

        via3    ->   via3_2x1      via3_1x2

        via4    ->   via4_1x2      via4_2x1

        via5    ->   via5_2x1      via5_1x2

        via6    ->   via6_1x2      via6_2x1

        via7    ->   via7_2x1      via7_1x2

       via1a    ->   via1_2x1(r)   via1_2x1      via1_1x2(r)   via1_1x2

       via2a    ->   via2_1x2      via2_2x1



        There were 1168 out of 10517 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    1  Alloctr    1  Proc    0
[Technology Processing] Total (MB): Used   33  Alloctr   34  Proc 1199

Begin Redundant via insertion ...

Routed  1/81 Partitions, Violations =   0
Routed  2/81 Partitions, Violations =   0
Routed  3/81 Partitions, Violations =   0
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   0
Routed  6/81 Partitions, Violations =   0
Routed  7/81 Partitions, Violations =   0
Routed  8/81 Partitions, Violations =   0
Routed  9/81 Partitions, Violations =   0
Routed  10/81 Partitions, Violations =  0
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  0
Routed  17/81 Partitions, Violations =  0
Routed  18/81 Partitions, Violations =  0
Routed  19/81 Partitions, Violations =  0
Routed  20/81 Partitions, Violations =  0
Routed  21/81 Partitions, Violations =  0
Routed  22/81 Partitions, Violations =  0
Routed  23/81 Partitions, Violations =  0
Routed  24/81 Partitions, Violations =  0
Routed  25/81 Partitions, Violations =  0
Routed  26/81 Partitions, Violations =  0
Routed  27/81 Partitions, Violations =  0
Routed  28/81 Partitions, Violations =  0
Routed  29/81 Partitions, Violations =  0
Routed  30/81 Partitions, Violations =  0
Routed  31/81 Partitions, Violations =  0
Routed  32/81 Partitions, Violations =  0
Routed  33/81 Partitions, Violations =  0
Routed  34/81 Partitions, Violations =  0
Routed  35/81 Partitions, Violations =  0
Routed  36/81 Partitions, Violations =  0
Routed  37/81 Partitions, Violations =  0
Routed  38/81 Partitions, Violations =  0
Routed  39/81 Partitions, Violations =  0
Routed  40/81 Partitions, Violations =  0
Routed  41/81 Partitions, Violations =  0
Routed  42/81 Partitions, Violations =  0
Routed  43/81 Partitions, Violations =  0
Routed  44/81 Partitions, Violations =  0
Routed  45/81 Partitions, Violations =  0
Routed  46/81 Partitions, Violations =  0
Routed  47/81 Partitions, Violations =  0
Routed  48/81 Partitions, Violations =  0
Routed  49/81 Partitions, Violations =  0
Routed  50/81 Partitions, Violations =  0
Routed  51/81 Partitions, Violations =  0
Routed  52/81 Partitions, Violations =  0
Routed  53/81 Partitions, Violations =  0
Routed  54/81 Partitions, Violations =  0
Routed  55/81 Partitions, Violations =  0
Routed  56/81 Partitions, Violations =  0
Routed  57/81 Partitions, Violations =  0
Routed  58/81 Partitions, Violations =  0
Routed  59/81 Partitions, Violations =  0
Routed  60/81 Partitions, Violations =  0
Routed  61/81 Partitions, Violations =  0
Routed  62/81 Partitions, Violations =  0
Routed  63/81 Partitions, Violations =  0
Routed  64/81 Partitions, Violations =  0
Routed  65/81 Partitions, Violations =  0
Routed  66/81 Partitions, Violations =  0
Routed  67/81 Partitions, Violations =  0
Routed  68/81 Partitions, Violations =  0
Routed  69/81 Partitions, Violations =  0
Routed  70/81 Partitions, Violations =  0
Routed  71/81 Partitions, Violations =  0
Routed  72/81 Partitions, Violations =  0
Routed  73/81 Partitions, Violations =  0
Routed  74/81 Partitions, Violations =  0
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  0
Routed  77/81 Partitions, Violations =  0
Routed  78/81 Partitions, Violations =  0
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    166390 micron
Total Number of Contacts =             24632
Total Number of Wires =                30618
Total Number of PtConns =              270
        Layer            M1 :      12077 micron
        Layer            M2 :      55483 micron
        Layer            M3 :      67207 micron
        Layer            MQ :      28514 micron
        Layer            MG :       3108 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :         98
        Via            via3 :         39
        Via        via3_2x1 :       2085
        Via        via3_1x2 :        121
        Via            via2 :         73
        Via        via2_2x1 :       1688
        Via        via2_1x2 :       8934
        Via            via1 :       1695
        Via       via1(rot) :        512
        Via        via1_2x1 :        476
        Via   via1(rot)_1x2 :       2430
        Via   via1(rot)_2x1 :       4796
        Via        via1_1x2 :       1685


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
        Weight 1     = 80.96% (9387    vias)
        Un-optimized = 19.04% (2207    vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
        Weight 1     = 99.32% (10622   vias)
        Un-optimized =  0.68% (73      vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
        Weight 1     = 98.26% (2206    vias)
        Un-optimized =  1.74% (39      vias)
    Layer VQ         = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
    Layer VQ         = 100.00% (98     / 98      vias)


[RedundantVia] Elapsed real time: 0:00:01
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used    2  Alloctr    2  Proc    0
[RedundantVia] Total (MB): Used   33  Alloctr   35  Proc 1199

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:04:11
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:10
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0
[Dr init] Total (MB): Used   33  Alloctr   35  Proc 1199
Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 1

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:04:11
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:10
[Iter 1] Stage (MB): Used   29  Alloctr   29  Proc    0
[Iter 1] Total (MB): Used   34  Alloctr   35  Proc 1199

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:04:11
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:10
[DR] Stage (MB): Used   27  Alloctr   27  Proc    0
[DR] Total (MB): Used   32  Alloctr   34  Proc 1199
[DR: Done] Elapsed real time: 0:04:11
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:10
[DR: Done] Stage (MB): Used   26  Alloctr   27  Proc    0
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 1199
[DR: Done] Elapsed real time: 0:04:11
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:10
[DR: Done] Stage (MB): Used   26  Alloctr   27  Proc   -1
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 1198

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    166390 micron
Total Number of Contacts =             24632
Total Number of Wires =                30618
Total Number of PtConns =              270
        Layer            M1 :      12077 micron
        Layer            M2 :      55483 micron
        Layer            M3 :      67207 micron
        Layer            MQ :      28514 micron
        Layer            MG :       3108 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :         98
        Via            via3 :         39
        Via        via3_2x1 :       2085
        Via        via3_1x2 :        121
        Via            via2 :         73
        Via        via2_2x1 :       1688
        Via        via2_1x2 :       8934
        Via            via1 :       1695
        Via       via1(rot) :        512
        Via        via1_2x1 :        476
        Via   via1(rot)_1x2 :       2430
        Via   via1(rot)_2x1 :       4796
        Via        via1_1x2 :       1685


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
        Weight 1     = 80.96% (9387    vias)
        Un-optimized = 19.04% (2207    vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
        Weight 1     = 99.32% (10622   vias)
        Un-optimized =  0.68% (73      vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
        Weight 1     = 98.26% (2206    vias)
        Un-optimized =  1.74% (39      vias)
    Layer VQ         = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
    Layer VQ         = 100.00% (98     / 98      vias)


Total number of nets = 2862
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer LY is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer E1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MA is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 1 sec, memory: 97560 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00018 0.00049 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00039 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.00013 0.00029 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.006 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:47:13 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.71%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.14 &     6.47 r
  U6/Y (INVX8TF)                                          0.05 &     6.52 f
  U7/Y (CLKINVX20TF)                                      0.05 &     6.57 r
  opad_sclk2/P (POC8B)                                    1.37 &     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:47:13 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
This design has no violated constraints.

begin derive_pg_connection...
--- connected 12 power ports and 12 ground ports
Information: PG PORT PUNCHING: Number of ports connected:                24 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  24 (MW-339)
begin derive_pg_connection...
--- connected 0 power ports and 0 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named route. (UIG-5)
1
icc_shell> source ../script815/06_dfm.tcl

 WARNING: Please make sure consistency between disk database and routed
          database. Because verify_drc process directly on disk database.
Create error cell SCPU_SRAM_8BIT_ALU_SPI_TOP_adrc.err ...

Start to run Hercules ...
.
Hercules is done!
No DRC error is reported!

Advanced DRC is finished.
Create error cell SCPU_SRAM_8BIT_ALU_SPI_TOP_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[3] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[16] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/D_WE_reg Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/state_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/is_i_addr_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/dw_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_bit_sent_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[5] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/CEN_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_state_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[12] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE
Warning: Can not determing Power/Ground nets for new cells. (APL-030)

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 8 routable metal layers
    Top most routable layer is set to be metal5
    This is considered as a 5-metal-layer design
    Reading library information from DB ...
Warning: Pin P of reference cell POC8B has no physical location. (APL-028)
Warning: Pin P of reference cell PIC has no physical location. (APL-028)
  Reading netlist information from DB ...
    44 IO pads and 96 IO pins
    2575 placeable cells
    0 cover cells
    140 IO cells/pins
    1 fixed core/macro cells
    2716 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 91 horizontal rows
    region mode: (opt netlist) free-style
    65 pre-routes for placement blockage/checking
    4679 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules **

  ** VT Filler Rules **







... max fillers each 106
Filling cell with master <FILL64TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL64TF!1
    The last filler cell name is xofiller!FILL64TF!655
    655 filler cells with master <FILL64TF> were inserted
Filling cell with master <FILL32TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL32TF!1
    The last filler cell name is xofiller!FILL32TF!262
    262 filler cells with master <FILL32TF> were inserted
Filling cell with master <FILL16TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL16TF!1
    The last filler cell name is xofiller!FILL16TF!354
    354 filler cells with master <FILL16TF> were inserted
Filling cell with master <FILL8TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL8TF!1
    The last filler cell name is xofiller!FILL8TF!453
    453 filler cells with master <FILL8TF> were inserted
Filling cell with master <FILL4TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL4TF!1
    The last filler cell name is xofiller!FILL4TF!1459
    1459 filler cells with master <FILL4TF> were inserted
Filling cell with master <FILL2TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL2TF!1
    The last filler cell name is xofiller!FILL2TF!1166
    1166 filler cells with master <FILL2TF> were inserted
Filling cell with master <FILL1TF> and connecting PG nets...
    The first filler cell name is xofiller!FILL1TF!1
    The last filler cell name is xofiller!FILL1TF!1242
    1242 filler cells with master <FILL1TF> were inserted
=== End of Filler Cell Insertion ===


Using ui_galileo_parse_convert x1=552990,x2=786640,y1=587720,y2=771530,
Start purging area filler/spare cells
INFO: Total (0 std fillers, 0 spare cells, 0 pad fillers, 0 tap cells) are fixed and skipped
Total (2053 std fillers, 0 spare cells, 0 pad fillers, 0 tap cells) purged from area
Successfully purged all std cell filler
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Found antenna rule mode 1, diode mode 6:
        metal ratio 150, cut ratio 99999        metal pratio 0, cut pratio 0    metal nratio 0, cut nratio 0
        layer M1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M2: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer M3: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 5 0}
        layer MQ: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MG: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer LY: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer E1: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer MA: max ratio 150 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 2 0}
        layer V1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer V2: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 7.5 0}
        layer VL: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer VQ: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FY: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer FT: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
        layer F1: max ratio 10 max pratio 2.14748e+09 max nratio 2.14748e+09, diode ratio {0 0 3 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG
Warning: BPV on 5 macros were done with "treat blockage as thin". (ZRT-023)
Created 32 must join sets for top-cell
Warning: Standard cell pin ANTENNATF/A has no via regions. (ZRT-044)


Start checking for open nets ...

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2862 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0
[CHECK OPEN NETS] Total (MB): Used   28  Alloctr   29  Proc 1196

        There were 1168 out of 10517 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high
-concurrent_redundant_via_mode                          :        insert_at_high_cost
-post_detail_route_redundant_via_insertion              :        high

Printing options for 'set_route_zrt_detail_options'
-insert_diodes_during_routing                           :        true
-optimize_wire_via_effort_level                         :        medium
-timing_driven                                          :        true

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M2)1; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 7.500 0.000 0.000)
      Metal lay (M3)2; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Cut lay (VL)3; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MQ)3; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VQ)4; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MG)4; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FY)5; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (LY)5; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (FT)6; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (E1)6; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (F1)7; maxRatio 10.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 3.000 0.000 0.000)
      Metal lay (MA)7; maxRatio 150.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADC_PI[6]. The pin ADC_PI[6] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[5]. The pin ADC_PI[5] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[4]. The pin ADC_PI[4] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[3]. The pin ADC_PI[3] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[2]. The pin ADC_PI[2] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[1]. The pin ADC_PI[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[0]. The pin ADC_PI[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_SI. The pin CTRL_SI on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net LOAD_N. The pin LOAD_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CPU_BGN. The pin CPU_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_BGN. The pin CTRL_BGN on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[1]. The pin CTRL_MODE[1] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CTRL_MODE[0]. The pin CTRL_MODE[0] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net RST_N. The pin RST_N on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net CLK. The pin CLK on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[15]. The pin ADC_PI[15] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[14]. The pin ADC_PI[14] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[13]. The pin ADC_PI[13] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[12]. The pin ADC_PI[12] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[11]. The pin ADC_PI[11] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[10]. The pin ADC_PI[10] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[9]. The pin ADC_PI[9] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[8]. The pin ADC_PI[8] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADC_PI[7]. The pin ADC_PI[7] on cell SCPU_SRAM_8BIT_ALU_SPI_TOP does not enough gate area information. (ZRT-311)
Skipping antenna analysis for 24 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  20
Checked 36/81 Partitions, Violations =  20
Checked 39/81 Partitions, Violations =  20
Checked 42/81 Partitions, Violations =  26
Checked 45/81 Partitions, Violations =  26
Checked 48/81 Partitions, Violations =  26
Checked 51/81 Partitions, Violations =  26
Checked 54/81 Partitions, Violations =  26
Checked 57/81 Partitions, Violations =  26
Checked 60/81 Partitions, Violations =  26
Checked 63/81 Partitions, Violations =  26
Checked 66/81 Partitions, Violations =  26
Checked 69/81 Partitions, Violations =  26
Checked 72/81 Partitions, Violations =  26
Checked 75/81 Partitions, Violations =  26
Checked 78/81 Partitions, Violations =  26
Checked 81/81 Partitions, Violations =  26
Removed 1143 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:01
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0
[DRC CHECK] Total (MB): Used   32  Alloctr   33  Proc 1196
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0
[Antenna analysis] Total (MB): Used   32  Alloctr   33  Proc 1196
Information: Merged away 14 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 1
        Short : 11


Total Wire Length =                    166402 micron
Total Number of Contacts =             24632
Total Number of Wires =                30525
Total Number of PtConns =              331
        Layer            M1 :      12075 micron
        Layer            M2 :      55494 micron
        Layer            M3 :      67209 micron
        Layer            MQ :      28516 micron
        Layer            MG :       3108 micron
        Layer            LY :          0 micron
        Layer            E1 :          0 micron
        Layer            MA :          0 micron
        Via        via4_1x2 :         98
        Via            via3 :         39
        Via        via3_2x1 :       2085
        Via        via3_1x2 :        121
        Via            via2 :         73
        Via        via2_2x1 :       1688
        Via        via2_1x2 :       8934
        Via            via1 :       1695
        Via       via1(rot) :        512
        Via        via1_2x1 :        476
        Via   via1(rot)_1x2 :       2430
        Via   via1(rot)_2x1 :       4796
        Via        via1_1x2 :       1685


Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
        Weight 1     = 80.96% (9387    vias)
        Un-optimized = 19.04% (2207    vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
        Weight 1     = 99.32% (10622   vias)
        Un-optimized =  0.68% (73      vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
        Weight 1     = 98.26% (2206    vias)
        Un-optimized =  1.74% (39      vias)
    Layer VQ         = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)

  Total double via conversion rate    = 90.59% (22313 / 24632 vias)

    Layer V1         = 80.96% (9387   / 11594   vias)
    Layer V2         = 99.32% (10622  / 10695   vias)
    Layer VL         = 98.26% (2206   / 2245    vias)
    Layer VQ         = 100.00% (98     / 98      vias)



Verify Summary:

Total number of nets = 2862, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 12
Total number of antenna violations = 0
Total number of voltage-area violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: linking reference library : /homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update. (PSYN-878)
Warning: The 'FILL32TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Warning: The 'FILL64TF' cell in the '/homes/grad/scytulip/digital/ibm130/ibm13rfrvt_fram_update' physical library does not
        have corresponding logical cell description. (PSYN-025)
Information: linking reference library : /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3. (PSYN-878)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVSS' pin on 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'AVDD' pin on 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VDD' pin on 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVDD' pin on 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'DVSS' pin on 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is inconsistent with the same-name pin in the '/disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/apollo/iogpil_cmrf8sf_rvt_M2_3_3' physical library. No physical link for the logical lib cell. (PSYN-058)
Information: linking reference library : /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8. (PSYN-878)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PDVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVDD' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library is being
        marked as "dont_use". (PSYN-039)
Warning: The 'PAVSS' cell in the 'iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c' technology library does not
        have corresponding physical cell description. (PSYN-024)

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library)
                              /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Warning: Unable to resolve reference 'ANTENNATF' in 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (LINK-5)
Warning: Unable to resolve reference 'ANTENNATF' in 'SHARE_SUPERALU'. (LINK-5)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Loading design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'


Information: Setting a dont_touch attribute on net 'ADC_PI[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_MODE[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[13]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[12]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[11]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[10]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[9]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[8]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CPU_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_BGN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'RST_N' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'NXT[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[15]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADC_PI[14]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SPI_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LAT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK2' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'SCLK1' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_RDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'CTRL_SI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'LOAD_N' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns'
Information: Design Library and main library timing units are matched - 1.000 ns.
Information: Resistance Unit from Milkyway design library: 'kohm'
Information: Design Library and main library resistance units are matched - 1.000 kohm.
Information: Capacitance Unit from Milkyway design library: 'pf'
Information: Design Library and main library capacitance units are matched - 1.000 pf.
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer LY is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer E1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MA is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 1 sec, memory: 97628 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'scpu_ctrl_spi/uut/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00031 0.00015 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00029 0.00088 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00045 0.00017 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00032 0.00015 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00018 0.00045 (RCEX-011)
Information: Library Derived Cap for layer MQ : 0.00033 0.00017 (RCEX-011)
Information: Library Derived Res for layer MQ : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer MG : 0.00018 0.00012 (RCEX-011)
Information: Library Derived Res for layer MG : 8.1e-05 0.00013 (RCEX-011)
Information: Library Derived Cap for layer LY : 0.00014 9.4e-05 (RCEX-011)
Information: Library Derived Res for layer LY : 0.00012 0.00025 (RCEX-011)
Information: Library Derived Cap for layer E1 : 0.00019 0.00015 (RCEX-011)
Information: Library Derived Res for layer E1 : 3.9e-06 4.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MA : 0.00023 0.00015 (RCEX-011)
Information: Library Derived Res for layer MA : 1.5e-06 1.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00027 0.00014 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00018 0.00049 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00039 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 0.00013 0.00029 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.006 0.00012 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'CLK' will be added to the clock's propagated skew. (TIM-112)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:48:21 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.71%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.14 &     6.48 r
  U6/Y (INVX8TF)                                          0.05 &     6.53 f
  U7/Y (CLKINVX20TF)                                      0.05 &     6.57 r
  opad_sclk2/P (POC8B)                                    1.37 &     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:48:21 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
This design has no violated constraints.

begin derive_pg_connection...
--- connected 3538 power ports and 3538 ground ports
Information: PG PORT PUNCHING: Number of ports connected:                7076 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  7076 (MW-339)
begin derive_pg_connection...
--- connected 0 power ports and 0 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named dfm. (UIG-5)
1
icc_shell> source ../script815/07_streamout.tcl
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: StarRCXT version is D-2010.06. (PSYN-392)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: PrimeTime version is D-2009.12. (PSYN-392)

 WARNING: Please make sure consistency between disk database and routed
          database. Because verify_drc process directly on disk database.

 WARNING: Advance DRC runs density check without the option "Read Cell View",
          this tends to produce unnecessary false errors.


Start to run Hercules ...
.
Hercules is done!
No DRC error is reported!

Advanced DRC is finished.
1

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[3] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[16] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/D_WE_reg Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/state_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/is_i_addr_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/dw_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_bit_sent_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[5] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/CEN_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/cnt_bit_load_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_state_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/cct\/reg_bits_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_bit_sent_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/cf_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/pc_reg[1] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/pc_reg[4] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/spi_state_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/pc_reg[0] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/nxt_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/nxt_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/pc_reg[6] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/cf_buf_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/sram_addr_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_addr_len_reg[4] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/id_ir_reg[3] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/put\/cnt_addr_len_reg[2] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/id_ir_reg[7] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[9] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[12] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[8] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[11] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/reg_C_reg[10] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/wtemp_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/ztemp_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/wtemp_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/wtemp_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][2] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][10] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][12] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[8] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][4] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][3] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[1] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][6] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][8] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[10] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[12] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[4] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[2] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][5] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][9] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[0] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[3] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][11] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][9] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][8] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][11] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[9] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[5] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[6] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][0] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[1][7] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][10] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][10] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[11] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/smdr_reg[7] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][7] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[2][13] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[2][15] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[2][14] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][12] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][11] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[4][12] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/uut/gr_reg[0][1] Q doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/index_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst scpu_ctrl_spi\/ALU_01/rsht_bits_reg[2] Q doesn't connect to any net.

** Total Floating ports are 126.
** Total Floating Nets are 0.
ERROR : There are 7 nets short together.
        D_AFTER_MUX[5] (91667).
        Q_FROM_SRAM[6] (92701).
        Q_FROM_SRAM[0] (92705).
        D_AFTER_MUX[7] (91662).
        D_AFTER_MUX[1] (91676).
        VSS (100880).
        VDD (100879).

** Total SHORT Nets are 1.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
WARNING : No Fill/Notch/Gap cell would be output!
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL32TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL16TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL8TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL4TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL2TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'FILL1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'EDFFTRXLTF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFQX1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFNSRX1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFNSRX4TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFSRX2TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFTRX1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'POC8B' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'PIC' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'PCORNER' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'PVDD' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'PVSS' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'DFFQX2TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'NOR2BX4TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'OAI2BB2X1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'AOI222X1TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'OAI211X4TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'TLATX2TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'BUFX16TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'BUFX4TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'BUFX20TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'CLKBUFX20TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'BUFX12TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'CLKINVX20TF' (MWSTRM-062)
Warning: Cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP' can not find child cell 'INVX8TF' (MWSTRM-062)
Too many child cell not found .  Quit processing cell 'SCPU_SRAM_8BIT_ALU_SPI_TOP'.
Outputting Cell RA1SHD_IBM512X8.CEL
Outputting Cell SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL
Warning: Please close or open the cell (SCPU_SRAM_8BIT_ALU_SPI_TOP) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 2 <====
Outputting Contact $$via1
Outputting Contact $$via2
Outputting Contact $$via3
Outputting Contact $$via5
Outputting Contact $$via6
Outputting Contact $$via7
Outputting Contact $$via3_800_800_5_2
Outputting Contact $$via4_800_800_5_2
Outputting Contact $$via7_3240_3240_2_8
Outputting Contact $$via3_800_800_5_4
Outputting Contact $$via4_800_800_5_4
Outputting Contact $$via2a_400_400_9_9
Outputting Contact $$via3_800_800_5_5
Outputting Contact $$via4_800_800_5_5
Outputting Contact $$via6_3240_3240_2_8
Outputting Contact $$via6_3240_3240_2_2
Outputting Contact $$via7_3240_3240_2_2
Outputting Contact $$via5_2000_2000_11_3
Outputting Contact $$via5_2000_2000_3_12
Outputting Contact $$via5_2000_2000_3_3
Outputting Contact $$via5_2000_2000_2_1
Outputting Contact $$via6_3240_3240_7_2
Outputting Contact $$via6_3240_3240_8_2
Outputting Contact $$via6_3240_3240_1_2
Outputting Contact $$via4_800_800_10_5
Outputting Contact $$via4_800_800_31_10
Outputting Contact $$via4_800_800_10_34
Outputting Contact $$via4_800_800_10_10
Outputting Contact $$via4_800_800_9_1
Outputting Contact $$via4_800_800_10_3
Outputting Contact $$via5_2000_2000_12_3
Outputting Contact $$via5_2000_2000_1_3
Outputting Contact $$via3_800_800_31_10
Outputting Contact $$via3_800_800_10_34
Outputting Contact $$via3_800_800_10_10
Outputting Contact $$via3_800_800_9_1
Outputting Contact $$via4_800_800_34_10
Outputting Contact $$via4_800_800_3_10
Outputting Contact $$via2a_400_400_62_19
Outputting Contact $$via2a_400_400_19_67
Outputting Contact $$via2a_400_400_19_19
Outputting Contact $$via2_400_400_18_2
Outputting Contact $$via3_800_800_34_10
Outputting Contact $$via3_800_800_3_10
Outputting Contact $$via3_800_800_10_5
Outputting Contact $$via3_800_800_10_3
Outputting Contact $$via1a_400_400_19_67
Outputting Contact $$via1a_400_400_19_19
Outputting Contact $$via1_400_400_17_2
Outputting Contact $$via2a_400_400_19_9
Outputting Contact $$via2a_400_400_67_19
Outputting Contact $$via2_400_400_7_20
Outputting Contact $$via2_400_400_20_3
Outputting Contact $$via2_400_400_20_7
Outputting Contact $$via2a_400_400_7_9
Outputting Contact $$via1a_400_400_67_19
Outputting Contact $$via1a_400_400_19_9
Outputting Contact $$via1_400_400_20_3
Outputting Contact $$via1_400_400_20_6
Outputting Contact $$via1a_400_400_62_19
Outputting Contact $$via1_400_400_7_20
Outputting Contact $$via7_3240_3240_2_1
Outputting Contact $$via6_3240_3240_2_1
Outputting Contact $$via5_2000_2000_3_1
Outputting Contact $$via4_800_800_10_1
Outputting Contact $$via4_800_800_5_1
Outputting Contact $$via3_800_800_5_1
Outputting Contact $$via3_800_800_10_1
Outputting Contact $$via2_400_400_20_1
Outputting Contact $$via2_400_400_10_1
Outputting Contact $$via1a_400_400_9_1
Outputting Contact $$via1_400_400_7_1
Outputting Contact $$via1_400_400_20_1
Outputting Contact $$via1_400_400_10_1
Outputting Contact $$via3_800_800_1_2
Outputting Contact $$via1_400_400_2_1
Outputting Contact $$via2_400_400_2_1
Outputting Contact $$via4_800_800_1_2
Outputting Contact $$via3_800_800_2_1
Outputting Contact $$via1_400_400_1_2
Outputting Contact $$via2_400_400_1_2
write_gds completed successfully!
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating database...
Generating description for top level cell.
Processing module SERIAL_CPU_8BIT
Processing module SHARE_SUPERALU
Processing module SCPU_SRAM_8BIT_ALU_SPI_TOP
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', a pin on submodule 'scpu_ctrl_spi/uut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0.
   Pin 'VDD' is connected to logic 1.
   Pin 'ENABLE' is connected to logic 0.
   Pin 'IO_DATAINB[13]' is connected to logic 0.
   Pin 'IO_DATAINB[14]' is connected to logic 0.
   Pin 'IO_DATAINB[15]' is connected to logic 0.
   Pin 'IO_STATUS[12]' is connected to logic 0.
   Pin 'IO_STATUS[13]' is connected to logic 0.
   Pin 'IO_STATUS[14]' is connected to logic 0.
   Pin 'IO_STATUS[15]' is connected to logic 0.
   Pin 'IO_STATUS[4]' is connected to logic 0.
   Pin 'IO_STATUS[5]' is connected to logic 0.
   Pin 'IO_STATUS[6]' is connected to logic 0.
   Pin 'IO_STATUS[7]' is connected to logic 0.
   Pin 'IO_STATUS[8]' is connected to logic 0.
   Pin 'IO_STATUS[9]' is connected to logic 0.
   Pin 'IO_STATUS[10]' is connected to logic 0.
   Pin 'IO_STATUS[11]' is connected to logic 0.
   Pin 'IO_STATUS[2]' is connected to logic 0.
   Pin 'IO_STATUS[3]' is connected to logic 0.
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', the same net is connected to more than one pin on submodule 'scpu_ctrl_spi/uut'. (LINT-33)
   Net 'SNPS_LOGIC0' is connected to pins 'ENABLE', 'IO_DATAINB[13]', 'IO_DATAINB[14]', 'IO_DATAINB[15]', 'IO_STATUS[12]', 'IO_STATUS[13]', 'IO_STATUS[14]', 'IO_STATUS[15]', 'IO_STATUS[4]', 'IO_STATUS[5]', 'IO_STATUS[6]', 'IO_STATUS[7]', 'IO_STATUS[8]', 'IO_STATUS[9]', 'IO_STATUS[10]', 'IO_STATUS[11]', 'IO_STATUS[2]', 'IO_STATUS[3]'.
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', a pin on submodule 'scpu_ctrl_spi/ALU_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0.
   Pin 'VDD' is connected to logic 1.
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_2' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_2' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_4' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_4' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_5' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_5' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_6' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_6' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_7' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_7' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_8' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_8' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_9' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_9' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_10' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_10' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_12' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_12' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_13' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_13' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_14' has no output pins. (LINT-10)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', cell 'diode_14' does not drive any nets. (LINT-1)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[3]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[3]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[2]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[2]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[11]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[11]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[10]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[10]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[9]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[9]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[8]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[8]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[7]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[7]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[6]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[6]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[5]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[5]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[4]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[4]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[15]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[14]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[13]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_STATUS[12]' driven by pin 'scpu_ctrl_spi/uut/IO_STATUS[12]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAINB[15]' driven by pin 'scpu_ctrl_spi/uut/IO_DATAINB[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAINB[14]' driven by pin 'scpu_ctrl_spi/uut/IO_DATAINB[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAINB[13]' driven by pin 'scpu_ctrl_spi/uut/IO_DATAINB[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/ENABLE' driven by pin 'scpu_ctrl_spi/uut/ENABLE' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/D_ADDR[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__0' driven by pin 'scpu_ctrl_spi/uut/D_ADDR[0]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTB[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__13' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTB[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTB[14]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__14' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTB[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTB[13]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__15' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTB[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTA[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__10' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTA[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTA[14]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__11' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTA[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_DATAOUTA[13]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__12' driven by pin 'scpu_ctrl_spi/uut/IO_DATAOUTA[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__1' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[14]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__2' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[13]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__3' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[12]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__4' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[12]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[11]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__5' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[11]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[10]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__6' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[10]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[9]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__7' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[9]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[8]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__8' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[8]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_CONTROL[7]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__9' driven by pin 'scpu_ctrl_spi/uut/IO_CONTROL[7]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/ALU_01/VDD' driven by pin 'scpu_ctrl_spi/ALU_01/VDD' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/VDD' driven by pin 'scpu_ctrl_spi/uut/VDD' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/ALU_01/VSS' driven by pin 'scpu_ctrl_spi/ALU_01/VSS' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/VSS' driven by pin 'scpu_ctrl_spi/uut/VSS' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__16' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[15]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[14]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__17' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[14]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[13]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__18' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[13]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[12]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__19' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[12]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[11]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__20' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[11]' has no loads. (LINT-2)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'scpu_ctrl_spi/uut/IO_OFFSET[10]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SCPU_SRAM_8BIT_ALU_SPI_TOP', net 'SYNOPSYS_UNCONNECTED__21' driven by pin 'scpu_ctrl_spi/uut/IO_OFFSET[10]' has no loads. (LINT-2)
Information: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
NXT[0]
NXT[1]
scpu_ctrl_spi/uut/cf_buf_reg/D
scpu_ctrl_spi/uut/nxt_reg[0]/D
scpu_ctrl_spi/uut/nxt_reg[1]/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : constraint
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:49:14 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    CLK                          0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    CLK                          0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    CLK (no fix_hold)            0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00


    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00 (MET)
    critical_range                                   0.00 (MET)
    max_transition                                   0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_fanout                                       0.00 (MET)


1
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:49:14 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
This design has no violated constraints.

1
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : area
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:49:14 2016
****************************************

Library(s) Used:

    scx3_cmos8rf_rvt_tt_1p2v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db)
    RA1SHD_IBM512X8 (File: /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db)
    iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (File: /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db)

Number of ports:               32
Number of nets:               511
Number of cells:              377
Number of references:          65

Combinational area:       595641.440373
Noncombinational area:    41070.027210
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          636711.467584
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:49:14 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.71%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.14      0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.08      0.56       6.34 f
  N103 (net)                                    6                   0.00       6.34 f
  U251/C (NOR3X4TF)                                       0.08      0.00 &     6.34 f
  U251/Y (NOR3X4TF)                                       0.14      0.13       6.48 r
  I_SCLK2 (net)                                 1                   0.00       6.48 r
  U6/A (INVX8TF)                                          0.14      0.00 &     6.48 r
  U6/Y (INVX8TF)                                          0.05      0.05       6.53 f
  N13 (net)                                     1                   0.00       6.53 f
  U7/A (CLKINVX20TF)                                      0.05      0.00 &     6.53 f
  U7/Y (CLKINVX20TF)                                      0.06      0.05 &     6.57 r
  N14 (net)                                     1                   0.00       6.57 r
  opad_sclk2/A (POC8B)                                    0.09      0.01 &     6.58 r
  opad_sclk2/P (POC8B)                                    0.81      1.36       7.94 r
  SCLK2 (net)                                   1                   0.00       7.94 r
  SCLK2 (out)                                             0.81      0.00 *     7.94 r
  data arrival time                                                            7.94

  clock CLK (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  output external delay                                            -2.00       8.00
  data required time                                                           8.00
  ------------------------------------------------------------------------------------
  data required time                                                           8.00
  data arrival time                                                           -7.94
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.06


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[0]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.09      0.21       3.40 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U301/C (CMPR32X2TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.09      0.21       3.61 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       3.61 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.09      0.00 &     3.61 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.09      0.21       3.82 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N4 (net)        1                   0.00       3.82 f
  scpu_ctrl_spi/uut/U5/C (CMPR32X2TF)                     0.09      0.00 &     3.82 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.09      0.21       4.03 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N3 (net)        1                   0.00       4.03 f
  scpu_ctrl_spi/uut/U303/C (CMPR32X2TF)                   0.09      0.00 &     4.03 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.09      0.21       4.24 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N2 (net)        1                   0.00       4.24 f
  scpu_ctrl_spi/uut/U302/C (CMPR32X2TF)                   0.09      0.00 &     4.24 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.09      0.20       4.44 f
  scpu_ctrl_spi/uut/N515 (net)                  1                   0.00       4.44 f
  scpu_ctrl_spi/uut/U311/A0 (AOI22X1TF)                   0.09      0.00 &     4.44 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.19      0.13       4.57 r
  scpu_ctrl_spi/uut/N364 (net)                  1                   0.00       4.57 r
  scpu_ctrl_spi/uut/U309/A (NAND4X1TF)                    0.19      0.00 &     4.57 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.29      0.21       4.79 f
  scpu_ctrl_spi/uut/N1164 (net)                 3                   0.00       4.79 f
  scpu_ctrl_spi/uut/U322/A (INVX2TF)                      0.29      0.00 &     4.79 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.17      0.17       4.96 r
  scpu_ctrl_spi/uut/N1165 (net)                 3                   0.00       4.96 r
  scpu_ctrl_spi/uut/U308/A1 (AOI22X1TF)                   0.17      0.00 &     4.96 r
  scpu_ctrl_spi/uut/U308/Y (AOI22X1TF)                    0.15      0.07       5.03 f
  scpu_ctrl_spi/uut/N1167 (net)                 1                   0.00       5.03 f
  scpu_ctrl_spi/uut/U307/B (XNOR2X1TF)                    0.15      0.00 &     5.03 f
  scpu_ctrl_spi/uut/U307/Y (XNOR2X1TF)                    0.11      0.15       5.18 f
  scpu_ctrl_spi/uut/N1171 (net)                 1                   0.00       5.18 f
  scpu_ctrl_spi/uut/U313/A1 (AOI22X1TF)                   0.11      0.00 &     5.18 f
  scpu_ctrl_spi/uut/U313/Y (AOI22X1TF)                    0.14      0.12       5.30 r
  scpu_ctrl_spi/uut/N1173 (net)                 1                   0.00       5.30 r
  scpu_ctrl_spi/uut/U50/C (NAND3X1TF)                     0.14      0.00 &     5.30 r
  scpu_ctrl_spi/uut/U50/Y (NAND3X1TF)                     0.19      0.15       5.45 f
  scpu_ctrl_spi/uut/N545 (net)                  1                   0.00       5.45 f
  scpu_ctrl_spi/uut/reg_C_reg[0]/D (DFFNSRX2TF)           0.19      0.00 &     5.45 f
  data arrival time                                                            5.45

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.76       5.76
  scpu_ctrl_spi/uut/reg_C_reg[0]/CKN (DFFNSRX2TF)                   0.00       5.76 f
  library setup time                                               -0.24       5.52
  data required time                                                           5.52
  ------------------------------------------------------------------------------------
  data required time                                                           5.52
  data arrival time                                                           -5.45
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.07


  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK1 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.14      0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.08      0.56       6.34 f
  N103 (net)                                    6                   0.00       6.34 f
  U476/B (NOR3X4TF)                                       0.08      0.00 &     6.34 f
  U476/Y (NOR3X4TF)                                       0.11      0.11       6.45 r
  I_SCLK1 (net)                                 1                   0.00       6.45 r
  U8/A (BUFX12TF)                                         0.11      0.00 &     6.45 r
  U8/Y (BUFX12TF)                                         0.08      0.10 &     6.55 r
  N15 (net)                                     1                   0.00       6.55 r
  opad_sclk1/A (POC8B)                                    0.11      0.00 &     6.55 r
  opad_sclk1/P (POC8B)                                    0.81      1.37       7.92 r
  SCLK1 (net)                                   1                   0.00       7.92 r
  SCLK1 (out)                                             0.81      0.00 *     7.92 r
  data arrival time                                                            7.92

  clock CLK (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  output external delay                                            -2.00       8.00
  data required time                                                           8.00
  ------------------------------------------------------------------------------------
  data required time                                                           8.00
  data arrival time                                                           -7.92
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[15]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.09      0.21       3.40 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U301/C (CMPR32X2TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.09      0.21       3.61 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       3.61 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.09      0.00 &     3.61 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.09      0.21       3.82 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N4 (net)        1                   0.00       3.82 f
  scpu_ctrl_spi/uut/U5/C (CMPR32X2TF)                     0.09      0.00 &     3.82 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.09      0.21       4.03 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N3 (net)        1                   0.00       4.03 f
  scpu_ctrl_spi/uut/U303/C (CMPR32X2TF)                   0.09      0.00 &     4.03 f
  scpu_ctrl_spi/uut/U303/CO (CMPR32X2TF)                  0.09      0.21       4.24 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N2 (net)        1                   0.00       4.24 f
  scpu_ctrl_spi/uut/U302/C (CMPR32X2TF)                   0.09      0.00 &     4.24 f
  scpu_ctrl_spi/uut/U302/S (CMPR32X2TF)                   0.09      0.20       4.44 f
  scpu_ctrl_spi/uut/N515 (net)                  1                   0.00       4.44 f
  scpu_ctrl_spi/uut/U311/A0 (AOI22X1TF)                   0.09      0.00 &     4.44 f
  scpu_ctrl_spi/uut/U311/Y (AOI22X1TF)                    0.19      0.13       4.57 r
  scpu_ctrl_spi/uut/N364 (net)                  1                   0.00       4.57 r
  scpu_ctrl_spi/uut/U309/A (NAND4X1TF)                    0.19      0.00 &     4.57 r
  scpu_ctrl_spi/uut/U309/Y (NAND4X1TF)                    0.29      0.21       4.79 f
  scpu_ctrl_spi/uut/N1164 (net)                 3                   0.00       4.79 f
  scpu_ctrl_spi/uut/U322/A (INVX2TF)                      0.29      0.00 &     4.79 f
  scpu_ctrl_spi/uut/U322/Y (INVX2TF)                      0.17      0.17       4.96 r
  scpu_ctrl_spi/uut/N1165 (net)                 3                   0.00       4.96 r
  scpu_ctrl_spi/uut/U36/B0 (OAI22X1TF)                    0.17      0.00 &     4.96 r
  scpu_ctrl_spi/uut/U36/Y (OAI22X1TF)                     0.15      0.09       5.05 f
  scpu_ctrl_spi/uut/N17 (net)                   1                   0.00       5.05 f
  scpu_ctrl_spi/uut/U37/B0 (AOI21X1TF)                    0.15      0.00 &     5.05 f
  scpu_ctrl_spi/uut/U37/Y (AOI21X1TF)                     0.15      0.13       5.18 r
  scpu_ctrl_spi/uut/N18 (net)                   1                   0.00       5.18 r
  scpu_ctrl_spi/uut/U38/B0 (OAI21X1TF)                    0.15      0.00 &     5.18 r
  scpu_ctrl_spi/uut/U38/Y (OAI21X1TF)                     0.21      0.13       5.31 f
  scpu_ctrl_spi/uut/N542 (net)                  1                   0.00       5.31 f
  scpu_ctrl_spi/uut/reg_C_reg[15]/D (DFFNSRXLTF)          0.21      0.00 &     5.31 f
  data arrival time                                                            5.31

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.76       5.76
  scpu_ctrl_spi/uut/reg_C_reg[15]/CKN (DFFNSRXLTF)                  0.00       5.76 f
  library setup time                                               -0.22       5.53
  data required time                                                           5.53
  ------------------------------------------------------------------------------------
  data required time                                                           5.53
  data arrival time                                                           -5.31
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.22


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[14]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.09      0.21       3.40 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U301/C (CMPR32X2TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.09      0.21       3.61 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       3.61 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.09      0.00 &     3.61 f
  scpu_ctrl_spi/uut/U298/CO (CMPR32X2TF)                  0.09      0.21       3.82 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N4 (net)        1                   0.00       3.82 f
  scpu_ctrl_spi/uut/U5/C (CMPR32X2TF)                     0.09      0.00 &     3.82 f
  scpu_ctrl_spi/uut/U5/CO (CMPR32X2TF)                    0.09      0.21       4.03 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N3 (net)        1                   0.00       4.03 f
  scpu_ctrl_spi/uut/U303/C (CMPR32X2TF)                   0.09      0.00 &     4.03 f
  scpu_ctrl_spi/uut/U303/S (CMPR32X2TF)                   0.09      0.20       4.24 f
  scpu_ctrl_spi/uut/N514 (net)                  1                   0.00       4.24 f
  scpu_ctrl_spi/uut/U306/A0 (AOI22X1TF)                   0.09      0.00 &     4.24 f
  scpu_ctrl_spi/uut/U306/Y (AOI22X1TF)                    0.21      0.13       4.37 r
  scpu_ctrl_spi/uut/N405 (net)                  1                   0.00       4.37 r
  scpu_ctrl_spi/uut/U88/B0 (OAI31X1TF)                    0.21      0.00 &     4.37 r
  scpu_ctrl_spi/uut/U88/Y (OAI31X1TF)                     0.09      0.09       4.46 f
  scpu_ctrl_spi/uut/N410 (net)                  1                   0.00       4.46 f
  scpu_ctrl_spi/uut/U310/C (NOR4BX1TF)                    0.09      0.00 &     4.46 f
  scpu_ctrl_spi/uut/U310/Y (NOR4BX1TF)                    0.62      0.43       4.89 r
  scpu_ctrl_spi/uut/N1142 (net)                 3                   0.00       4.89 r
  scpu_ctrl_spi/uut/U43/A0 (OAI22X1TF)                    0.62      0.00 &     4.89 r
  scpu_ctrl_spi/uut/U43/Y (OAI22X1TF)                     0.15      0.12       5.01 f
  scpu_ctrl_spi/uut/N21 (net)                   1                   0.00       5.01 f
  scpu_ctrl_spi/uut/U44/B0 (AOI21X1TF)                    0.15      0.00 &     5.01 f
  scpu_ctrl_spi/uut/U44/Y (AOI21X1TF)                     0.17      0.14       5.15 r
  scpu_ctrl_spi/uut/N22 (net)                   1                   0.00       5.15 r
  scpu_ctrl_spi/uut/U45/B0 (OAI21X1TF)                    0.17      0.00 &     5.15 r
  scpu_ctrl_spi/uut/U45/Y (OAI21X1TF)                     0.17      0.12       5.28 f
  scpu_ctrl_spi/uut/N536 (net)                  1                   0.00       5.28 f
  scpu_ctrl_spi/uut/reg_C_reg[14]/D (DFFNSRXLTF)          0.17      0.00 &     5.28 f
  data arrival time                                                            5.28

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.76       5.76
  scpu_ctrl_spi/uut/reg_C_reg[14]/CKN (DFFNSRXLTF)                  0.00       5.76 f
  library setup time                                               -0.22       5.54
  data required time                                                           5.54
  ------------------------------------------------------------------------------------
  data required time                                                           5.54
  data arrival time                                                           -5.28
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.26


  Startpoint: scpu_ctrl_spi/uut/reg_B_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[13]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_B_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_B_reg[1]/Q (DFFRX2TF)             0.16      0.48       1.27 f
  scpu_ctrl_spi/uut/REG_B[1] (net)              7                   0.00       1.27 f
  scpu_ctrl_spi/uut/U286/B (CMPR32X2TF)                   0.16      0.00 &     1.27 f
  scpu_ctrl_spi/uut/U286/CO (CMPR32X2TF)                  0.09      0.32       1.59 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N15 (net)       1                   0.00       1.59 f
  scpu_ctrl_spi/uut/U293/CI (ADDFHX2TF)                   0.09      0.00 &     1.59 f
  scpu_ctrl_spi/uut/U293/CO (ADDFHX2TF)                   0.07      0.16       1.75 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N14 (net)       1                   0.00       1.75 f
  scpu_ctrl_spi/uut/U292/CI (ADDFHX2TF)                   0.07      0.00 &     1.75 f
  scpu_ctrl_spi/uut/U292/CO (ADDFHX2TF)                   0.07      0.16       1.90 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N13 (net)       1                   0.00       1.90 f
  scpu_ctrl_spi/uut/U287/C (CMPR32X2TF)                   0.07      0.00 &     1.90 f
  scpu_ctrl_spi/uut/U287/CO (CMPR32X2TF)                  0.09      0.21       2.11 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N12 (net)       1                   0.00       2.11 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/C (CMPR32X2TF)        0.09      0.00 &     2.11 f
  scpu_ctrl_spi/uut/add_x_283_3/U12/CO (CMPR32X2TF)       0.09      0.21       2.32 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N11 (net)       1                   0.00       2.32 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/C (CMPR32X2TF)        0.09      0.00 &     2.32 f
  scpu_ctrl_spi/uut/add_x_283_3/U11/CO (CMPR32X2TF)       0.09      0.21       2.53 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N10 (net)       1                   0.00       2.53 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/C (CMPR32X2TF)        0.09      0.00 &     2.53 f
  scpu_ctrl_spi/uut/add_x_283_3/U10/CO (CMPR32X2TF)       0.10      0.23       2.76 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N9 (net)        1                   0.00       2.76 f
  scpu_ctrl_spi/uut/U294/CI (ADDFHX2TF)                   0.10      0.00 &     2.76 f
  scpu_ctrl_spi/uut/U294/CO (ADDFHX2TF)                   0.05      0.15       2.91 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N8 (net)        1                   0.00       2.91 f
  scpu_ctrl_spi/uut/U295/C (CMPR32X2TF)                   0.05      0.00 &     2.91 f
  scpu_ctrl_spi/uut/U295/CO (CMPR32X2TF)                  0.08      0.20       3.10 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N7 (net)        1                   0.00       3.10 f
  scpu_ctrl_spi/uut/U290/C (CMPR32X2TF)                   0.08      0.00 &     3.10 f
  scpu_ctrl_spi/uut/U290/CO (CMPR32X2TF)                  0.09      0.21       3.31 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N6 (net)        1                   0.00       3.31 f
  scpu_ctrl_spi/uut/U291/C (CMPR32X2TF)                   0.09      0.00 &     3.31 f
  scpu_ctrl_spi/uut/U291/CO (CMPR32X2TF)                  0.09      0.21       3.51 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N5 (net)        1                   0.00       3.51 f
  scpu_ctrl_spi/uut/U288/C (CMPR32X2TF)                   0.09      0.00 &     3.51 f
  scpu_ctrl_spi/uut/U288/CO (CMPR32X2TF)                  0.09      0.21       3.72 f
  scpu_ctrl_spi/uut/ADD_X_283_3_N4 (net)        1                   0.00       3.72 f
  scpu_ctrl_spi/uut/U289/C (CMPR32X2TF)                   0.09      0.00 &     3.72 f
  scpu_ctrl_spi/uut/U289/S (CMPR32X2TF)                   0.09      0.21       3.93 f
  scpu_ctrl_spi/uut/N479 (net)                  1                   0.00       3.93 f
  scpu_ctrl_spi/uut/U6/A0 (AOI21X1TF)                     0.09      0.00 &     3.93 f
  scpu_ctrl_spi/uut/U6/Y (AOI21X1TF)                      0.13      0.12       4.05 r
  scpu_ctrl_spi/uut/N761 (net)                  1                   0.00       4.05 r
  scpu_ctrl_spi/uut/U745/B0 (OAI211X1TF)                  0.13      0.00 &     4.05 r
  scpu_ctrl_spi/uut/U745/Y (OAI211X1TF)                   0.08      0.07       4.12 f
  scpu_ctrl_spi/uut/N763 (net)                  1                   0.00       4.12 f
  scpu_ctrl_spi/uut/U352/C0 (AOI211X1TF)                  0.08      0.00 &     4.12 f
  scpu_ctrl_spi/uut/U352/Y (AOI211X1TF)                   0.89      0.56       4.68 r
  scpu_ctrl_spi/uut/N1162 (net)                 4                   0.00       4.68 r
  scpu_ctrl_spi/uut/U624/A0 (OAI21X1TF)                   0.89      0.00 &     4.68 r
  scpu_ctrl_spi/uut/U624/Y (OAI21X1TF)                    0.20      0.18       4.86 f
  scpu_ctrl_spi/uut/N530 (net)                  1                   0.00       4.86 f
  scpu_ctrl_spi/uut/reg_C_reg[13]/D (DFFNSRXLTF)          0.20      0.00 &     4.86 f
  data arrival time                                                            4.86

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.76       5.76
  scpu_ctrl_spi/uut/reg_C_reg[13]/CKN (DFFNSRXLTF)                  0.00       5.76 f
  library setup time                                               -0.22       5.53
  data required time                                                           5.53
  ------------------------------------------------------------------------------------
  data required time                                                           5.53
  data arrival time                                                           -4.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.67


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[12]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.09      0.21       3.40 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U301/C (CMPR32X2TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U301/CO (CMPR32X2TF)                  0.09      0.21       3.61 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N5 (net)        1                   0.00       3.61 f
  scpu_ctrl_spi/uut/U298/C (CMPR32X2TF)                   0.09      0.00 &     3.61 f
  scpu_ctrl_spi/uut/U298/S (CMPR32X2TF)                   0.10      0.21       3.83 f
  scpu_ctrl_spi/uut/N512 (net)                  1                   0.00       3.83 f
  scpu_ctrl_spi/uut/U857/A0 (AOI22X1TF)                   0.10      0.00 &     3.83 f
  scpu_ctrl_spi/uut/U857/Y (AOI22X1TF)                    0.17      0.11       3.93 r
  scpu_ctrl_spi/uut/N772 (net)                  1                   0.00       3.93 r
  scpu_ctrl_spi/uut/U739/B0 (OAI211X1TF)                  0.17      0.00 &     3.93 r
  scpu_ctrl_spi/uut/U739/Y (OAI211X1TF)                   0.13      0.11       4.05 f
  scpu_ctrl_spi/uut/N786 (net)                  1                   0.00       4.05 f
  scpu_ctrl_spi/uut/U351/B0 (AOI211X2TF)                  0.13      0.00 &     4.05 f
  scpu_ctrl_spi/uut/U351/Y (AOI211X2TF)                   0.52      0.34       4.38 r
  scpu_ctrl_spi/uut/N1161 (net)                 4                   0.00       4.38 r
  scpu_ctrl_spi/uut/U620/A0 (OAI211X1TF)                  0.52      0.00 &     4.38 r
  scpu_ctrl_spi/uut/U620/Y (OAI211X1TF)                   0.09      0.10       4.48 f
  scpu_ctrl_spi/uut/N524 (net)                  1                   0.00       4.48 f
  scpu_ctrl_spi/uut/reg_C_reg[12]/D (DFFNSRXLTF)          0.09      0.00 &     4.48 f
  data arrival time                                                            4.48

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.74       5.74
  scpu_ctrl_spi/uut/reg_C_reg[12]/CKN (DFFNSRXLTF)                  0.00       5.74 f
  library setup time                                               -0.20       5.54
  data required time                                                           5.54
  ------------------------------------------------------------------------------------
  data required time                                                           5.54
  data arrival time                                                           -4.48
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  1.06


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[10]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/S (CMPR32X2TF)                   0.09      0.20       3.40 f
  scpu_ctrl_spi/uut/N510 (net)                  1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U849/A0 (AOI22X1TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U849/Y (AOI22X1TF)                    0.18      0.11       3.51 r
  scpu_ctrl_spi/uut/N398 (net)                  1                   0.00       3.51 r
  scpu_ctrl_spi/uut/U722/C0 (OAI211X1TF)                  0.18      0.00 &     3.51 r
  scpu_ctrl_spi/uut/U722/Y (OAI211X1TF)                   0.16      0.14       3.65 f
  scpu_ctrl_spi/uut/N401 (net)                  1                   0.00       3.65 f
  scpu_ctrl_spi/uut/U10/C0 (AOI211X2TF)                   0.16      0.00 &     3.65 f
  scpu_ctrl_spi/uut/U10/Y (AOI211X2TF)                    0.54      0.38       4.02 r
  scpu_ctrl_spi/uut/N1166 (net)                 4                   0.00       4.02 r
  scpu_ctrl_spi/uut/U715/A (INVX2TF)                      0.54      0.00 &     4.02 r
  scpu_ctrl_spi/uut/U715/Y (INVX2TF)                      0.17      0.15       4.17 f
  scpu_ctrl_spi/uut/N1163 (net)                 2                   0.00       4.17 f
  scpu_ctrl_spi/uut/U628/B1 (AOI22X1TF)                   0.17      0.00 &     4.17 f
  scpu_ctrl_spi/uut/U628/Y (AOI22X1TF)                    0.17      0.18       4.35 r
  scpu_ctrl_spi/uut/N1107 (net)                 1                   0.00       4.35 r
  scpu_ctrl_spi/uut/U627/C0 (OAI211X1TF)                  0.17      0.00 &     4.35 r
  scpu_ctrl_spi/uut/U627/Y (OAI211X1TF)                   0.10      0.10       4.45 f
  scpu_ctrl_spi/uut/N527 (net)                  1                   0.00       4.45 f
  scpu_ctrl_spi/uut/reg_C_reg[10]/D (DFFNSRXLTF)          0.10      0.00 &     4.45 f
  data arrival time                                                            4.45

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.74       5.74
  scpu_ctrl_spi/uut/reg_C_reg[10]/CKN (DFFNSRXLTF)                  0.00       5.74 f
  library setup time                                               -0.20       5.54
  data required time                                                           5.54
  ------------------------------------------------------------------------------------
  data required time                                                           5.54
  data arrival time                                                           -4.45
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  1.09


  Startpoint: scpu_ctrl_spi/uut/reg_A_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[11]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/reg_A_reg[1]/CK (DFFRX2TF)            0.19      0.00       0.78 r
  scpu_ctrl_spi/uut/reg_A_reg[1]/Q (DFFRX2TF)             0.13      0.46       1.24 f
  scpu_ctrl_spi/uut/REG_A[1] (net)              5                   0.00       1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/B (CMPR32X2TF)        0.13      0.00 &     1.24 f
  scpu_ctrl_spi/uut/sub_x_283_4/U16/CO (CMPR32X2TF)       0.09      0.32       1.56 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N15 (net)       1                   0.00       1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/C (CMPR32X2TF)        0.09      0.00 &     1.56 f
  scpu_ctrl_spi/uut/sub_x_283_4/U15/CO (CMPR32X2TF)       0.09      0.21       1.76 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N14 (net)       1                   0.00       1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/C (CMPR32X2TF)        0.09      0.00 &     1.76 f
  scpu_ctrl_spi/uut/sub_x_283_4/U14/CO (CMPR32X2TF)       0.10      0.22       1.98 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N13 (net)       1                   0.00       1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/C (CMPR32X2TF)        0.10      0.00 &     1.98 f
  scpu_ctrl_spi/uut/sub_x_283_4/U13/CO (CMPR32X2TF)       0.09      0.22       2.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N12 (net)       1                   0.00       2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/C (CMPR32X2TF)        0.09      0.00 &     2.20 f
  scpu_ctrl_spi/uut/sub_x_283_4/U12/CO (CMPR32X2TF)       0.09      0.21       2.41 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N11 (net)       1                   0.00       2.41 f
  scpu_ctrl_spi/uut/U299/C (CMPR32X2TF)                   0.09      0.00 &     2.41 f
  scpu_ctrl_spi/uut/U299/CO (CMPR32X2TF)                  0.09      0.21       2.62 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N10 (net)       1                   0.00       2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/C (CMPR32X2TF)        0.09      0.00 &     2.62 f
  scpu_ctrl_spi/uut/sub_x_283_4/U10/CO (CMPR32X2TF)       0.10      0.23       2.85 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N9 (net)        1                   0.00       2.85 f
  scpu_ctrl_spi/uut/U304/CI (ADDFHX2TF)                   0.10      0.00 &     2.85 f
  scpu_ctrl_spi/uut/U304/CO (ADDFHX2TF)                   0.06      0.15       3.00 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N8 (net)        1                   0.00       3.00 f
  scpu_ctrl_spi/uut/U305/C (CMPR32X2TF)                   0.06      0.00 &     3.00 f
  scpu_ctrl_spi/uut/U305/CO (CMPR32X2TF)                  0.09      0.20       3.20 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N7 (net)        1                   0.00       3.20 f
  scpu_ctrl_spi/uut/U300/C (CMPR32X2TF)                   0.09      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U300/CO (CMPR32X2TF)                  0.09      0.21       3.40 f
  scpu_ctrl_spi/uut/SUB_X_283_4_N6 (net)        1                   0.00       3.40 f
  scpu_ctrl_spi/uut/U301/C (CMPR32X2TF)                   0.09      0.00 &     3.40 f
  scpu_ctrl_spi/uut/U301/S (CMPR32X2TF)                   0.09      0.21       3.61 f
  scpu_ctrl_spi/uut/N511 (net)                  1                   0.00       3.61 f
  scpu_ctrl_spi/uut/U819/A0 (AOI22X1TF)                   0.09      0.00 &     3.61 f
  scpu_ctrl_spi/uut/U819/Y (AOI22X1TF)                    0.16      0.10       3.71 r
  scpu_ctrl_spi/uut/N546 (net)                  1                   0.00       3.71 r
  scpu_ctrl_spi/uut/U647/B0 (OAI211X4TF)                  0.16      0.00 &     3.71 r
  scpu_ctrl_spi/uut/U647/Y (OAI211X4TF)                   0.07      0.21       3.92 f
  scpu_ctrl_spi/uut/N1118 (net)                 3                   0.00       3.92 f
  scpu_ctrl_spi/uut/U646/B1 (AOI22X1TF)                   0.07      0.00 &     3.92 f
  scpu_ctrl_spi/uut/U646/Y (AOI22X1TF)                    0.18      0.16       4.09 r
  scpu_ctrl_spi/uut/N1119 (net)                 1                   0.00       4.09 r
  scpu_ctrl_spi/uut/U645/C0 (OAI211X1TF)                  0.18      0.00 &     4.09 r
  scpu_ctrl_spi/uut/U645/Y (OAI211X1TF)                   0.11      0.09       4.18 f
  scpu_ctrl_spi/uut/N533 (net)                  1                   0.00       4.18 f
  scpu_ctrl_spi/uut/reg_C_reg[11]/D (DFFNSRXLTF)          0.11      0.00 &     4.18 f
  data arrival time                                                            4.18

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.74       5.74
  scpu_ctrl_spi/uut/reg_C_reg[11]/CKN (DFFNSRXLTF)                  0.00       5.74 f
  library setup time                                               -0.21       5.54
  data required time                                                           5.54
  ------------------------------------------------------------------------------------
  data required time                                                           5.54
  data arrival time                                                           -4.18
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  1.36


  Startpoint: scpu_ctrl_spi/uut/id_ir_reg[11]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: scpu_ctrl_spi/uut/reg_C_reg[2]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (propagated)                                  0.78       0.78
  scpu_ctrl_spi/uut/id_ir_reg[11]/CK (DFFRX2TF)           0.25      0.00       0.78 r
  scpu_ctrl_spi/uut/id_ir_reg[11]/Q (DFFRX2TF)            0.13      0.47       1.25 f
  scpu_ctrl_spi/uut/N203 (net)                  6                   0.00       1.25 f
  scpu_ctrl_spi/uut/U265/B (NOR2X1TF)                     0.13      0.00 &     1.25 f
  scpu_ctrl_spi/uut/U265/Y (NOR2X1TF)                     0.65      0.42       1.67 r
  scpu_ctrl_spi/uut/N893 (net)                  7                   0.00       1.67 r
  scpu_ctrl_spi/uut/U31/A (CLKINVX1TF)                    0.65      0.00 &     1.67 r
  scpu_ctrl_spi/uut/U31/Y (CLKINVX1TF)                    0.31      0.30       1.97 f
  scpu_ctrl_spi/uut/N13 (net)                   4                   0.00       1.97 f
  scpu_ctrl_spi/uut/U314/B (NOR3X1TF)                     0.31      0.00 &     1.97 f
  scpu_ctrl_spi/uut/U314/Y (NOR3X1TF)                     0.56      0.42       2.39 r
  scpu_ctrl_spi/uut/N590 (net)                  5                   0.00       2.39 r
  scpu_ctrl_spi/uut/U4/A (INVX2TF)                        0.56      0.00 &     2.39 r
  scpu_ctrl_spi/uut/U4/Y (INVX2TF)                        0.21      0.19       2.58 f
  scpu_ctrl_spi/uut/N748 (net)                  6                   0.00       2.58 f
  scpu_ctrl_spi/uut/U339/C (NOR3X2TF)                     0.21      0.00 &     2.58 f
  scpu_ctrl_spi/uut/U339/Y (NOR3X2TF)                     0.54      0.39       2.97 r
  scpu_ctrl_spi/uut/N792 (net)                  8                   0.00       2.97 r
  scpu_ctrl_spi/uut/U846/A1 (AOI21X1TF)                   0.54      0.00 &     2.97 r
  scpu_ctrl_spi/uut/U846/Y (AOI21X1TF)                    0.24      0.22       3.20 f
  scpu_ctrl_spi/uut/N592 (net)                  4                   0.00       3.20 f
  scpu_ctrl_spi/uut/U634/B0 (OAI21X1TF)                   0.24      0.00 &     3.20 f
  scpu_ctrl_spi/uut/U634/Y (OAI21X1TF)                    0.17      0.13       3.33 r
  scpu_ctrl_spi/uut/N5010 (net)                 1                   0.00       3.33 r
  scpu_ctrl_spi/uut/U633/B1 (AOI22X1TF)                   0.17      0.00 &     3.33 r
  scpu_ctrl_spi/uut/U633/Y (AOI22X1TF)                    0.13      0.10       3.43 f
  scpu_ctrl_spi/uut/N5050 (net)                 1                   0.00       3.43 f
  scpu_ctrl_spi/uut/U632/C0 (OAI211X1TF)                  0.13      0.00 &     3.43 f
  scpu_ctrl_spi/uut/U632/Y (OAI211X1TF)                   0.33      0.17       3.60 r
  scpu_ctrl_spi/uut/N5140 (net)                 1                   0.00       3.60 r
  scpu_ctrl_spi/uut/U812/C0 (AOI211X1TF)                  0.33      0.00 &     3.60 r
  scpu_ctrl_spi/uut/U812/Y (AOI211X1TF)                   0.27      0.20       3.80 f
  scpu_ctrl_spi/uut/N1096 (net)                 3                   0.00       3.80 f
  scpu_ctrl_spi/uut/U961/A0N (AOI2BB2X1TF)                0.27      0.00 &     3.80 f
  scpu_ctrl_spi/uut/U961/Y (AOI2BB2X1TF)                  0.13      0.22       4.02 f
  scpu_ctrl_spi/uut/N1097 (net)                 1                   0.00       4.02 f
  scpu_ctrl_spi/uut/U622/C0 (OAI211X1TF)                  0.13      0.00 &     4.02 f
  scpu_ctrl_spi/uut/U622/Y (OAI211X1TF)                   0.25      0.14       4.16 r
  scpu_ctrl_spi/uut/N521 (net)                  1                   0.00       4.16 r
  scpu_ctrl_spi/uut/reg_C_reg[2]/D (DFFNSRX2TF)           0.25      0.00 &     4.16 r
  data arrival time                                                            4.16

  clock CLK (fall edge)                                             5.00       5.00
  clock network delay (propagated)                                  0.76       5.76
  scpu_ctrl_spi/uut/reg_C_reg[2]/CKN (DFFNSRX2TF)                   0.00       5.76 f
  library setup time                                               -0.11       5.65
  data required time                                                           5.65
  ------------------------------------------------------------------------------------
  data required time                                                           5.65
  data arrival time                                                           -4.16
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  1.49


1
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Warning: Can't get VIA_INFO contact code (number = 23) in library. (MWLIBP-032)
Output DEF file
Information: This design contains rotated vias. Rerun this command with the -all_vias or -lef option, if you need the rotated via definitions. (DDEFW-009)
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/6158 (DDEFW-015)
Information: Completed COMPONENTS 2000/6158 (DDEFW-015)
Information: Completed COMPONENTS 3000/6158 (DDEFW-015)
Information: Completed COMPONENTS 4000/6158 (DDEFW-015)
Information: Completed COMPONENTS 5000/6158 (DDEFW-015)
Information: Completed COMPONENTS 6000/6158 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/2858 (DDEFW-015)
Information: Completed NETS 2000/2858 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The DDC format cannot be used to store physical data.  Any physical
         information that is present will not be written to the DDC file. (DDC-9)
Writing ddc file './icc/database/SCPU_SRAM_8BIT_ALU_SPI_TOP.ddc'.
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Writing timing information to file '/homes/grad/jiafan0420/ECEN468/CPU_design/tapeout815/icc/database/SCPU_SRAM_8BIT_ALU_SPI_TOP.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named SCPU_SRAM_8BIT_ALU_SPI_TOP. (UIG-5)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Info: Writing NID in 3.0 format
Info: Writing NID in 3.0 format
Information: Saved design named Finish. (UIG-5)
1
icc_shell> link

  Linking design 'SCPU_SRAM_8BIT_ALU_SPI_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               SCPU_SRAM_8BIT_ALU_SPI_TOP.CEL, etc
  scx3_cmos8rf_rvt_tt_1p2v_25c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_tt_1p2v_25c.db
  scx3_cmos8rf_rvt_ss_1p08v_125c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ss_1p08v_125c.db
  scx3_cmos8rf_rvt_ff_1p32v_m40c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/sc-x/synopsys/scx3_cmos8rf_rvt_ff_1p32v_m40c.db
  iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_tt_1p2v_2p5v_25c.db
  iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ss_1p08v_2p3v_125c.db
  iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c (library) /disk/amsc/IBM_PDK/cmrf8sf/digital/RVt/aci/io/synopsys/iogpil_cmrf8sf_rvt_ff_1p32v_2p7v_m40c.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_tt_1p2v_25c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ss_1p08v_125c_syn.db
  RA1SHD_IBM512X8 (library)   /homes/grad/jiafan0420/ECEN468/CPU_design/macros/RA1SHD_IBM512X8_ff_1p32v_m40c_syn.db

Warning: Unable to resolve reference 'ANTENNATF' in 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (LINK-5)
Warning: Unable to resolve reference 'ANTENNATF' in 'SHARE_SUPERALU'. (LINK-5)
0
icc_shell> report_timing
Warning: Unable to resolve reference 'ANTENNATF' in 'SCPU_SRAM_8BIT_ALU_SPI_TOP'. (LINK-5)
Warning: Unable to resolve reference 'ANTENNATF' in 'SHARE_SUPERALU'. (LINK-5)
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:50:56 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: RA1SHD_IBM512X8
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  3.71%

  Startpoint: scpu_ctrl_spi/put/spi_MUX_reg
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: SCLK2 (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (propagated)                        0.78       5.78
  scpu_ctrl_spi/put/spi_MUX_reg/CKN (DFFNSRX4TF)          0.00       5.78 f
  scpu_ctrl_spi/put/spi_MUX_reg/QN (DFFNSRX4TF)           0.56       6.34 f
  U251/Y (NOR3X4TF)                                       0.14 &     6.48 r
  U6/Y (INVX8TF)                                          0.05 &     6.53 f
  U7/Y (CLKINVX20TF)                                      0.05 &     6.57 r
  opad_sclk2/P (POC8B)                                    1.37 &     7.94 r
  SCLK2 (out)                                             0.00 *     7.94 r
  data arrival time                                                  7.94

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -2.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
icc_shell> report_constraint -all_violators
Warning: Design 'SCPU_SRAM_8BIT_ALU_SPI_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

****************************************
Report : constraint
        -all_violators
Design : SCPU_SRAM_8BIT_ALU_SPI_TOP
Version: D-2010.03-ICC-SP2
Date   : Mon Aug  1 03:51:03 2016
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
This design has no violated constraints.

1
icc_shell> gui_stop
To restart the GUI, type 'gui_start'.
icc_shell> quit
Updating preference file: /homes/grad/jiafan0420/.synopsys_icc_prefs.tcl

Thank you...
Exit IC Compiler!
jiafan0420@trident ~/ECEN468/CPU_design/tapeout815>
