{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3250 -y 880 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3250 -y 1040 -defaultsOSRD
preplace port UART_1_0 -pg 1 -lvl 10 -x 3250 -y 1060 -defaultsOSRD
preplace port SSbar_0 -pg 1 -lvl 10 -x 3250 -y 580 -defaultsOSRD
preplace port MOSI_0 -pg 1 -lvl 10 -x 3250 -y 600 -defaultsOSRD
preplace port SCK_0 -pg 1 -lvl 10 -x 3250 -y 860 -defaultsOSRD
preplace port MISO_0 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 1080 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 2 -x 620 -y 1170 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -x 2720 -y 150 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 620 -y 900 -defaultsOSRD
preplace inst CZT_SPI_Comm_0 -pg 1 -lvl 5 -x 1700 -y 690 -defaultsOSRD
preplace inst Serial_to_Parallel_0 -pg 1 -lvl 6 -x 2100 -y 380 -defaultsOSRD
preplace inst Time_Stamp_0 -pg 1 -lvl 6 -x 2100 -y 190 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 2380 -y 380 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 970 -y 800 -defaultsOSRD
preplace inst FIFO_Full_Empty -pg 1 -lvl 4 -x 1330 -y 470 -defaultsOSRD
preplace inst FIFO_Read_Data -pg 1 -lvl 4 -x 1330 -y 290 -defaultsOSRD
preplace inst Cmd_Out -pg 1 -lvl 4 -x 1330 -y 780 -defaultsOSRD
preplace inst CZT_WR_Req -pg 1 -lvl 4 -x 1330 -y 620 -defaultsOSRD -resize 240 116
preplace inst CZT_Data_RW -pg 1 -lvl 4 -x 1330 -y 960 -defaultsOSRD -resize 240 116
preplace inst CZT_SPI_Comm_ILA -pg 1 -lvl 9 -x 3130 -y 730 -defaultsOSRD
preplace inst FIFO_ILA -pg 1 -lvl 9 -x 3130 -y 370 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK1 1 1 8 450 1030 810 1030 1170 870 1520 870 1920 640 NJ 640 NJ 640 2990
preplace netloc Serial_to_Parallel_0_Parallel 1 6 3 2280 450 NJ 450 2950J
preplace netloc Time_Stamp_0_Cycle_count 1 6 3 2270 290 NJ 290 2940J
preplace netloc xlconcat_0_dout 1 7 2 2480 300 2960J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 440 880n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 1 800 700n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 6 820 1010 1150 200 1500 210 1950 270 2250J 260 2500
preplace netloc CZT_SPI_Comm_0_SSbar 1 5 5 NJ 670 NJ 670 NJ 670 3020 590 3230J
preplace netloc CZT_SPI_Comm_0_MOSI 1 5 5 NJ 690 NJ 690 NJ 690 3030 600 NJ
preplace netloc CZT_SPI_Comm_0_SCK 1 5 5 NJ 710 NJ 710 NJ 710 2920J 860 NJ
preplace netloc MISO_1 1 0 9 NJ 580 NJ 580 NJ 580 1120J 380 1490 530 NJ 530 NJ 530 NJ 530 2940
preplace netloc m_axis_tlast_wire 1 4 5 1510 420 1940 280 NJ 280 2520 310 NJ
preplace netloc fifo_generator_0_prog_full 1 4 5 NJ 460 1900J 490 NJ 490 2520J 440 2920
preplace netloc fifo_generator_0_prog_empty 1 4 5 NJ 500 NJ 500 NJ 500 NJ 500 2930
preplace netloc fifo_generator_0_dout 1 4 5 1470J 110 NJ 110 NJ 110 2490 10 3020J
preplace netloc FIFO_Read_Data_gpio2_io_o 1 4 5 NJ 320 1930J 480 NJ 480 2510 330 NJ
preplace netloc CZT_SPI_Comm_0_data_read 1 4 5 NJ 953 1880 760 NJ 760 NJ 760 N
preplace netloc CZT_SPI_Comm_0_read_value_out 1 5 1 1890 380n
preplace netloc CZT_SPI_Comm_0_rd_avail 1 1 8 NJ 1000 NJ 1000 1180J 860 NJ 860 1870 780 NJ 780 NJ 780 N
preplace netloc CZT_SPI_Comm_0_event_avail 1 5 4 1910 520 NJ 520 NJ 520 2960
preplace netloc Net 1 4 1 1480 690n
preplace netloc CZT_WR_Req_gpio_io_o 1 4 1 1480 613n
preplace netloc CZT_WR_Req_gpio2_io_o 1 4 5 1470 850 1950J 800 NJ 800 NJ 800 NJ
preplace netloc CZT_Data_RW_gpio2_io_o 1 4 1 1510 730n
preplace netloc fifo_generator_0_wr_ack 1 8 1 3010 100n
preplace netloc fifo_generator_0_overflow 1 8 1 3000 120n
preplace netloc fifo_generator_0_rd_data_count 1 8 1 2980 140n
preplace netloc fifo_generator_0_wr_data_count 1 8 1 2970 160n
preplace netloc Time_Stamp_0_overflow 1 6 3 2260 270 2490J 510 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 20 1240 420
preplace netloc processing_system7_0_DDR 1 1 9 NJ 1020 NJ 1020 1190J 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1160 820n
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1130 450n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 1140 270n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 760
preplace netloc processing_system7_0_UART_1 1 1 9 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 430 1120n
preplace netloc S00_AXI_1 1 2 1 790 660n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1160 601n
preplace netloc processing_system7_0_FIXED_IO 1 1 9 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
levelinfo -pg 1 0 220 620 970 1330 1700 2100 2380 2720 3130 3250
pagesize -pg 1 -db -bbox -sgen -110 0 3370 1270
"
}
{
   "da_clkrst_cnt":"8",
   "da_ps7_cnt":"1"
}
