// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MainBtbAlignBank(
  input         clock,
  input         reset,
  output        io_resetDone,
  input         io_stageCtrl_s0_fire,
  input         io_stageCtrl_s1_fire,
  input         io_stageCtrl_s2_fire,
  input         io_stageCtrl_s3_fire,
  input  [48:0] io_read_req_startPc_addr,
  input         io_read_req_posHigherBits,
  input         io_read_req_crossPage,
  output        io_read_resp_predictions_0_valid,
  output [4:0]  io_read_resp_predictions_0_bits_cfiPosition,
  output [48:0] io_read_resp_predictions_0_bits_target_addr,
  output [1:0]  io_read_resp_predictions_0_bits_attribute_branchType,
  output [1:0]  io_read_resp_predictions_0_bits_attribute_rasAction,
  output        io_read_resp_predictions_0_bits_taken,
  output        io_read_resp_predictions_1_valid,
  output [4:0]  io_read_resp_predictions_1_bits_cfiPosition,
  output [48:0] io_read_resp_predictions_1_bits_target_addr,
  output [1:0]  io_read_resp_predictions_1_bits_attribute_branchType,
  output [1:0]  io_read_resp_predictions_1_bits_attribute_rasAction,
  output        io_read_resp_predictions_1_bits_taken,
  output        io_read_resp_predictions_2_valid,
  output [4:0]  io_read_resp_predictions_2_bits_cfiPosition,
  output [48:0] io_read_resp_predictions_2_bits_target_addr,
  output [1:0]  io_read_resp_predictions_2_bits_attribute_branchType,
  output [1:0]  io_read_resp_predictions_2_bits_attribute_rasAction,
  output        io_read_resp_predictions_2_bits_taken,
  output        io_read_resp_predictions_3_valid,
  output [4:0]  io_read_resp_predictions_3_bits_cfiPosition,
  output [48:0] io_read_resp_predictions_3_bits_target_addr,
  output [1:0]  io_read_resp_predictions_3_bits_attribute_branchType,
  output [1:0]  io_read_resp_predictions_3_bits_attribute_rasAction,
  output        io_read_resp_predictions_3_bits_taken,
  output        io_read_resp_metas_0_rawHit,
  output [4:0]  io_read_resp_metas_0_position,
  output [1:0]  io_read_resp_metas_0_attribute_branchType,
  output [1:0]  io_read_resp_metas_0_attribute_rasAction,
  output [1:0]  io_read_resp_metas_0_counter_value,
  output        io_read_resp_metas_1_rawHit,
  output [4:0]  io_read_resp_metas_1_position,
  output [1:0]  io_read_resp_metas_1_attribute_branchType,
  output [1:0]  io_read_resp_metas_1_attribute_rasAction,
  output [1:0]  io_read_resp_metas_1_counter_value,
  output        io_read_resp_metas_2_rawHit,
  output [4:0]  io_read_resp_metas_2_position,
  output [1:0]  io_read_resp_metas_2_attribute_branchType,
  output [1:0]  io_read_resp_metas_2_attribute_rasAction,
  output [1:0]  io_read_resp_metas_2_counter_value,
  output        io_read_resp_metas_3_rawHit,
  output [4:0]  io_read_resp_metas_3_position,
  output [1:0]  io_read_resp_metas_3_attribute_branchType,
  output [1:0]  io_read_resp_metas_3_attribute_rasAction,
  output [1:0]  io_read_resp_metas_3_counter_value,
  input         io_write_req_valid,
  input  [48:0] io_write_req_bits_startPc_addr,
  input         io_write_req_bits_branches_0_valid,
  input         io_write_req_bits_branches_0_bits_taken,
  input  [4:0]  io_write_req_bits_branches_0_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_0_bits_attribute_branchType,
  input         io_write_req_bits_branches_1_valid,
  input         io_write_req_bits_branches_1_bits_taken,
  input  [4:0]  io_write_req_bits_branches_1_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_1_bits_attribute_branchType,
  input         io_write_req_bits_branches_2_valid,
  input         io_write_req_bits_branches_2_bits_taken,
  input  [4:0]  io_write_req_bits_branches_2_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_2_bits_attribute_branchType,
  input         io_write_req_bits_branches_3_valid,
  input         io_write_req_bits_branches_3_bits_taken,
  input  [4:0]  io_write_req_bits_branches_3_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_3_bits_attribute_branchType,
  input         io_write_req_bits_branches_4_valid,
  input         io_write_req_bits_branches_4_bits_taken,
  input  [4:0]  io_write_req_bits_branches_4_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_4_bits_attribute_branchType,
  input         io_write_req_bits_branches_5_valid,
  input         io_write_req_bits_branches_5_bits_taken,
  input  [4:0]  io_write_req_bits_branches_5_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_5_bits_attribute_branchType,
  input         io_write_req_bits_branches_6_valid,
  input         io_write_req_bits_branches_6_bits_taken,
  input  [4:0]  io_write_req_bits_branches_6_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_6_bits_attribute_branchType,
  input         io_write_req_bits_branches_7_valid,
  input         io_write_req_bits_branches_7_bits_taken,
  input  [4:0]  io_write_req_bits_branches_7_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_branches_7_bits_attribute_branchType,
  input         io_write_req_bits_meta_0_rawHit,
  input  [4:0]  io_write_req_bits_meta_0_position,
  input  [1:0]  io_write_req_bits_meta_0_attribute_branchType,
  input  [1:0]  io_write_req_bits_meta_0_attribute_rasAction,
  input  [1:0]  io_write_req_bits_meta_0_counter_value,
  input         io_write_req_bits_meta_1_rawHit,
  input  [4:0]  io_write_req_bits_meta_1_position,
  input  [1:0]  io_write_req_bits_meta_1_attribute_branchType,
  input  [1:0]  io_write_req_bits_meta_1_attribute_rasAction,
  input  [1:0]  io_write_req_bits_meta_1_counter_value,
  input         io_write_req_bits_meta_2_rawHit,
  input  [4:0]  io_write_req_bits_meta_2_position,
  input  [1:0]  io_write_req_bits_meta_2_attribute_branchType,
  input  [1:0]  io_write_req_bits_meta_2_attribute_rasAction,
  input  [1:0]  io_write_req_bits_meta_2_counter_value,
  input         io_write_req_bits_meta_3_rawHit,
  input  [4:0]  io_write_req_bits_meta_3_position,
  input  [1:0]  io_write_req_bits_meta_3_attribute_branchType,
  input  [1:0]  io_write_req_bits_meta_3_attribute_rasAction,
  input  [1:0]  io_write_req_bits_meta_3_counter_value,
  input         io_write_req_bits_mispredictInfo_valid,
  input  [48:0] io_write_req_bits_mispredictInfo_bits_target_addr,
  input  [4:0]  io_write_req_bits_mispredictInfo_bits_cfiPosition,
  input  [1:0]  io_write_req_bits_mispredictInfo_bits_attribute_branchType,
  input  [1:0]  io_write_req_bits_mispredictInfo_bits_attribute_rasAction,
  input         io_s3_takenMask_0,
  input         io_s3_takenMask_1,
  input         io_s3_takenMask_2,
  input         io_s3_takenMask_3,
  input  [8:0]  boreChildrenBd_bore_addr,
  input  [8:0]  boreChildrenBd_bore_addr_rd,
  input  [46:0] boreChildrenBd_bore_wdata,
  input         boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [46:0] boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [5:0]  boreChildrenBd_bore_array,
  input  [8:0]  boreChildrenBd_bore_1_addr,
  input  [8:0]  boreChildrenBd_bore_1_addr_rd,
  input  [46:0] boreChildrenBd_bore_1_wdata,
  input         boreChildrenBd_bore_1_wmask,
  input         boreChildrenBd_bore_1_re,
  input         boreChildrenBd_bore_1_we,
  output [46:0] boreChildrenBd_bore_1_rdata,
  input         boreChildrenBd_bore_1_ack,
  input         boreChildrenBd_bore_1_selectedOH,
  input  [5:0]  boreChildrenBd_bore_1_array,
  input  [8:0]  boreChildrenBd_bore_2_addr,
  input  [8:0]  boreChildrenBd_bore_2_addr_rd,
  input  [46:0] boreChildrenBd_bore_2_wdata,
  input         boreChildrenBd_bore_2_wmask,
  input         boreChildrenBd_bore_2_re,
  input         boreChildrenBd_bore_2_we,
  output [46:0] boreChildrenBd_bore_2_rdata,
  input         boreChildrenBd_bore_2_ack,
  input         boreChildrenBd_bore_2_selectedOH,
  input  [5:0]  boreChildrenBd_bore_2_array,
  input  [8:0]  boreChildrenBd_bore_3_addr,
  input  [8:0]  boreChildrenBd_bore_3_addr_rd,
  input  [46:0] boreChildrenBd_bore_3_wdata,
  input         boreChildrenBd_bore_3_wmask,
  input         boreChildrenBd_bore_3_re,
  input         boreChildrenBd_bore_3_we,
  output [46:0] boreChildrenBd_bore_3_rdata,
  input         boreChildrenBd_bore_3_ack,
  input         boreChildrenBd_bore_3_selectedOH,
  input  [5:0]  boreChildrenBd_bore_3_array,
  input  [8:0]  boreChildrenBd_bore_4_addr,
  input  [8:0]  boreChildrenBd_bore_4_addr_rd,
  input  [7:0]  boreChildrenBd_bore_4_wdata,
  input  [3:0]  boreChildrenBd_bore_4_wmask,
  input         boreChildrenBd_bore_4_re,
  input         boreChildrenBd_bore_4_we,
  output [7:0]  boreChildrenBd_bore_4_rdata,
  input         boreChildrenBd_bore_4_ack,
  input         boreChildrenBd_bore_4_selectedOH,
  input  [5:0]  boreChildrenBd_bore_4_array,
  input  [8:0]  boreChildrenBd_bore_5_addr,
  input  [8:0]  boreChildrenBd_bore_5_addr_rd,
  input  [46:0] boreChildrenBd_bore_5_wdata,
  input         boreChildrenBd_bore_5_wmask,
  input         boreChildrenBd_bore_5_re,
  input         boreChildrenBd_bore_5_we,
  output [46:0] boreChildrenBd_bore_5_rdata,
  input         boreChildrenBd_bore_5_ack,
  input         boreChildrenBd_bore_5_selectedOH,
  input  [5:0]  boreChildrenBd_bore_5_array,
  input  [8:0]  boreChildrenBd_bore_6_addr,
  input  [8:0]  boreChildrenBd_bore_6_addr_rd,
  input  [46:0] boreChildrenBd_bore_6_wdata,
  input         boreChildrenBd_bore_6_wmask,
  input         boreChildrenBd_bore_6_re,
  input         boreChildrenBd_bore_6_we,
  output [46:0] boreChildrenBd_bore_6_rdata,
  input         boreChildrenBd_bore_6_ack,
  input         boreChildrenBd_bore_6_selectedOH,
  input  [5:0]  boreChildrenBd_bore_6_array,
  input  [8:0]  boreChildrenBd_bore_7_addr,
  input  [8:0]  boreChildrenBd_bore_7_addr_rd,
  input  [46:0] boreChildrenBd_bore_7_wdata,
  input         boreChildrenBd_bore_7_wmask,
  input         boreChildrenBd_bore_7_re,
  input         boreChildrenBd_bore_7_we,
  output [46:0] boreChildrenBd_bore_7_rdata,
  input         boreChildrenBd_bore_7_ack,
  input         boreChildrenBd_bore_7_selectedOH,
  input  [5:0]  boreChildrenBd_bore_7_array,
  input  [8:0]  boreChildrenBd_bore_8_addr,
  input  [8:0]  boreChildrenBd_bore_8_addr_rd,
  input  [46:0] boreChildrenBd_bore_8_wdata,
  input         boreChildrenBd_bore_8_wmask,
  input         boreChildrenBd_bore_8_re,
  input         boreChildrenBd_bore_8_we,
  output [46:0] boreChildrenBd_bore_8_rdata,
  input         boreChildrenBd_bore_8_ack,
  input         boreChildrenBd_bore_8_selectedOH,
  input  [5:0]  boreChildrenBd_bore_8_array,
  input  [8:0]  boreChildrenBd_bore_9_addr,
  input  [8:0]  boreChildrenBd_bore_9_addr_rd,
  input  [7:0]  boreChildrenBd_bore_9_wdata,
  input  [3:0]  boreChildrenBd_bore_9_wmask,
  input         boreChildrenBd_bore_9_re,
  input         boreChildrenBd_bore_9_we,
  output [7:0]  boreChildrenBd_bore_9_rdata,
  input         boreChildrenBd_bore_9_ack,
  input         boreChildrenBd_bore_9_selectedOH,
  input  [5:0]  boreChildrenBd_bore_9_array,
  input  [8:0]  boreChildrenBd_bore_10_addr,
  input  [8:0]  boreChildrenBd_bore_10_addr_rd,
  input  [46:0] boreChildrenBd_bore_10_wdata,
  input         boreChildrenBd_bore_10_wmask,
  input         boreChildrenBd_bore_10_re,
  input         boreChildrenBd_bore_10_we,
  output [46:0] boreChildrenBd_bore_10_rdata,
  input         boreChildrenBd_bore_10_ack,
  input         boreChildrenBd_bore_10_selectedOH,
  input  [5:0]  boreChildrenBd_bore_10_array,
  input  [8:0]  boreChildrenBd_bore_11_addr,
  input  [8:0]  boreChildrenBd_bore_11_addr_rd,
  input  [46:0] boreChildrenBd_bore_11_wdata,
  input         boreChildrenBd_bore_11_wmask,
  input         boreChildrenBd_bore_11_re,
  input         boreChildrenBd_bore_11_we,
  output [46:0] boreChildrenBd_bore_11_rdata,
  input         boreChildrenBd_bore_11_ack,
  input         boreChildrenBd_bore_11_selectedOH,
  input  [5:0]  boreChildrenBd_bore_11_array,
  input  [8:0]  boreChildrenBd_bore_12_addr,
  input  [8:0]  boreChildrenBd_bore_12_addr_rd,
  input  [46:0] boreChildrenBd_bore_12_wdata,
  input         boreChildrenBd_bore_12_wmask,
  input         boreChildrenBd_bore_12_re,
  input         boreChildrenBd_bore_12_we,
  output [46:0] boreChildrenBd_bore_12_rdata,
  input         boreChildrenBd_bore_12_ack,
  input         boreChildrenBd_bore_12_selectedOH,
  input  [6:0]  boreChildrenBd_bore_12_array,
  input  [8:0]  boreChildrenBd_bore_13_addr,
  input  [8:0]  boreChildrenBd_bore_13_addr_rd,
  input  [46:0] boreChildrenBd_bore_13_wdata,
  input         boreChildrenBd_bore_13_wmask,
  input         boreChildrenBd_bore_13_re,
  input         boreChildrenBd_bore_13_we,
  output [46:0] boreChildrenBd_bore_13_rdata,
  input         boreChildrenBd_bore_13_ack,
  input         boreChildrenBd_bore_13_selectedOH,
  input  [6:0]  boreChildrenBd_bore_13_array,
  input  [8:0]  boreChildrenBd_bore_14_addr,
  input  [8:0]  boreChildrenBd_bore_14_addr_rd,
  input  [7:0]  boreChildrenBd_bore_14_wdata,
  input  [3:0]  boreChildrenBd_bore_14_wmask,
  input         boreChildrenBd_bore_14_re,
  input         boreChildrenBd_bore_14_we,
  output [7:0]  boreChildrenBd_bore_14_rdata,
  input         boreChildrenBd_bore_14_ack,
  input         boreChildrenBd_bore_14_selectedOH,
  input  [6:0]  boreChildrenBd_bore_14_array,
  input  [8:0]  boreChildrenBd_bore_15_addr,
  input  [8:0]  boreChildrenBd_bore_15_addr_rd,
  input  [46:0] boreChildrenBd_bore_15_wdata,
  input         boreChildrenBd_bore_15_wmask,
  input         boreChildrenBd_bore_15_re,
  input         boreChildrenBd_bore_15_we,
  output [46:0] boreChildrenBd_bore_15_rdata,
  input         boreChildrenBd_bore_15_ack,
  input         boreChildrenBd_bore_15_selectedOH,
  input  [6:0]  boreChildrenBd_bore_15_array,
  input  [8:0]  boreChildrenBd_bore_16_addr,
  input  [8:0]  boreChildrenBd_bore_16_addr_rd,
  input  [46:0] boreChildrenBd_bore_16_wdata,
  input         boreChildrenBd_bore_16_wmask,
  input         boreChildrenBd_bore_16_re,
  input         boreChildrenBd_bore_16_we,
  output [46:0] boreChildrenBd_bore_16_rdata,
  input         boreChildrenBd_bore_16_ack,
  input         boreChildrenBd_bore_16_selectedOH,
  input  [6:0]  boreChildrenBd_bore_16_array,
  input  [8:0]  boreChildrenBd_bore_17_addr,
  input  [8:0]  boreChildrenBd_bore_17_addr_rd,
  input  [46:0] boreChildrenBd_bore_17_wdata,
  input         boreChildrenBd_bore_17_wmask,
  input         boreChildrenBd_bore_17_re,
  input         boreChildrenBd_bore_17_we,
  output [46:0] boreChildrenBd_bore_17_rdata,
  input         boreChildrenBd_bore_17_ack,
  input         boreChildrenBd_bore_17_selectedOH,
  input  [6:0]  boreChildrenBd_bore_17_array,
  input  [8:0]  boreChildrenBd_bore_18_addr,
  input  [8:0]  boreChildrenBd_bore_18_addr_rd,
  input  [46:0] boreChildrenBd_bore_18_wdata,
  input         boreChildrenBd_bore_18_wmask,
  input         boreChildrenBd_bore_18_re,
  input         boreChildrenBd_bore_18_we,
  output [46:0] boreChildrenBd_bore_18_rdata,
  input         boreChildrenBd_bore_18_ack,
  input         boreChildrenBd_bore_18_selectedOH,
  input  [6:0]  boreChildrenBd_bore_18_array,
  input  [8:0]  boreChildrenBd_bore_19_addr,
  input  [8:0]  boreChildrenBd_bore_19_addr_rd,
  input  [7:0]  boreChildrenBd_bore_19_wdata,
  input  [3:0]  boreChildrenBd_bore_19_wmask,
  input         boreChildrenBd_bore_19_re,
  input         boreChildrenBd_bore_19_we,
  output [7:0]  boreChildrenBd_bore_19_rdata,
  input         boreChildrenBd_bore_19_ack,
  input         boreChildrenBd_bore_19_selectedOH,
  input  [6:0]  boreChildrenBd_bore_19_array,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen,
  input         sigFromSrams_bore_5_ram_hold,
  input         sigFromSrams_bore_5_ram_bypass,
  input         sigFromSrams_bore_5_ram_bp_clken,
  input         sigFromSrams_bore_5_ram_aux_clk,
  input         sigFromSrams_bore_5_ram_aux_ckbp,
  input         sigFromSrams_bore_5_ram_mcp_hold,
  input         sigFromSrams_bore_5_cgen,
  input         sigFromSrams_bore_6_ram_hold,
  input         sigFromSrams_bore_6_ram_bypass,
  input         sigFromSrams_bore_6_ram_bp_clken,
  input         sigFromSrams_bore_6_ram_aux_clk,
  input         sigFromSrams_bore_6_ram_aux_ckbp,
  input         sigFromSrams_bore_6_ram_mcp_hold,
  input         sigFromSrams_bore_6_cgen,
  input         sigFromSrams_bore_7_ram_hold,
  input         sigFromSrams_bore_7_ram_bypass,
  input         sigFromSrams_bore_7_ram_bp_clken,
  input         sigFromSrams_bore_7_ram_aux_clk,
  input         sigFromSrams_bore_7_ram_aux_ckbp,
  input         sigFromSrams_bore_7_ram_mcp_hold,
  input         sigFromSrams_bore_7_cgen,
  input         sigFromSrams_bore_8_ram_hold,
  input         sigFromSrams_bore_8_ram_bypass,
  input         sigFromSrams_bore_8_ram_bp_clken,
  input         sigFromSrams_bore_8_ram_aux_clk,
  input         sigFromSrams_bore_8_ram_aux_ckbp,
  input         sigFromSrams_bore_8_ram_mcp_hold,
  input         sigFromSrams_bore_8_cgen,
  input         sigFromSrams_bore_9_ram_hold,
  input         sigFromSrams_bore_9_ram_bypass,
  input         sigFromSrams_bore_9_ram_bp_clken,
  input         sigFromSrams_bore_9_ram_aux_clk,
  input         sigFromSrams_bore_9_ram_aux_ckbp,
  input         sigFromSrams_bore_9_ram_mcp_hold,
  input         sigFromSrams_bore_9_cgen,
  input         sigFromSrams_bore_10_ram_hold,
  input         sigFromSrams_bore_10_ram_bypass,
  input         sigFromSrams_bore_10_ram_bp_clken,
  input         sigFromSrams_bore_10_ram_aux_clk,
  input         sigFromSrams_bore_10_ram_aux_ckbp,
  input         sigFromSrams_bore_10_ram_mcp_hold,
  input         sigFromSrams_bore_10_cgen,
  input         sigFromSrams_bore_11_ram_hold,
  input         sigFromSrams_bore_11_ram_bypass,
  input         sigFromSrams_bore_11_ram_bp_clken,
  input         sigFromSrams_bore_11_ram_aux_clk,
  input         sigFromSrams_bore_11_ram_aux_ckbp,
  input         sigFromSrams_bore_11_ram_mcp_hold,
  input         sigFromSrams_bore_11_cgen,
  input         sigFromSrams_bore_12_ram_hold,
  input         sigFromSrams_bore_12_ram_bypass,
  input         sigFromSrams_bore_12_ram_bp_clken,
  input         sigFromSrams_bore_12_ram_aux_clk,
  input         sigFromSrams_bore_12_ram_aux_ckbp,
  input         sigFromSrams_bore_12_ram_mcp_hold,
  input         sigFromSrams_bore_12_cgen,
  input         sigFromSrams_bore_13_ram_hold,
  input         sigFromSrams_bore_13_ram_bypass,
  input         sigFromSrams_bore_13_ram_bp_clken,
  input         sigFromSrams_bore_13_ram_aux_clk,
  input         sigFromSrams_bore_13_ram_aux_ckbp,
  input         sigFromSrams_bore_13_ram_mcp_hold,
  input         sigFromSrams_bore_13_cgen,
  input         sigFromSrams_bore_14_ram_hold,
  input         sigFromSrams_bore_14_ram_bypass,
  input         sigFromSrams_bore_14_ram_bp_clken,
  input         sigFromSrams_bore_14_ram_aux_clk,
  input         sigFromSrams_bore_14_ram_aux_ckbp,
  input         sigFromSrams_bore_14_ram_mcp_hold,
  input         sigFromSrams_bore_14_cgen,
  input         sigFromSrams_bore_15_ram_hold,
  input         sigFromSrams_bore_15_ram_bypass,
  input         sigFromSrams_bore_15_ram_bp_clken,
  input         sigFromSrams_bore_15_ram_aux_clk,
  input         sigFromSrams_bore_15_ram_aux_ckbp,
  input         sigFromSrams_bore_15_ram_mcp_hold,
  input         sigFromSrams_bore_15_cgen,
  input         sigFromSrams_bore_16_ram_hold,
  input         sigFromSrams_bore_16_ram_bypass,
  input         sigFromSrams_bore_16_ram_bp_clken,
  input         sigFromSrams_bore_16_ram_aux_clk,
  input         sigFromSrams_bore_16_ram_aux_ckbp,
  input         sigFromSrams_bore_16_ram_mcp_hold,
  input         sigFromSrams_bore_16_cgen,
  input         sigFromSrams_bore_17_ram_hold,
  input         sigFromSrams_bore_17_ram_bypass,
  input         sigFromSrams_bore_17_ram_bp_clken,
  input         sigFromSrams_bore_17_ram_aux_clk,
  input         sigFromSrams_bore_17_ram_aux_ckbp,
  input         sigFromSrams_bore_17_ram_mcp_hold,
  input         sigFromSrams_bore_17_cgen,
  input         sigFromSrams_bore_18_ram_hold,
  input         sigFromSrams_bore_18_ram_bypass,
  input         sigFromSrams_bore_18_ram_bp_clken,
  input         sigFromSrams_bore_18_ram_aux_clk,
  input         sigFromSrams_bore_18_ram_aux_ckbp,
  input         sigFromSrams_bore_18_ram_mcp_hold,
  input         sigFromSrams_bore_18_cgen,
  input         sigFromSrams_bore_19_ram_hold,
  input         sigFromSrams_bore_19_ram_bypass,
  input         sigFromSrams_bore_19_ram_bp_clken,
  input         sigFromSrams_bore_19_ram_aux_clk,
  input         sigFromSrams_bore_19_ram_aux_ckbp,
  input         sigFromSrams_bore_19_ram_mcp_hold,
  input         sigFromSrams_bore_19_cgen
);

  wire [3:0]  _replacer_io_victim_wayMask;
  wire        _internalBanks_3_io_resetDone;
  wire        _internalBanks_3_io_read_resp_entries_0_valid;
  wire [15:0] _internalBanks_3_io_read_resp_entries_0_tag;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_0_attribute_branchType;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_0_attribute_rasAction;
  wire [3:0]  _internalBanks_3_io_read_resp_entries_0_position;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_0_targetCarry_value;
  wire [19:0] _internalBanks_3_io_read_resp_entries_0_targetLowerBits;
  wire        _internalBanks_3_io_read_resp_entries_1_valid;
  wire [15:0] _internalBanks_3_io_read_resp_entries_1_tag;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_1_attribute_branchType;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_1_attribute_rasAction;
  wire [3:0]  _internalBanks_3_io_read_resp_entries_1_position;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_1_targetCarry_value;
  wire [19:0] _internalBanks_3_io_read_resp_entries_1_targetLowerBits;
  wire        _internalBanks_3_io_read_resp_entries_2_valid;
  wire [15:0] _internalBanks_3_io_read_resp_entries_2_tag;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_2_attribute_branchType;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_2_attribute_rasAction;
  wire [3:0]  _internalBanks_3_io_read_resp_entries_2_position;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_2_targetCarry_value;
  wire [19:0] _internalBanks_3_io_read_resp_entries_2_targetLowerBits;
  wire        _internalBanks_3_io_read_resp_entries_3_valid;
  wire [15:0] _internalBanks_3_io_read_resp_entries_3_tag;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_3_attribute_branchType;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_3_attribute_rasAction;
  wire [3:0]  _internalBanks_3_io_read_resp_entries_3_position;
  wire [1:0]  _internalBanks_3_io_read_resp_entries_3_targetCarry_value;
  wire [19:0] _internalBanks_3_io_read_resp_entries_3_targetLowerBits;
  wire [1:0]  _internalBanks_3_io_read_resp_counters_0_value;
  wire [1:0]  _internalBanks_3_io_read_resp_counters_1_value;
  wire [1:0]  _internalBanks_3_io_read_resp_counters_2_value;
  wire [1:0]  _internalBanks_3_io_read_resp_counters_3_value;
  wire        _internalBanks_2_io_resetDone;
  wire        _internalBanks_2_io_read_resp_entries_0_valid;
  wire [15:0] _internalBanks_2_io_read_resp_entries_0_tag;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_0_attribute_branchType;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_0_attribute_rasAction;
  wire [3:0]  _internalBanks_2_io_read_resp_entries_0_position;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_0_targetCarry_value;
  wire [19:0] _internalBanks_2_io_read_resp_entries_0_targetLowerBits;
  wire        _internalBanks_2_io_read_resp_entries_1_valid;
  wire [15:0] _internalBanks_2_io_read_resp_entries_1_tag;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_1_attribute_branchType;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_1_attribute_rasAction;
  wire [3:0]  _internalBanks_2_io_read_resp_entries_1_position;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_1_targetCarry_value;
  wire [19:0] _internalBanks_2_io_read_resp_entries_1_targetLowerBits;
  wire        _internalBanks_2_io_read_resp_entries_2_valid;
  wire [15:0] _internalBanks_2_io_read_resp_entries_2_tag;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_2_attribute_branchType;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_2_attribute_rasAction;
  wire [3:0]  _internalBanks_2_io_read_resp_entries_2_position;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_2_targetCarry_value;
  wire [19:0] _internalBanks_2_io_read_resp_entries_2_targetLowerBits;
  wire        _internalBanks_2_io_read_resp_entries_3_valid;
  wire [15:0] _internalBanks_2_io_read_resp_entries_3_tag;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_3_attribute_branchType;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_3_attribute_rasAction;
  wire [3:0]  _internalBanks_2_io_read_resp_entries_3_position;
  wire [1:0]  _internalBanks_2_io_read_resp_entries_3_targetCarry_value;
  wire [19:0] _internalBanks_2_io_read_resp_entries_3_targetLowerBits;
  wire [1:0]  _internalBanks_2_io_read_resp_counters_0_value;
  wire [1:0]  _internalBanks_2_io_read_resp_counters_1_value;
  wire [1:0]  _internalBanks_2_io_read_resp_counters_2_value;
  wire [1:0]  _internalBanks_2_io_read_resp_counters_3_value;
  wire        _internalBanks_1_io_resetDone;
  wire        _internalBanks_1_io_read_resp_entries_0_valid;
  wire [15:0] _internalBanks_1_io_read_resp_entries_0_tag;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_0_attribute_branchType;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_0_attribute_rasAction;
  wire [3:0]  _internalBanks_1_io_read_resp_entries_0_position;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_0_targetCarry_value;
  wire [19:0] _internalBanks_1_io_read_resp_entries_0_targetLowerBits;
  wire        _internalBanks_1_io_read_resp_entries_1_valid;
  wire [15:0] _internalBanks_1_io_read_resp_entries_1_tag;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_1_attribute_branchType;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_1_attribute_rasAction;
  wire [3:0]  _internalBanks_1_io_read_resp_entries_1_position;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_1_targetCarry_value;
  wire [19:0] _internalBanks_1_io_read_resp_entries_1_targetLowerBits;
  wire        _internalBanks_1_io_read_resp_entries_2_valid;
  wire [15:0] _internalBanks_1_io_read_resp_entries_2_tag;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_2_attribute_branchType;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_2_attribute_rasAction;
  wire [3:0]  _internalBanks_1_io_read_resp_entries_2_position;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_2_targetCarry_value;
  wire [19:0] _internalBanks_1_io_read_resp_entries_2_targetLowerBits;
  wire        _internalBanks_1_io_read_resp_entries_3_valid;
  wire [15:0] _internalBanks_1_io_read_resp_entries_3_tag;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_3_attribute_branchType;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_3_attribute_rasAction;
  wire [3:0]  _internalBanks_1_io_read_resp_entries_3_position;
  wire [1:0]  _internalBanks_1_io_read_resp_entries_3_targetCarry_value;
  wire [19:0] _internalBanks_1_io_read_resp_entries_3_targetLowerBits;
  wire [1:0]  _internalBanks_1_io_read_resp_counters_0_value;
  wire [1:0]  _internalBanks_1_io_read_resp_counters_1_value;
  wire [1:0]  _internalBanks_1_io_read_resp_counters_2_value;
  wire [1:0]  _internalBanks_1_io_read_resp_counters_3_value;
  wire        _internalBanks_0_io_resetDone;
  wire        _internalBanks_0_io_read_resp_entries_0_valid;
  wire [15:0] _internalBanks_0_io_read_resp_entries_0_tag;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_0_attribute_branchType;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_0_attribute_rasAction;
  wire [3:0]  _internalBanks_0_io_read_resp_entries_0_position;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_0_targetCarry_value;
  wire [19:0] _internalBanks_0_io_read_resp_entries_0_targetLowerBits;
  wire        _internalBanks_0_io_read_resp_entries_1_valid;
  wire [15:0] _internalBanks_0_io_read_resp_entries_1_tag;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_1_attribute_branchType;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_1_attribute_rasAction;
  wire [3:0]  _internalBanks_0_io_read_resp_entries_1_position;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_1_targetCarry_value;
  wire [19:0] _internalBanks_0_io_read_resp_entries_1_targetLowerBits;
  wire        _internalBanks_0_io_read_resp_entries_2_valid;
  wire [15:0] _internalBanks_0_io_read_resp_entries_2_tag;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_2_attribute_branchType;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_2_attribute_rasAction;
  wire [3:0]  _internalBanks_0_io_read_resp_entries_2_position;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_2_targetCarry_value;
  wire [19:0] _internalBanks_0_io_read_resp_entries_2_targetLowerBits;
  wire        _internalBanks_0_io_read_resp_entries_3_valid;
  wire [15:0] _internalBanks_0_io_read_resp_entries_3_tag;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_3_attribute_branchType;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_3_attribute_rasAction;
  wire [3:0]  _internalBanks_0_io_read_resp_entries_3_position;
  wire [1:0]  _internalBanks_0_io_read_resp_entries_3_targetCarry_value;
  wire [19:0] _internalBanks_0_io_read_resp_entries_3_targetLowerBits;
  wire [1:0]  _internalBanks_0_io_read_resp_counters_0_value;
  wire [1:0]  _internalBanks_0_io_read_resp_counters_1_value;
  wire [1:0]  _internalBanks_0_io_read_resp_counters_2_value;
  wire [1:0]  _internalBanks_0_io_read_resp_counters_3_value;
  wire [3:0]  s0_internalBankMask = 4'h1 << io_read_req_startPc_addr[6:5];
  reg  [48:0] s1_startPc_addr;
  reg         s1_posHigherBits;
  reg         s1_crossPage;
  reg  [3:0]  s1_internalBankMask;
  reg  [48:0] s2_startPc_addr;
  reg         s2_posHigherBits;
  reg         s2_crossPage;
  reg  [3:0]  s2_internalBankMask;
  reg         s2_rawEntries_0_valid;
  reg  [15:0] s2_rawEntries_0_tag;
  reg  [1:0]  s2_rawEntries_0_attribute_branchType;
  reg  [1:0]  s2_rawEntries_0_attribute_rasAction;
  reg  [3:0]  s2_rawEntries_0_position;
  reg  [1:0]  s2_rawEntries_0_targetCarry_value;
  reg  [19:0] s2_rawEntries_0_targetLowerBits;
  reg         s2_rawEntries_1_valid;
  reg  [15:0] s2_rawEntries_1_tag;
  reg  [1:0]  s2_rawEntries_1_attribute_branchType;
  reg  [1:0]  s2_rawEntries_1_attribute_rasAction;
  reg  [3:0]  s2_rawEntries_1_position;
  reg  [1:0]  s2_rawEntries_1_targetCarry_value;
  reg  [19:0] s2_rawEntries_1_targetLowerBits;
  reg         s2_rawEntries_2_valid;
  reg  [15:0] s2_rawEntries_2_tag;
  reg  [1:0]  s2_rawEntries_2_attribute_branchType;
  reg  [1:0]  s2_rawEntries_2_attribute_rasAction;
  reg  [3:0]  s2_rawEntries_2_position;
  reg  [1:0]  s2_rawEntries_2_targetCarry_value;
  reg  [19:0] s2_rawEntries_2_targetLowerBits;
  reg         s2_rawEntries_3_valid;
  reg  [15:0] s2_rawEntries_3_tag;
  reg  [1:0]  s2_rawEntries_3_attribute_branchType;
  reg  [1:0]  s2_rawEntries_3_attribute_rasAction;
  reg  [3:0]  s2_rawEntries_3_position;
  reg  [1:0]  s2_rawEntries_3_targetCarry_value;
  reg  [19:0] s2_rawEntries_3_targetLowerBits;
  reg  [1:0]  s2_rawCounters_0_value;
  reg  [1:0]  s2_rawCounters_1_value;
  reg  [1:0]  s2_rawCounters_2_value;
  reg  [1:0]  s2_rawCounters_3_value;
  wire        rawHit =
    s2_rawEntries_0_valid & s2_rawEntries_0_tag == s2_startPc_addr[30:15];
  wire        s2_hitMask_0 =
    rawHit & s2_rawEntries_0_position >= s2_startPc_addr[3:0] & ~s2_crossPage;
  wire [4:0]  io_read_resp_metas_0_position_0 =
    {s2_posHigherBits, s2_rawEntries_0_position};
  wire        rawHit_1 =
    s2_rawEntries_1_valid & s2_rawEntries_1_tag == s2_startPc_addr[30:15];
  wire        s2_hitMask_1 =
    rawHit_1 & s2_rawEntries_1_position >= s2_startPc_addr[3:0] & ~s2_crossPage;
  wire [4:0]  io_read_resp_metas_1_position_0 =
    {s2_posHigherBits, s2_rawEntries_1_position};
  wire        rawHit_2 =
    s2_rawEntries_2_valid & s2_rawEntries_2_tag == s2_startPc_addr[30:15];
  wire        s2_hitMask_2 =
    rawHit_2 & s2_rawEntries_2_position >= s2_startPc_addr[3:0] & ~s2_crossPage;
  wire [4:0]  io_read_resp_metas_2_position_0 =
    {s2_posHigherBits, s2_rawEntries_2_position};
  wire        rawHit_3 =
    s2_rawEntries_3_valid & s2_rawEntries_3_tag == s2_startPc_addr[30:15];
  wire        s2_hitMask_3 =
    rawHit_3 & s2_rawEntries_3_position >= s2_startPc_addr[3:0] & ~s2_crossPage;
  wire [4:0]  io_read_resp_metas_3_position_0 =
    {s2_posHigherBits, s2_rawEntries_3_position};
  reg  [7:0]  s3_replacerSetIdx;
  wire [3:0]  t1_internalBankMask = 4'h1 << io_write_req_bits_startPc_addr[6:5];
  wire [3:0]  t1_hitMask =
    io_write_req_bits_meta_0_rawHit
    & io_write_req_bits_meta_0_position == io_write_req_bits_mispredictInfo_bits_cfiPosition
      ? 4'h1
      : io_write_req_bits_meta_1_rawHit
        & io_write_req_bits_meta_1_position == io_write_req_bits_mispredictInfo_bits_cfiPosition
          ? 4'h2
          : io_write_req_bits_meta_2_rawHit
            & io_write_req_bits_meta_2_position == io_write_req_bits_mispredictInfo_bits_cfiPosition
              ? 4'h4
              : {io_write_req_bits_meta_3_rawHit
                   & io_write_req_bits_meta_3_position == io_write_req_bits_mispredictInfo_bits_cfiPosition,
                 3'h0};
  wire        t1_entryNeedWrite =
    io_write_req_bits_mispredictInfo_valid
    & (~(|t1_hitMask) | (&io_write_req_bits_mispredictInfo_bits_attribute_branchType)
       & ~(io_write_req_bits_mispredictInfo_bits_attribute_rasAction[0])
       | ~(io_write_req_bits_mispredictInfo_bits_attribute_rasAction == ((t1_hitMask[0]
                                                                            ? io_write_req_bits_meta_0_attribute_rasAction
                                                                            : 2'h0)
                                                                         | (t1_hitMask[1]
                                                                              ? io_write_req_bits_meta_1_attribute_rasAction
                                                                              : 2'h0)
                                                                         | (t1_hitMask[2]
                                                                              ? io_write_req_bits_meta_2_attribute_rasAction
                                                                              : 2'h0)
                                                                         | (t1_hitMask[3]
                                                                              ? io_write_req_bits_meta_3_attribute_rasAction
                                                                              : 2'h0))
           & io_write_req_bits_mispredictInfo_bits_attribute_branchType == ((t1_hitMask[0]
                                                                               ? io_write_req_bits_meta_0_attribute_branchType
                                                                               : 2'h0)
                                                                            | (t1_hitMask[1]
                                                                                 ? io_write_req_bits_meta_1_attribute_branchType
                                                                                 : 2'h0)
                                                                            | (t1_hitMask[2]
                                                                                 ? io_write_req_bits_meta_2_attribute_branchType
                                                                                 : 2'h0)
                                                                            | (t1_hitMask[3]
                                                                                 ? io_write_req_bits_meta_3_attribute_branchType
                                                                                 : 2'h0))));
  wire [3:0]  t1_entryWayMask = (|t1_hitMask) ? t1_hitMask : _replacer_io_victim_wayMask;
  wire [1:0]  t1_entry_targetCarry_value =
    io_write_req_bits_mispredictInfo_bits_target_addr[48:20] > io_write_req_bits_startPc_addr[48:20]
      ? 2'h1
      : {io_write_req_bits_mispredictInfo_bits_target_addr[48:20] < io_write_req_bits_startPc_addr[48:20],
         1'h0};
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & ~(~io_stageCtrl_s0_fire | ~(io_read_req_startPc_addr[4]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed: MainBtbAlignBank alignIdx mismatch\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (~reset & ~(~io_write_req_valid | ~(io_write_req_bits_startPc_addr[4]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed: MainBtbAlignBank alignIdx mismatch\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        replacer_io_touch_1_valid = io_write_req_valid & t1_entryNeedWrite;
  wire        _hitMask_T_72 =
    io_write_req_bits_branches_0_bits_attribute_branchType == 2'h1;
  wire        hitMask_0 =
    io_write_req_bits_branches_0_valid & _hitMask_T_72
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_0_bits_cfiPosition;
  wire        _hitMask_T_75 =
    io_write_req_bits_branches_1_bits_attribute_branchType == 2'h1;
  wire        hitMask_1 =
    io_write_req_bits_branches_1_valid & _hitMask_T_75
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_1_bits_cfiPosition;
  wire        _hitMask_T_78 =
    io_write_req_bits_branches_2_bits_attribute_branchType == 2'h1;
  wire        hitMask_2 =
    io_write_req_bits_branches_2_valid & _hitMask_T_78
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_2_bits_cfiPosition;
  wire        _hitMask_T_81 =
    io_write_req_bits_branches_3_bits_attribute_branchType == 2'h1;
  wire        hitMask_3 =
    io_write_req_bits_branches_3_valid & _hitMask_T_81
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_3_bits_cfiPosition;
  wire        _hitMask_T_84 =
    io_write_req_bits_branches_4_bits_attribute_branchType == 2'h1;
  wire        hitMask_4 =
    io_write_req_bits_branches_4_valid & _hitMask_T_84
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_4_bits_cfiPosition;
  wire        _hitMask_T_87 =
    io_write_req_bits_branches_5_bits_attribute_branchType == 2'h1;
  wire        hitMask_5 =
    io_write_req_bits_branches_5_valid & _hitMask_T_87
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_5_bits_cfiPosition;
  wire        _hitMask_T_90 =
    io_write_req_bits_branches_6_bits_attribute_branchType == 2'h1;
  wire        hitMask_6 =
    io_write_req_bits_branches_6_valid & _hitMask_T_90
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_6_bits_cfiPosition;
  wire        _hitMask_T_93 =
    io_write_req_bits_branches_7_bits_attribute_branchType == 2'h1;
  wire        hitMask_7 =
    io_write_req_bits_branches_7_valid & _hitMask_T_93
    & io_write_req_bits_meta_0_position == io_write_req_bits_branches_7_bits_cfiPosition;
  wire        actualTaken =
    hitMask_0 & io_write_req_bits_branches_0_bits_taken | hitMask_1
    & io_write_req_bits_branches_1_bits_taken | hitMask_2
    & io_write_req_bits_branches_2_bits_taken | hitMask_3
    & io_write_req_bits_branches_3_bits_taken | hitMask_4
    & io_write_req_bits_branches_4_bits_taken | hitMask_5
    & io_write_req_bits_branches_5_bits_taken | hitMask_6
    & io_write_req_bits_branches_6_bits_taken | hitMask_7
    & io_write_req_bits_branches_7_bits_taken;
  wire        entryOverridden = t1_entryNeedWrite & t1_entryWayMask[0];
  wire        t1_counterWayMask_0 =
    entryOverridden | hitMask_0 | hitMask_1 | hitMask_2 | hitMask_3 | hitMask_4
    | hitMask_5 | hitMask_6 | hitMask_7;
  wire [1:0]  t1_newCounters_0_value =
    entryOverridden
      ? 2'h2
      : (&io_write_req_bits_meta_0_counter_value) & actualTaken
        | io_write_req_bits_meta_0_counter_value == 2'h0 & ~actualTaken
          ? io_write_req_bits_meta_0_counter_value
          : actualTaken
              ? 2'(io_write_req_bits_meta_0_counter_value + 2'h1)
              : 2'(io_write_req_bits_meta_0_counter_value - 2'h1);
  wire        hitMask_0_1 =
    io_write_req_bits_branches_0_valid & _hitMask_T_72
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_0_bits_cfiPosition;
  wire        hitMask_1_1 =
    io_write_req_bits_branches_1_valid & _hitMask_T_75
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_1_bits_cfiPosition;
  wire        hitMask_2_1 =
    io_write_req_bits_branches_2_valid & _hitMask_T_78
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_2_bits_cfiPosition;
  wire        hitMask_3_1 =
    io_write_req_bits_branches_3_valid & _hitMask_T_81
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_3_bits_cfiPosition;
  wire        hitMask_4_1 =
    io_write_req_bits_branches_4_valid & _hitMask_T_84
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_4_bits_cfiPosition;
  wire        hitMask_5_1 =
    io_write_req_bits_branches_5_valid & _hitMask_T_87
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_5_bits_cfiPosition;
  wire        hitMask_6_1 =
    io_write_req_bits_branches_6_valid & _hitMask_T_90
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_6_bits_cfiPosition;
  wire        hitMask_7_1 =
    io_write_req_bits_branches_7_valid & _hitMask_T_93
    & io_write_req_bits_meta_1_position == io_write_req_bits_branches_7_bits_cfiPosition;
  wire        actualTaken_1 =
    hitMask_0_1 & io_write_req_bits_branches_0_bits_taken | hitMask_1_1
    & io_write_req_bits_branches_1_bits_taken | hitMask_2_1
    & io_write_req_bits_branches_2_bits_taken | hitMask_3_1
    & io_write_req_bits_branches_3_bits_taken | hitMask_4_1
    & io_write_req_bits_branches_4_bits_taken | hitMask_5_1
    & io_write_req_bits_branches_5_bits_taken | hitMask_6_1
    & io_write_req_bits_branches_6_bits_taken | hitMask_7_1
    & io_write_req_bits_branches_7_bits_taken;
  wire        entryOverridden_1 = t1_entryNeedWrite & t1_entryWayMask[1];
  wire        t1_counterWayMask_1 =
    entryOverridden_1 | hitMask_0_1 | hitMask_1_1 | hitMask_2_1 | hitMask_3_1
    | hitMask_4_1 | hitMask_5_1 | hitMask_6_1 | hitMask_7_1;
  wire [1:0]  t1_newCounters_1_value =
    entryOverridden_1
      ? 2'h2
      : (&io_write_req_bits_meta_1_counter_value) & actualTaken_1
        | io_write_req_bits_meta_1_counter_value == 2'h0 & ~actualTaken_1
          ? io_write_req_bits_meta_1_counter_value
          : actualTaken_1
              ? 2'(io_write_req_bits_meta_1_counter_value + 2'h1)
              : 2'(io_write_req_bits_meta_1_counter_value - 2'h1);
  wire        hitMask_0_2 =
    io_write_req_bits_branches_0_valid & _hitMask_T_72
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_0_bits_cfiPosition;
  wire        hitMask_1_2 =
    io_write_req_bits_branches_1_valid & _hitMask_T_75
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_1_bits_cfiPosition;
  wire        hitMask_2_2 =
    io_write_req_bits_branches_2_valid & _hitMask_T_78
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_2_bits_cfiPosition;
  wire        hitMask_3_2 =
    io_write_req_bits_branches_3_valid & _hitMask_T_81
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_3_bits_cfiPosition;
  wire        hitMask_4_2 =
    io_write_req_bits_branches_4_valid & _hitMask_T_84
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_4_bits_cfiPosition;
  wire        hitMask_5_2 =
    io_write_req_bits_branches_5_valid & _hitMask_T_87
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_5_bits_cfiPosition;
  wire        hitMask_6_2 =
    io_write_req_bits_branches_6_valid & _hitMask_T_90
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_6_bits_cfiPosition;
  wire        hitMask_7_2 =
    io_write_req_bits_branches_7_valid & _hitMask_T_93
    & io_write_req_bits_meta_2_position == io_write_req_bits_branches_7_bits_cfiPosition;
  wire        actualTaken_2 =
    hitMask_0_2 & io_write_req_bits_branches_0_bits_taken | hitMask_1_2
    & io_write_req_bits_branches_1_bits_taken | hitMask_2_2
    & io_write_req_bits_branches_2_bits_taken | hitMask_3_2
    & io_write_req_bits_branches_3_bits_taken | hitMask_4_2
    & io_write_req_bits_branches_4_bits_taken | hitMask_5_2
    & io_write_req_bits_branches_5_bits_taken | hitMask_6_2
    & io_write_req_bits_branches_6_bits_taken | hitMask_7_2
    & io_write_req_bits_branches_7_bits_taken;
  wire        entryOverridden_2 = t1_entryNeedWrite & t1_entryWayMask[2];
  wire        t1_counterWayMask_2 =
    entryOverridden_2 | hitMask_0_2 | hitMask_1_2 | hitMask_2_2 | hitMask_3_2
    | hitMask_4_2 | hitMask_5_2 | hitMask_6_2 | hitMask_7_2;
  wire [1:0]  t1_newCounters_2_value =
    entryOverridden_2
      ? 2'h2
      : (&io_write_req_bits_meta_2_counter_value) & actualTaken_2
        | io_write_req_bits_meta_2_counter_value == 2'h0 & ~actualTaken_2
          ? io_write_req_bits_meta_2_counter_value
          : actualTaken_2
              ? 2'(io_write_req_bits_meta_2_counter_value + 2'h1)
              : 2'(io_write_req_bits_meta_2_counter_value - 2'h1);
  wire        hitMask_0_3 =
    io_write_req_bits_branches_0_valid & _hitMask_T_72
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_0_bits_cfiPosition;
  wire        hitMask_1_3 =
    io_write_req_bits_branches_1_valid & _hitMask_T_75
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_1_bits_cfiPosition;
  wire        hitMask_2_3 =
    io_write_req_bits_branches_2_valid & _hitMask_T_78
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_2_bits_cfiPosition;
  wire        hitMask_3_3 =
    io_write_req_bits_branches_3_valid & _hitMask_T_81
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_3_bits_cfiPosition;
  wire        hitMask_4_3 =
    io_write_req_bits_branches_4_valid & _hitMask_T_84
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_4_bits_cfiPosition;
  wire        hitMask_5_3 =
    io_write_req_bits_branches_5_valid & _hitMask_T_87
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_5_bits_cfiPosition;
  wire        hitMask_6_3 =
    io_write_req_bits_branches_6_valid & _hitMask_T_90
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_6_bits_cfiPosition;
  wire        hitMask_7_3 =
    io_write_req_bits_branches_7_valid & _hitMask_T_93
    & io_write_req_bits_meta_3_position == io_write_req_bits_branches_7_bits_cfiPosition;
  wire        actualTaken_3 =
    hitMask_0_3 & io_write_req_bits_branches_0_bits_taken | hitMask_1_3
    & io_write_req_bits_branches_1_bits_taken | hitMask_2_3
    & io_write_req_bits_branches_2_bits_taken | hitMask_3_3
    & io_write_req_bits_branches_3_bits_taken | hitMask_4_3
    & io_write_req_bits_branches_4_bits_taken | hitMask_5_3
    & io_write_req_bits_branches_5_bits_taken | hitMask_6_3
    & io_write_req_bits_branches_6_bits_taken | hitMask_7_3
    & io_write_req_bits_branches_7_bits_taken;
  wire        entryOverridden_3 = t1_entryNeedWrite & t1_entryWayMask[3];
  wire        t1_counterWayMask_3 =
    entryOverridden_3 | hitMask_0_3 | hitMask_1_3 | hitMask_2_3 | hitMask_3_3
    | hitMask_4_3 | hitMask_5_3 | hitMask_6_3 | hitMask_7_3;
  wire [1:0]  t1_newCounters_3_value =
    entryOverridden_3
      ? 2'h2
      : (&io_write_req_bits_meta_3_counter_value) & actualTaken_3
        | io_write_req_bits_meta_3_counter_value == 2'h0 & ~actualTaken_3
          ? io_write_req_bits_meta_3_counter_value
          : actualTaken_3
              ? 2'(io_write_req_bits_meta_3_counter_value + 2'h1)
              : 2'(io_write_req_bits_meta_3_counter_value - 2'h1);
  wire        _internalBanks_3_io_writeCounter_req_valid_T =
    io_write_req_valid
    & (t1_counterWayMask_0 | t1_counterWayMask_1 | t1_counterWayMask_2
       | t1_counterWayMask_3);
  wire [3:0]  internalBanks_3_io_writeCounter_req_bits_wayMask =
    {t1_counterWayMask_3, t1_counterWayMask_2, t1_counterWayMask_1, t1_counterWayMask_0};
  wire [3:0]  s2_multiHitMask =
    s2_hitMask_0 & s2_hitMask_1 & s2_rawEntries_0_position == s2_rawEntries_1_position
      ? 4'h2
      : s2_hitMask_1 & s2_hitMask_2 & s2_rawEntries_1_position == s2_rawEntries_2_position
        | s2_hitMask_0 & s2_hitMask_2
        & s2_rawEntries_0_position == s2_rawEntries_2_position
          ? 4'h4
          : {s2_hitMask_2 & s2_hitMask_3
               & s2_rawEntries_2_position == s2_rawEntries_3_position | s2_hitMask_1
               & s2_hitMask_3 & s2_rawEntries_1_position == s2_rawEntries_3_position
               | s2_hitMask_0 & s2_hitMask_3
               & s2_rawEntries_0_position == s2_rawEntries_3_position,
             3'h0};
  wire [2:0]  _GEN =
    3'({1'h0, 2'({1'h0, s2_multiHitMask[0]} + {1'h0, s2_multiHitMask[1]})}
       + {1'h0, 2'({1'h0, s2_multiHitMask[2]} + {1'h0, s2_multiHitMask[3]})});
  wire        _GEN_0 = io_write_req_valid & io_write_req_bits_mispredictInfo_valid;
  wire        _GEN_1 = _GEN_0 & t1_entryNeedWrite;
  wire        _GEN_2 =
    _GEN_0 & (|t1_hitMask) & (&io_write_req_bits_mispredictInfo_bits_attribute_branchType)
    & ~(io_write_req_bits_mispredictInfo_bits_attribute_rasAction[0]);
  wire        _GEN_3 =
    _GEN_0 & (|t1_hitMask)
    & ~(io_write_req_bits_mispredictInfo_bits_attribute_rasAction == ((t1_hitMask[0]
                                                                         ? io_write_req_bits_meta_0_attribute_rasAction
                                                                         : 2'h0)
                                                                      | (t1_hitMask[1]
                                                                           ? io_write_req_bits_meta_1_attribute_rasAction
                                                                           : 2'h0)
                                                                      | (t1_hitMask[2]
                                                                           ? io_write_req_bits_meta_2_attribute_rasAction
                                                                           : 2'h0)
                                                                      | (t1_hitMask[3]
                                                                           ? io_write_req_bits_meta_3_attribute_rasAction
                                                                           : 2'h0))
        & io_write_req_bits_mispredictInfo_bits_attribute_branchType == ((t1_hitMask[0]
                                                                            ? io_write_req_bits_meta_0_attribute_branchType
                                                                            : 2'h0)
                                                                         | (t1_hitMask[1]
                                                                              ? io_write_req_bits_meta_1_attribute_branchType
                                                                              : 2'h0)
                                                                         | (t1_hitMask[2]
                                                                              ? io_write_req_bits_meta_2_attribute_branchType
                                                                              : 2'h0)
                                                                         | (t1_hitMask[3]
                                                                              ? io_write_req_bits_meta_3_attribute_branchType
                                                                              : 2'h0)));
  wire [2:0]  _GEN_4 =
    io_write_req_valid
      ? 3'({1'h0, 2'({1'h0, t1_counterWayMask_0} + {1'h0, t1_counterWayMask_1})}
           + {1'h0, 2'({1'h0, t1_counterWayMask_2} + {1'h0, t1_counterWayMask_3})})
      : 3'h0;
  always @(posedge clock) begin
    if (io_stageCtrl_s0_fire) begin
      s1_startPc_addr <= io_read_req_startPc_addr;
      s1_posHigherBits <= io_read_req_posHigherBits;
      s1_crossPage <= io_read_req_crossPage;
      s1_internalBankMask <= s0_internalBankMask;
    end
    if (io_stageCtrl_s1_fire) begin
      s2_startPc_addr <= s1_startPc_addr;
      s2_posHigherBits <= s1_posHigherBits;
      s2_crossPage <= s1_crossPage;
      s2_internalBankMask <= s1_internalBankMask;
      s2_rawEntries_0_valid <=
        s1_internalBankMask[0] & _internalBanks_0_io_read_resp_entries_0_valid
        | s1_internalBankMask[1] & _internalBanks_1_io_read_resp_entries_0_valid
        | s1_internalBankMask[2] & _internalBanks_2_io_read_resp_entries_0_valid
        | s1_internalBankMask[3] & _internalBanks_3_io_read_resp_entries_0_valid;
      s2_rawEntries_0_tag <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_0_tag : 16'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_entries_0_tag : 16'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_entries_0_tag : 16'h0)
        | (s1_internalBankMask[3] ? _internalBanks_3_io_read_resp_entries_0_tag : 16'h0);
      s2_rawEntries_0_attribute_branchType <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_0_attribute_branchType
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_0_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_0_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_0_attribute_branchType
             : 2'h0);
      s2_rawEntries_0_attribute_rasAction <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_0_attribute_rasAction
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_0_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_0_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_0_attribute_rasAction
             : 2'h0);
      s2_rawEntries_0_position <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_0_position : 4'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_0_position
             : 4'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_0_position
             : 4'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_0_position
             : 4'h0);
      s2_rawEntries_0_targetCarry_value <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_0_targetCarry_value
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_0_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_0_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_0_targetCarry_value
             : 2'h0);
      s2_rawEntries_0_targetLowerBits <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_0_targetLowerBits
           : 20'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_0_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_0_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_0_targetLowerBits
             : 20'h0);
      s2_rawEntries_1_valid <=
        s1_internalBankMask[0] & _internalBanks_0_io_read_resp_entries_1_valid
        | s1_internalBankMask[1] & _internalBanks_1_io_read_resp_entries_1_valid
        | s1_internalBankMask[2] & _internalBanks_2_io_read_resp_entries_1_valid
        | s1_internalBankMask[3] & _internalBanks_3_io_read_resp_entries_1_valid;
      s2_rawEntries_1_tag <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_1_tag : 16'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_entries_1_tag : 16'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_entries_1_tag : 16'h0)
        | (s1_internalBankMask[3] ? _internalBanks_3_io_read_resp_entries_1_tag : 16'h0);
      s2_rawEntries_1_attribute_branchType <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_1_attribute_branchType
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_1_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_1_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_1_attribute_branchType
             : 2'h0);
      s2_rawEntries_1_attribute_rasAction <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_1_attribute_rasAction
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_1_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_1_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_1_attribute_rasAction
             : 2'h0);
      s2_rawEntries_1_position <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_1_position : 4'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_1_position
             : 4'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_1_position
             : 4'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_1_position
             : 4'h0);
      s2_rawEntries_1_targetCarry_value <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_1_targetCarry_value
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_1_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_1_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_1_targetCarry_value
             : 2'h0);
      s2_rawEntries_1_targetLowerBits <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_1_targetLowerBits
           : 20'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_1_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_1_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_1_targetLowerBits
             : 20'h0);
      s2_rawEntries_2_valid <=
        s1_internalBankMask[0] & _internalBanks_0_io_read_resp_entries_2_valid
        | s1_internalBankMask[1] & _internalBanks_1_io_read_resp_entries_2_valid
        | s1_internalBankMask[2] & _internalBanks_2_io_read_resp_entries_2_valid
        | s1_internalBankMask[3] & _internalBanks_3_io_read_resp_entries_2_valid;
      s2_rawEntries_2_tag <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_2_tag : 16'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_entries_2_tag : 16'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_entries_2_tag : 16'h0)
        | (s1_internalBankMask[3] ? _internalBanks_3_io_read_resp_entries_2_tag : 16'h0);
      s2_rawEntries_2_attribute_branchType <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_2_attribute_branchType
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_2_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_2_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_2_attribute_branchType
             : 2'h0);
      s2_rawEntries_2_attribute_rasAction <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_2_attribute_rasAction
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_2_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_2_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_2_attribute_rasAction
             : 2'h0);
      s2_rawEntries_2_position <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_2_position : 4'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_2_position
             : 4'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_2_position
             : 4'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_2_position
             : 4'h0);
      s2_rawEntries_2_targetCarry_value <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_2_targetCarry_value
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_2_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_2_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_2_targetCarry_value
             : 2'h0);
      s2_rawEntries_2_targetLowerBits <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_2_targetLowerBits
           : 20'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_2_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_2_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_2_targetLowerBits
             : 20'h0);
      s2_rawEntries_3_valid <=
        s1_internalBankMask[0] & _internalBanks_0_io_read_resp_entries_3_valid
        | s1_internalBankMask[1] & _internalBanks_1_io_read_resp_entries_3_valid
        | s1_internalBankMask[2] & _internalBanks_2_io_read_resp_entries_3_valid
        | s1_internalBankMask[3] & _internalBanks_3_io_read_resp_entries_3_valid;
      s2_rawEntries_3_tag <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_3_tag : 16'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_entries_3_tag : 16'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_entries_3_tag : 16'h0)
        | (s1_internalBankMask[3] ? _internalBanks_3_io_read_resp_entries_3_tag : 16'h0);
      s2_rawEntries_3_attribute_branchType <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_3_attribute_branchType
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_3_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_3_attribute_branchType
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_3_attribute_branchType
             : 2'h0);
      s2_rawEntries_3_attribute_rasAction <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_3_attribute_rasAction
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_3_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_3_attribute_rasAction
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_3_attribute_rasAction
             : 2'h0);
      s2_rawEntries_3_position <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_entries_3_position : 4'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_3_position
             : 4'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_3_position
             : 4'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_3_position
             : 4'h0);
      s2_rawEntries_3_targetCarry_value <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_3_targetCarry_value
           : 2'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_3_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_3_targetCarry_value
             : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_3_targetCarry_value
             : 2'h0);
      s2_rawEntries_3_targetLowerBits <=
        (s1_internalBankMask[0]
           ? _internalBanks_0_io_read_resp_entries_3_targetLowerBits
           : 20'h0)
        | (s1_internalBankMask[1]
             ? _internalBanks_1_io_read_resp_entries_3_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[2]
             ? _internalBanks_2_io_read_resp_entries_3_targetLowerBits
             : 20'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_entries_3_targetLowerBits
             : 20'h0);
      s2_rawCounters_0_value <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_counters_0_value : 2'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_counters_0_value : 2'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_counters_0_value : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_counters_0_value
             : 2'h0);
      s2_rawCounters_1_value <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_counters_1_value : 2'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_counters_1_value : 2'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_counters_1_value : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_counters_1_value
             : 2'h0);
      s2_rawCounters_2_value <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_counters_2_value : 2'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_counters_2_value : 2'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_counters_2_value : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_counters_2_value
             : 2'h0);
      s2_rawCounters_3_value <=
        (s1_internalBankMask[0] ? _internalBanks_0_io_read_resp_counters_3_value : 2'h0)
        | (s1_internalBankMask[1] ? _internalBanks_1_io_read_resp_counters_3_value : 2'h0)
        | (s1_internalBankMask[2] ? _internalBanks_2_io_read_resp_counters_3_value : 2'h0)
        | (s1_internalBankMask[3]
             ? _internalBanks_3_io_read_resp_counters_3_value
             : 2'h0);
    end
    if (io_stageCtrl_s2_fire)
      s3_replacerSetIdx <= s2_startPc_addr[12:5];
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_startPc_addr = {_RANDOM[4'h0], _RANDOM[4'h1][16:0]};
        s1_posHigherBits = _RANDOM[4'h1][17];
        s1_crossPage = _RANDOM[4'h1][18];
        s1_internalBankMask = _RANDOM[4'h1][22:19];
        s2_startPc_addr = {_RANDOM[4'h1][31:23], _RANDOM[4'h2], _RANDOM[4'h3][7:0]};
        s2_posHigherBits = _RANDOM[4'h3][8];
        s2_crossPage = _RANDOM[4'h3][9];
        s2_internalBankMask = _RANDOM[4'h3][13:10];
        s2_rawEntries_0_valid = _RANDOM[4'h3][14];
        s2_rawEntries_0_tag = _RANDOM[4'h3][30:15];
        s2_rawEntries_0_attribute_branchType = {_RANDOM[4'h3][31], _RANDOM[4'h4][0]};
        s2_rawEntries_0_attribute_rasAction = _RANDOM[4'h4][2:1];
        s2_rawEntries_0_position = _RANDOM[4'h4][6:3];
        s2_rawEntries_0_targetCarry_value = _RANDOM[4'h4][8:7];
        s2_rawEntries_0_targetLowerBits = _RANDOM[4'h4][28:9];
        s2_rawEntries_1_valid = _RANDOM[4'h4][29];
        s2_rawEntries_1_tag = {_RANDOM[4'h4][31:30], _RANDOM[4'h5][13:0]};
        s2_rawEntries_1_attribute_branchType = _RANDOM[4'h5][15:14];
        s2_rawEntries_1_attribute_rasAction = _RANDOM[4'h5][17:16];
        s2_rawEntries_1_position = _RANDOM[4'h5][21:18];
        s2_rawEntries_1_targetCarry_value = _RANDOM[4'h5][23:22];
        s2_rawEntries_1_targetLowerBits = {_RANDOM[4'h5][31:24], _RANDOM[4'h6][11:0]};
        s2_rawEntries_2_valid = _RANDOM[4'h6][12];
        s2_rawEntries_2_tag = _RANDOM[4'h6][28:13];
        s2_rawEntries_2_attribute_branchType = _RANDOM[4'h6][30:29];
        s2_rawEntries_2_attribute_rasAction = {_RANDOM[4'h6][31], _RANDOM[4'h7][0]};
        s2_rawEntries_2_position = _RANDOM[4'h7][4:1];
        s2_rawEntries_2_targetCarry_value = _RANDOM[4'h7][6:5];
        s2_rawEntries_2_targetLowerBits = _RANDOM[4'h7][26:7];
        s2_rawEntries_3_valid = _RANDOM[4'h7][27];
        s2_rawEntries_3_tag = {_RANDOM[4'h7][31:28], _RANDOM[4'h8][11:0]};
        s2_rawEntries_3_attribute_branchType = _RANDOM[4'h8][13:12];
        s2_rawEntries_3_attribute_rasAction = _RANDOM[4'h8][15:14];
        s2_rawEntries_3_position = _RANDOM[4'h8][19:16];
        s2_rawEntries_3_targetCarry_value = _RANDOM[4'h8][21:20];
        s2_rawEntries_3_targetLowerBits = {_RANDOM[4'h8][31:22], _RANDOM[4'h9][9:0]};
        s2_rawCounters_0_value = _RANDOM[4'h9][11:10];
        s2_rawCounters_1_value = _RANDOM[4'h9][13:12];
        s2_rawCounters_2_value = _RANDOM[4'h9][15:14];
        s2_rawCounters_3_value = _RANDOM[4'h9][17:16];
        s3_replacerSetIdx = _RANDOM[4'h9][25:18];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MainBtbInternalBank internalBanks_0 (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_resetDone                                      (_internalBanks_0_io_resetDone),
    .io_read_req_valid
      (io_stageCtrl_s0_fire & s0_internalBankMask[0]),
    .io_read_req_bits_setIdx                           (io_read_req_startPc_addr[14:7]),
    .io_read_resp_entries_0_valid
      (_internalBanks_0_io_read_resp_entries_0_valid),
    .io_read_resp_entries_0_tag
      (_internalBanks_0_io_read_resp_entries_0_tag),
    .io_read_resp_entries_0_attribute_branchType
      (_internalBanks_0_io_read_resp_entries_0_attribute_branchType),
    .io_read_resp_entries_0_attribute_rasAction
      (_internalBanks_0_io_read_resp_entries_0_attribute_rasAction),
    .io_read_resp_entries_0_position
      (_internalBanks_0_io_read_resp_entries_0_position),
    .io_read_resp_entries_0_targetCarry_value
      (_internalBanks_0_io_read_resp_entries_0_targetCarry_value),
    .io_read_resp_entries_0_targetLowerBits
      (_internalBanks_0_io_read_resp_entries_0_targetLowerBits),
    .io_read_resp_entries_1_valid
      (_internalBanks_0_io_read_resp_entries_1_valid),
    .io_read_resp_entries_1_tag
      (_internalBanks_0_io_read_resp_entries_1_tag),
    .io_read_resp_entries_1_attribute_branchType
      (_internalBanks_0_io_read_resp_entries_1_attribute_branchType),
    .io_read_resp_entries_1_attribute_rasAction
      (_internalBanks_0_io_read_resp_entries_1_attribute_rasAction),
    .io_read_resp_entries_1_position
      (_internalBanks_0_io_read_resp_entries_1_position),
    .io_read_resp_entries_1_targetCarry_value
      (_internalBanks_0_io_read_resp_entries_1_targetCarry_value),
    .io_read_resp_entries_1_targetLowerBits
      (_internalBanks_0_io_read_resp_entries_1_targetLowerBits),
    .io_read_resp_entries_2_valid
      (_internalBanks_0_io_read_resp_entries_2_valid),
    .io_read_resp_entries_2_tag
      (_internalBanks_0_io_read_resp_entries_2_tag),
    .io_read_resp_entries_2_attribute_branchType
      (_internalBanks_0_io_read_resp_entries_2_attribute_branchType),
    .io_read_resp_entries_2_attribute_rasAction
      (_internalBanks_0_io_read_resp_entries_2_attribute_rasAction),
    .io_read_resp_entries_2_position
      (_internalBanks_0_io_read_resp_entries_2_position),
    .io_read_resp_entries_2_targetCarry_value
      (_internalBanks_0_io_read_resp_entries_2_targetCarry_value),
    .io_read_resp_entries_2_targetLowerBits
      (_internalBanks_0_io_read_resp_entries_2_targetLowerBits),
    .io_read_resp_entries_3_valid
      (_internalBanks_0_io_read_resp_entries_3_valid),
    .io_read_resp_entries_3_tag
      (_internalBanks_0_io_read_resp_entries_3_tag),
    .io_read_resp_entries_3_attribute_branchType
      (_internalBanks_0_io_read_resp_entries_3_attribute_branchType),
    .io_read_resp_entries_3_attribute_rasAction
      (_internalBanks_0_io_read_resp_entries_3_attribute_rasAction),
    .io_read_resp_entries_3_position
      (_internalBanks_0_io_read_resp_entries_3_position),
    .io_read_resp_entries_3_targetCarry_value
      (_internalBanks_0_io_read_resp_entries_3_targetCarry_value),
    .io_read_resp_entries_3_targetLowerBits
      (_internalBanks_0_io_read_resp_entries_3_targetLowerBits),
    .io_read_resp_counters_0_value
      (_internalBanks_0_io_read_resp_counters_0_value),
    .io_read_resp_counters_1_value
      (_internalBanks_0_io_read_resp_counters_1_value),
    .io_read_resp_counters_2_value
      (_internalBanks_0_io_read_resp_counters_2_value),
    .io_read_resp_counters_3_value
      (_internalBanks_0_io_read_resp_counters_3_value),
    .io_writeEntry_req_valid
      (replacer_io_touch_1_valid & t1_internalBankMask[0]),
    .io_writeEntry_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeEntry_req_bits_wayMask                    (t1_entryWayMask),
    .io_writeEntry_req_bits_entry_tag
      (io_write_req_bits_startPc_addr[30:15]),
    .io_writeEntry_req_bits_entry_attribute_branchType
      (io_write_req_bits_mispredictInfo_bits_attribute_branchType),
    .io_writeEntry_req_bits_entry_attribute_rasAction
      (io_write_req_bits_mispredictInfo_bits_attribute_rasAction),
    .io_writeEntry_req_bits_entry_position
      (io_write_req_bits_mispredictInfo_bits_cfiPosition[3:0]),
    .io_writeEntry_req_bits_entry_targetCarry_value    (t1_entry_targetCarry_value),
    .io_writeEntry_req_bits_entry_targetLowerBits
      (io_write_req_bits_mispredictInfo_bits_target_addr[19:0]),
    .io_writeCounter_req_valid
      (_internalBanks_3_io_writeCounter_req_valid_T & t1_internalBankMask[0]),
    .io_writeCounter_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeCounter_req_bits_wayMask
      (internalBanks_3_io_writeCounter_req_bits_wayMask),
    .io_writeCounter_req_bits_counters_0_value         (t1_newCounters_0_value),
    .io_writeCounter_req_bits_counters_1_value         (t1_newCounters_1_value),
    .io_writeCounter_req_bits_counters_2_value         (t1_newCounters_2_value),
    .io_writeCounter_req_bits_counters_3_value         (t1_newCounters_3_value),
    .io_flush_req_valid
      (io_stageCtrl_s2_fire & (|(s2_multiHitMask[3:1])) & s2_internalBankMask[0]),
    .io_flush_req_bits_setIdx                          (s2_startPc_addr[14:7]),
    .io_flush_req_bits_wayMask                         (s2_multiHitMask),
    .boreChildrenBd_bore_addr                          (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd                       (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata                         (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask                         (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re                            (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we                            (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata                         (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack                           (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH                    (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array                         (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_1_addr                        (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_1_addr_rd                     (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_1_wdata                       (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_1_wmask                       (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_1_re                          (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_1_we                          (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_1_rdata                       (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_1_ack                         (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_1_selectedOH                  (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_1_array                       (boreChildrenBd_bore_1_array),
    .boreChildrenBd_bore_2_addr                        (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_2_addr_rd                     (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_2_wdata                       (boreChildrenBd_bore_2_wdata),
    .boreChildrenBd_bore_2_wmask                       (boreChildrenBd_bore_2_wmask),
    .boreChildrenBd_bore_2_re                          (boreChildrenBd_bore_2_re),
    .boreChildrenBd_bore_2_we                          (boreChildrenBd_bore_2_we),
    .boreChildrenBd_bore_2_rdata                       (boreChildrenBd_bore_2_rdata),
    .boreChildrenBd_bore_2_ack                         (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_2_selectedOH                  (boreChildrenBd_bore_2_selectedOH),
    .boreChildrenBd_bore_2_array                       (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_3_addr                        (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_3_addr_rd                     (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_3_wdata                       (boreChildrenBd_bore_3_wdata),
    .boreChildrenBd_bore_3_wmask                       (boreChildrenBd_bore_3_wmask),
    .boreChildrenBd_bore_3_re                          (boreChildrenBd_bore_3_re),
    .boreChildrenBd_bore_3_we                          (boreChildrenBd_bore_3_we),
    .boreChildrenBd_bore_3_rdata                       (boreChildrenBd_bore_3_rdata),
    .boreChildrenBd_bore_3_ack                         (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_3_selectedOH                  (boreChildrenBd_bore_3_selectedOH),
    .boreChildrenBd_bore_3_array                       (boreChildrenBd_bore_3_array),
    .boreChildrenBd_bore_4_addr                        (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_4_addr_rd                     (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_4_wdata                       (boreChildrenBd_bore_4_wdata),
    .boreChildrenBd_bore_4_wmask                       (boreChildrenBd_bore_4_wmask),
    .boreChildrenBd_bore_4_re                          (boreChildrenBd_bore_4_re),
    .boreChildrenBd_bore_4_we                          (boreChildrenBd_bore_4_we),
    .boreChildrenBd_bore_4_rdata                       (boreChildrenBd_bore_4_rdata),
    .boreChildrenBd_bore_4_ack                         (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_4_selectedOH                  (boreChildrenBd_bore_4_selectedOH),
    .boreChildrenBd_bore_4_array                       (boreChildrenBd_bore_4_array),
    .sigFromSrams_bore_ram_hold                        (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass                      (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken                    (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                     (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp                    (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold                    (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen                            (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold                      (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass                    (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken                  (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk                   (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp                  (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold                  (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                          (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold                      (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass                    (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken                  (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk                   (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp                  (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold                  (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                          (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold                      (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass                    (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken                  (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk                   (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp                  (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold                  (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                          (sigFromSrams_bore_3_cgen),
    .sigFromSrams_bore_4_ram_hold                      (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_4_ram_bypass                    (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken                  (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk                   (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp                  (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold                  (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                          (sigFromSrams_bore_4_cgen)
  );
  MainBtbInternalBank internalBanks_1 (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_resetDone                                      (_internalBanks_1_io_resetDone),
    .io_read_req_valid
      (io_stageCtrl_s0_fire & s0_internalBankMask[1]),
    .io_read_req_bits_setIdx                           (io_read_req_startPc_addr[14:7]),
    .io_read_resp_entries_0_valid
      (_internalBanks_1_io_read_resp_entries_0_valid),
    .io_read_resp_entries_0_tag
      (_internalBanks_1_io_read_resp_entries_0_tag),
    .io_read_resp_entries_0_attribute_branchType
      (_internalBanks_1_io_read_resp_entries_0_attribute_branchType),
    .io_read_resp_entries_0_attribute_rasAction
      (_internalBanks_1_io_read_resp_entries_0_attribute_rasAction),
    .io_read_resp_entries_0_position
      (_internalBanks_1_io_read_resp_entries_0_position),
    .io_read_resp_entries_0_targetCarry_value
      (_internalBanks_1_io_read_resp_entries_0_targetCarry_value),
    .io_read_resp_entries_0_targetLowerBits
      (_internalBanks_1_io_read_resp_entries_0_targetLowerBits),
    .io_read_resp_entries_1_valid
      (_internalBanks_1_io_read_resp_entries_1_valid),
    .io_read_resp_entries_1_tag
      (_internalBanks_1_io_read_resp_entries_1_tag),
    .io_read_resp_entries_1_attribute_branchType
      (_internalBanks_1_io_read_resp_entries_1_attribute_branchType),
    .io_read_resp_entries_1_attribute_rasAction
      (_internalBanks_1_io_read_resp_entries_1_attribute_rasAction),
    .io_read_resp_entries_1_position
      (_internalBanks_1_io_read_resp_entries_1_position),
    .io_read_resp_entries_1_targetCarry_value
      (_internalBanks_1_io_read_resp_entries_1_targetCarry_value),
    .io_read_resp_entries_1_targetLowerBits
      (_internalBanks_1_io_read_resp_entries_1_targetLowerBits),
    .io_read_resp_entries_2_valid
      (_internalBanks_1_io_read_resp_entries_2_valid),
    .io_read_resp_entries_2_tag
      (_internalBanks_1_io_read_resp_entries_2_tag),
    .io_read_resp_entries_2_attribute_branchType
      (_internalBanks_1_io_read_resp_entries_2_attribute_branchType),
    .io_read_resp_entries_2_attribute_rasAction
      (_internalBanks_1_io_read_resp_entries_2_attribute_rasAction),
    .io_read_resp_entries_2_position
      (_internalBanks_1_io_read_resp_entries_2_position),
    .io_read_resp_entries_2_targetCarry_value
      (_internalBanks_1_io_read_resp_entries_2_targetCarry_value),
    .io_read_resp_entries_2_targetLowerBits
      (_internalBanks_1_io_read_resp_entries_2_targetLowerBits),
    .io_read_resp_entries_3_valid
      (_internalBanks_1_io_read_resp_entries_3_valid),
    .io_read_resp_entries_3_tag
      (_internalBanks_1_io_read_resp_entries_3_tag),
    .io_read_resp_entries_3_attribute_branchType
      (_internalBanks_1_io_read_resp_entries_3_attribute_branchType),
    .io_read_resp_entries_3_attribute_rasAction
      (_internalBanks_1_io_read_resp_entries_3_attribute_rasAction),
    .io_read_resp_entries_3_position
      (_internalBanks_1_io_read_resp_entries_3_position),
    .io_read_resp_entries_3_targetCarry_value
      (_internalBanks_1_io_read_resp_entries_3_targetCarry_value),
    .io_read_resp_entries_3_targetLowerBits
      (_internalBanks_1_io_read_resp_entries_3_targetLowerBits),
    .io_read_resp_counters_0_value
      (_internalBanks_1_io_read_resp_counters_0_value),
    .io_read_resp_counters_1_value
      (_internalBanks_1_io_read_resp_counters_1_value),
    .io_read_resp_counters_2_value
      (_internalBanks_1_io_read_resp_counters_2_value),
    .io_read_resp_counters_3_value
      (_internalBanks_1_io_read_resp_counters_3_value),
    .io_writeEntry_req_valid
      (replacer_io_touch_1_valid & t1_internalBankMask[1]),
    .io_writeEntry_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeEntry_req_bits_wayMask                    (t1_entryWayMask),
    .io_writeEntry_req_bits_entry_tag
      (io_write_req_bits_startPc_addr[30:15]),
    .io_writeEntry_req_bits_entry_attribute_branchType
      (io_write_req_bits_mispredictInfo_bits_attribute_branchType),
    .io_writeEntry_req_bits_entry_attribute_rasAction
      (io_write_req_bits_mispredictInfo_bits_attribute_rasAction),
    .io_writeEntry_req_bits_entry_position
      (io_write_req_bits_mispredictInfo_bits_cfiPosition[3:0]),
    .io_writeEntry_req_bits_entry_targetCarry_value    (t1_entry_targetCarry_value),
    .io_writeEntry_req_bits_entry_targetLowerBits
      (io_write_req_bits_mispredictInfo_bits_target_addr[19:0]),
    .io_writeCounter_req_valid
      (_internalBanks_3_io_writeCounter_req_valid_T & t1_internalBankMask[1]),
    .io_writeCounter_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeCounter_req_bits_wayMask
      (internalBanks_3_io_writeCounter_req_bits_wayMask),
    .io_writeCounter_req_bits_counters_0_value         (t1_newCounters_0_value),
    .io_writeCounter_req_bits_counters_1_value         (t1_newCounters_1_value),
    .io_writeCounter_req_bits_counters_2_value         (t1_newCounters_2_value),
    .io_writeCounter_req_bits_counters_3_value         (t1_newCounters_3_value),
    .io_flush_req_valid
      (io_stageCtrl_s2_fire & (|(s2_multiHitMask[3:1])) & s2_internalBankMask[1]),
    .io_flush_req_bits_setIdx                          (s2_startPc_addr[14:7]),
    .io_flush_req_bits_wayMask                         (s2_multiHitMask),
    .boreChildrenBd_bore_addr                          (boreChildrenBd_bore_5_addr),
    .boreChildrenBd_bore_addr_rd                       (boreChildrenBd_bore_5_addr_rd),
    .boreChildrenBd_bore_wdata                         (boreChildrenBd_bore_5_wdata),
    .boreChildrenBd_bore_wmask                         (boreChildrenBd_bore_5_wmask),
    .boreChildrenBd_bore_re                            (boreChildrenBd_bore_5_re),
    .boreChildrenBd_bore_we                            (boreChildrenBd_bore_5_we),
    .boreChildrenBd_bore_rdata                         (boreChildrenBd_bore_5_rdata),
    .boreChildrenBd_bore_ack                           (boreChildrenBd_bore_5_ack),
    .boreChildrenBd_bore_selectedOH                    (boreChildrenBd_bore_5_selectedOH),
    .boreChildrenBd_bore_array                         (boreChildrenBd_bore_5_array),
    .boreChildrenBd_bore_1_addr                        (boreChildrenBd_bore_6_addr),
    .boreChildrenBd_bore_1_addr_rd                     (boreChildrenBd_bore_6_addr_rd),
    .boreChildrenBd_bore_1_wdata                       (boreChildrenBd_bore_6_wdata),
    .boreChildrenBd_bore_1_wmask                       (boreChildrenBd_bore_6_wmask),
    .boreChildrenBd_bore_1_re                          (boreChildrenBd_bore_6_re),
    .boreChildrenBd_bore_1_we                          (boreChildrenBd_bore_6_we),
    .boreChildrenBd_bore_1_rdata                       (boreChildrenBd_bore_6_rdata),
    .boreChildrenBd_bore_1_ack                         (boreChildrenBd_bore_6_ack),
    .boreChildrenBd_bore_1_selectedOH                  (boreChildrenBd_bore_6_selectedOH),
    .boreChildrenBd_bore_1_array                       (boreChildrenBd_bore_6_array),
    .boreChildrenBd_bore_2_addr                        (boreChildrenBd_bore_7_addr),
    .boreChildrenBd_bore_2_addr_rd                     (boreChildrenBd_bore_7_addr_rd),
    .boreChildrenBd_bore_2_wdata                       (boreChildrenBd_bore_7_wdata),
    .boreChildrenBd_bore_2_wmask                       (boreChildrenBd_bore_7_wmask),
    .boreChildrenBd_bore_2_re                          (boreChildrenBd_bore_7_re),
    .boreChildrenBd_bore_2_we                          (boreChildrenBd_bore_7_we),
    .boreChildrenBd_bore_2_rdata                       (boreChildrenBd_bore_7_rdata),
    .boreChildrenBd_bore_2_ack                         (boreChildrenBd_bore_7_ack),
    .boreChildrenBd_bore_2_selectedOH                  (boreChildrenBd_bore_7_selectedOH),
    .boreChildrenBd_bore_2_array                       (boreChildrenBd_bore_7_array),
    .boreChildrenBd_bore_3_addr                        (boreChildrenBd_bore_8_addr),
    .boreChildrenBd_bore_3_addr_rd                     (boreChildrenBd_bore_8_addr_rd),
    .boreChildrenBd_bore_3_wdata                       (boreChildrenBd_bore_8_wdata),
    .boreChildrenBd_bore_3_wmask                       (boreChildrenBd_bore_8_wmask),
    .boreChildrenBd_bore_3_re                          (boreChildrenBd_bore_8_re),
    .boreChildrenBd_bore_3_we                          (boreChildrenBd_bore_8_we),
    .boreChildrenBd_bore_3_rdata                       (boreChildrenBd_bore_8_rdata),
    .boreChildrenBd_bore_3_ack                         (boreChildrenBd_bore_8_ack),
    .boreChildrenBd_bore_3_selectedOH                  (boreChildrenBd_bore_8_selectedOH),
    .boreChildrenBd_bore_3_array                       (boreChildrenBd_bore_8_array),
    .boreChildrenBd_bore_4_addr                        (boreChildrenBd_bore_9_addr),
    .boreChildrenBd_bore_4_addr_rd                     (boreChildrenBd_bore_9_addr_rd),
    .boreChildrenBd_bore_4_wdata                       (boreChildrenBd_bore_9_wdata),
    .boreChildrenBd_bore_4_wmask                       (boreChildrenBd_bore_9_wmask),
    .boreChildrenBd_bore_4_re                          (boreChildrenBd_bore_9_re),
    .boreChildrenBd_bore_4_we                          (boreChildrenBd_bore_9_we),
    .boreChildrenBd_bore_4_rdata                       (boreChildrenBd_bore_9_rdata),
    .boreChildrenBd_bore_4_ack                         (boreChildrenBd_bore_9_ack),
    .boreChildrenBd_bore_4_selectedOH                  (boreChildrenBd_bore_9_selectedOH),
    .boreChildrenBd_bore_4_array                       (boreChildrenBd_bore_9_array),
    .sigFromSrams_bore_ram_hold                        (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_ram_bypass                      (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken                    (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                     (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp                    (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold                    (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_cgen                            (sigFromSrams_bore_5_cgen),
    .sigFromSrams_bore_1_ram_hold                      (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_1_ram_bypass                    (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken                  (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk                   (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp                  (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold                  (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                          (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_2_ram_hold                      (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_2_ram_bypass                    (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken                  (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk                   (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp                  (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold                  (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                          (sigFromSrams_bore_7_cgen),
    .sigFromSrams_bore_3_ram_hold                      (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_3_ram_bypass                    (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken                  (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk                   (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp                  (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold                  (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                          (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_4_ram_hold                      (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_4_ram_bypass                    (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken                  (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk                   (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp                  (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold                  (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                          (sigFromSrams_bore_9_cgen)
  );
  MainBtbInternalBank_2 internalBanks_2 (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_resetDone                                      (_internalBanks_2_io_resetDone),
    .io_read_req_valid
      (io_stageCtrl_s0_fire & s0_internalBankMask[2]),
    .io_read_req_bits_setIdx                           (io_read_req_startPc_addr[14:7]),
    .io_read_resp_entries_0_valid
      (_internalBanks_2_io_read_resp_entries_0_valid),
    .io_read_resp_entries_0_tag
      (_internalBanks_2_io_read_resp_entries_0_tag),
    .io_read_resp_entries_0_attribute_branchType
      (_internalBanks_2_io_read_resp_entries_0_attribute_branchType),
    .io_read_resp_entries_0_attribute_rasAction
      (_internalBanks_2_io_read_resp_entries_0_attribute_rasAction),
    .io_read_resp_entries_0_position
      (_internalBanks_2_io_read_resp_entries_0_position),
    .io_read_resp_entries_0_targetCarry_value
      (_internalBanks_2_io_read_resp_entries_0_targetCarry_value),
    .io_read_resp_entries_0_targetLowerBits
      (_internalBanks_2_io_read_resp_entries_0_targetLowerBits),
    .io_read_resp_entries_1_valid
      (_internalBanks_2_io_read_resp_entries_1_valid),
    .io_read_resp_entries_1_tag
      (_internalBanks_2_io_read_resp_entries_1_tag),
    .io_read_resp_entries_1_attribute_branchType
      (_internalBanks_2_io_read_resp_entries_1_attribute_branchType),
    .io_read_resp_entries_1_attribute_rasAction
      (_internalBanks_2_io_read_resp_entries_1_attribute_rasAction),
    .io_read_resp_entries_1_position
      (_internalBanks_2_io_read_resp_entries_1_position),
    .io_read_resp_entries_1_targetCarry_value
      (_internalBanks_2_io_read_resp_entries_1_targetCarry_value),
    .io_read_resp_entries_1_targetLowerBits
      (_internalBanks_2_io_read_resp_entries_1_targetLowerBits),
    .io_read_resp_entries_2_valid
      (_internalBanks_2_io_read_resp_entries_2_valid),
    .io_read_resp_entries_2_tag
      (_internalBanks_2_io_read_resp_entries_2_tag),
    .io_read_resp_entries_2_attribute_branchType
      (_internalBanks_2_io_read_resp_entries_2_attribute_branchType),
    .io_read_resp_entries_2_attribute_rasAction
      (_internalBanks_2_io_read_resp_entries_2_attribute_rasAction),
    .io_read_resp_entries_2_position
      (_internalBanks_2_io_read_resp_entries_2_position),
    .io_read_resp_entries_2_targetCarry_value
      (_internalBanks_2_io_read_resp_entries_2_targetCarry_value),
    .io_read_resp_entries_2_targetLowerBits
      (_internalBanks_2_io_read_resp_entries_2_targetLowerBits),
    .io_read_resp_entries_3_valid
      (_internalBanks_2_io_read_resp_entries_3_valid),
    .io_read_resp_entries_3_tag
      (_internalBanks_2_io_read_resp_entries_3_tag),
    .io_read_resp_entries_3_attribute_branchType
      (_internalBanks_2_io_read_resp_entries_3_attribute_branchType),
    .io_read_resp_entries_3_attribute_rasAction
      (_internalBanks_2_io_read_resp_entries_3_attribute_rasAction),
    .io_read_resp_entries_3_position
      (_internalBanks_2_io_read_resp_entries_3_position),
    .io_read_resp_entries_3_targetCarry_value
      (_internalBanks_2_io_read_resp_entries_3_targetCarry_value),
    .io_read_resp_entries_3_targetLowerBits
      (_internalBanks_2_io_read_resp_entries_3_targetLowerBits),
    .io_read_resp_counters_0_value
      (_internalBanks_2_io_read_resp_counters_0_value),
    .io_read_resp_counters_1_value
      (_internalBanks_2_io_read_resp_counters_1_value),
    .io_read_resp_counters_2_value
      (_internalBanks_2_io_read_resp_counters_2_value),
    .io_read_resp_counters_3_value
      (_internalBanks_2_io_read_resp_counters_3_value),
    .io_writeEntry_req_valid
      (replacer_io_touch_1_valid & t1_internalBankMask[2]),
    .io_writeEntry_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeEntry_req_bits_wayMask                    (t1_entryWayMask),
    .io_writeEntry_req_bits_entry_tag
      (io_write_req_bits_startPc_addr[30:15]),
    .io_writeEntry_req_bits_entry_attribute_branchType
      (io_write_req_bits_mispredictInfo_bits_attribute_branchType),
    .io_writeEntry_req_bits_entry_attribute_rasAction
      (io_write_req_bits_mispredictInfo_bits_attribute_rasAction),
    .io_writeEntry_req_bits_entry_position
      (io_write_req_bits_mispredictInfo_bits_cfiPosition[3:0]),
    .io_writeEntry_req_bits_entry_targetCarry_value    (t1_entry_targetCarry_value),
    .io_writeEntry_req_bits_entry_targetLowerBits
      (io_write_req_bits_mispredictInfo_bits_target_addr[19:0]),
    .io_writeCounter_req_valid
      (_internalBanks_3_io_writeCounter_req_valid_T & t1_internalBankMask[2]),
    .io_writeCounter_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeCounter_req_bits_wayMask
      (internalBanks_3_io_writeCounter_req_bits_wayMask),
    .io_writeCounter_req_bits_counters_0_value         (t1_newCounters_0_value),
    .io_writeCounter_req_bits_counters_1_value         (t1_newCounters_1_value),
    .io_writeCounter_req_bits_counters_2_value         (t1_newCounters_2_value),
    .io_writeCounter_req_bits_counters_3_value         (t1_newCounters_3_value),
    .io_flush_req_valid
      (io_stageCtrl_s2_fire & (|(s2_multiHitMask[3:1])) & s2_internalBankMask[2]),
    .io_flush_req_bits_setIdx                          (s2_startPc_addr[14:7]),
    .io_flush_req_bits_wayMask                         (s2_multiHitMask),
    .boreChildrenBd_bore_addr                          (boreChildrenBd_bore_10_addr),
    .boreChildrenBd_bore_addr_rd                       (boreChildrenBd_bore_10_addr_rd),
    .boreChildrenBd_bore_wdata                         (boreChildrenBd_bore_10_wdata),
    .boreChildrenBd_bore_wmask                         (boreChildrenBd_bore_10_wmask),
    .boreChildrenBd_bore_re                            (boreChildrenBd_bore_10_re),
    .boreChildrenBd_bore_we                            (boreChildrenBd_bore_10_we),
    .boreChildrenBd_bore_rdata                         (boreChildrenBd_bore_10_rdata),
    .boreChildrenBd_bore_ack                           (boreChildrenBd_bore_10_ack),
    .boreChildrenBd_bore_selectedOH
      (boreChildrenBd_bore_10_selectedOH),
    .boreChildrenBd_bore_array                         (boreChildrenBd_bore_10_array),
    .boreChildrenBd_bore_1_addr                        (boreChildrenBd_bore_11_addr),
    .boreChildrenBd_bore_1_addr_rd                     (boreChildrenBd_bore_11_addr_rd),
    .boreChildrenBd_bore_1_wdata                       (boreChildrenBd_bore_11_wdata),
    .boreChildrenBd_bore_1_wmask                       (boreChildrenBd_bore_11_wmask),
    .boreChildrenBd_bore_1_re                          (boreChildrenBd_bore_11_re),
    .boreChildrenBd_bore_1_we                          (boreChildrenBd_bore_11_we),
    .boreChildrenBd_bore_1_rdata                       (boreChildrenBd_bore_11_rdata),
    .boreChildrenBd_bore_1_ack                         (boreChildrenBd_bore_11_ack),
    .boreChildrenBd_bore_1_selectedOH
      (boreChildrenBd_bore_11_selectedOH),
    .boreChildrenBd_bore_1_array                       (boreChildrenBd_bore_11_array),
    .boreChildrenBd_bore_2_addr                        (boreChildrenBd_bore_12_addr),
    .boreChildrenBd_bore_2_addr_rd                     (boreChildrenBd_bore_12_addr_rd),
    .boreChildrenBd_bore_2_wdata                       (boreChildrenBd_bore_12_wdata),
    .boreChildrenBd_bore_2_wmask                       (boreChildrenBd_bore_12_wmask),
    .boreChildrenBd_bore_2_re                          (boreChildrenBd_bore_12_re),
    .boreChildrenBd_bore_2_we                          (boreChildrenBd_bore_12_we),
    .boreChildrenBd_bore_2_rdata                       (boreChildrenBd_bore_12_rdata),
    .boreChildrenBd_bore_2_ack                         (boreChildrenBd_bore_12_ack),
    .boreChildrenBd_bore_2_selectedOH
      (boreChildrenBd_bore_12_selectedOH),
    .boreChildrenBd_bore_2_array                       (boreChildrenBd_bore_12_array),
    .boreChildrenBd_bore_3_addr                        (boreChildrenBd_bore_13_addr),
    .boreChildrenBd_bore_3_addr_rd                     (boreChildrenBd_bore_13_addr_rd),
    .boreChildrenBd_bore_3_wdata                       (boreChildrenBd_bore_13_wdata),
    .boreChildrenBd_bore_3_wmask                       (boreChildrenBd_bore_13_wmask),
    .boreChildrenBd_bore_3_re                          (boreChildrenBd_bore_13_re),
    .boreChildrenBd_bore_3_we                          (boreChildrenBd_bore_13_we),
    .boreChildrenBd_bore_3_rdata                       (boreChildrenBd_bore_13_rdata),
    .boreChildrenBd_bore_3_ack                         (boreChildrenBd_bore_13_ack),
    .boreChildrenBd_bore_3_selectedOH
      (boreChildrenBd_bore_13_selectedOH),
    .boreChildrenBd_bore_3_array                       (boreChildrenBd_bore_13_array),
    .boreChildrenBd_bore_4_addr                        (boreChildrenBd_bore_14_addr),
    .boreChildrenBd_bore_4_addr_rd                     (boreChildrenBd_bore_14_addr_rd),
    .boreChildrenBd_bore_4_wdata                       (boreChildrenBd_bore_14_wdata),
    .boreChildrenBd_bore_4_wmask                       (boreChildrenBd_bore_14_wmask),
    .boreChildrenBd_bore_4_re                          (boreChildrenBd_bore_14_re),
    .boreChildrenBd_bore_4_we                          (boreChildrenBd_bore_14_we),
    .boreChildrenBd_bore_4_rdata                       (boreChildrenBd_bore_14_rdata),
    .boreChildrenBd_bore_4_ack                         (boreChildrenBd_bore_14_ack),
    .boreChildrenBd_bore_4_selectedOH
      (boreChildrenBd_bore_14_selectedOH),
    .boreChildrenBd_bore_4_array                       (boreChildrenBd_bore_14_array),
    .sigFromSrams_bore_ram_hold                        (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_ram_bypass                      (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken
      (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                     (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp
      (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold
      (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_cgen                            (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_1_ram_hold                      (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_1_ram_bypass                    (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken
      (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk                   (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp
      (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold
      (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                          (sigFromSrams_bore_11_cgen),
    .sigFromSrams_bore_2_ram_hold                      (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_2_ram_bypass                    (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken
      (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk                   (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp
      (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold
      (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                          (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_3_ram_hold                      (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_3_ram_bypass                    (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken
      (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk                   (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp
      (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold
      (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                          (sigFromSrams_bore_13_cgen),
    .sigFromSrams_bore_4_ram_hold                      (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_4_ram_bypass                    (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken
      (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk                   (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp
      (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold
      (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                          (sigFromSrams_bore_14_cgen)
  );
  MainBtbInternalBank_3 internalBanks_3 (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_resetDone                                      (_internalBanks_3_io_resetDone),
    .io_read_req_valid
      (io_stageCtrl_s0_fire & s0_internalBankMask[3]),
    .io_read_req_bits_setIdx                           (io_read_req_startPc_addr[14:7]),
    .io_read_resp_entries_0_valid
      (_internalBanks_3_io_read_resp_entries_0_valid),
    .io_read_resp_entries_0_tag
      (_internalBanks_3_io_read_resp_entries_0_tag),
    .io_read_resp_entries_0_attribute_branchType
      (_internalBanks_3_io_read_resp_entries_0_attribute_branchType),
    .io_read_resp_entries_0_attribute_rasAction
      (_internalBanks_3_io_read_resp_entries_0_attribute_rasAction),
    .io_read_resp_entries_0_position
      (_internalBanks_3_io_read_resp_entries_0_position),
    .io_read_resp_entries_0_targetCarry_value
      (_internalBanks_3_io_read_resp_entries_0_targetCarry_value),
    .io_read_resp_entries_0_targetLowerBits
      (_internalBanks_3_io_read_resp_entries_0_targetLowerBits),
    .io_read_resp_entries_1_valid
      (_internalBanks_3_io_read_resp_entries_1_valid),
    .io_read_resp_entries_1_tag
      (_internalBanks_3_io_read_resp_entries_1_tag),
    .io_read_resp_entries_1_attribute_branchType
      (_internalBanks_3_io_read_resp_entries_1_attribute_branchType),
    .io_read_resp_entries_1_attribute_rasAction
      (_internalBanks_3_io_read_resp_entries_1_attribute_rasAction),
    .io_read_resp_entries_1_position
      (_internalBanks_3_io_read_resp_entries_1_position),
    .io_read_resp_entries_1_targetCarry_value
      (_internalBanks_3_io_read_resp_entries_1_targetCarry_value),
    .io_read_resp_entries_1_targetLowerBits
      (_internalBanks_3_io_read_resp_entries_1_targetLowerBits),
    .io_read_resp_entries_2_valid
      (_internalBanks_3_io_read_resp_entries_2_valid),
    .io_read_resp_entries_2_tag
      (_internalBanks_3_io_read_resp_entries_2_tag),
    .io_read_resp_entries_2_attribute_branchType
      (_internalBanks_3_io_read_resp_entries_2_attribute_branchType),
    .io_read_resp_entries_2_attribute_rasAction
      (_internalBanks_3_io_read_resp_entries_2_attribute_rasAction),
    .io_read_resp_entries_2_position
      (_internalBanks_3_io_read_resp_entries_2_position),
    .io_read_resp_entries_2_targetCarry_value
      (_internalBanks_3_io_read_resp_entries_2_targetCarry_value),
    .io_read_resp_entries_2_targetLowerBits
      (_internalBanks_3_io_read_resp_entries_2_targetLowerBits),
    .io_read_resp_entries_3_valid
      (_internalBanks_3_io_read_resp_entries_3_valid),
    .io_read_resp_entries_3_tag
      (_internalBanks_3_io_read_resp_entries_3_tag),
    .io_read_resp_entries_3_attribute_branchType
      (_internalBanks_3_io_read_resp_entries_3_attribute_branchType),
    .io_read_resp_entries_3_attribute_rasAction
      (_internalBanks_3_io_read_resp_entries_3_attribute_rasAction),
    .io_read_resp_entries_3_position
      (_internalBanks_3_io_read_resp_entries_3_position),
    .io_read_resp_entries_3_targetCarry_value
      (_internalBanks_3_io_read_resp_entries_3_targetCarry_value),
    .io_read_resp_entries_3_targetLowerBits
      (_internalBanks_3_io_read_resp_entries_3_targetLowerBits),
    .io_read_resp_counters_0_value
      (_internalBanks_3_io_read_resp_counters_0_value),
    .io_read_resp_counters_1_value
      (_internalBanks_3_io_read_resp_counters_1_value),
    .io_read_resp_counters_2_value
      (_internalBanks_3_io_read_resp_counters_2_value),
    .io_read_resp_counters_3_value
      (_internalBanks_3_io_read_resp_counters_3_value),
    .io_writeEntry_req_valid
      (replacer_io_touch_1_valid & t1_internalBankMask[3]),
    .io_writeEntry_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeEntry_req_bits_wayMask                    (t1_entryWayMask),
    .io_writeEntry_req_bits_entry_tag
      (io_write_req_bits_startPc_addr[30:15]),
    .io_writeEntry_req_bits_entry_attribute_branchType
      (io_write_req_bits_mispredictInfo_bits_attribute_branchType),
    .io_writeEntry_req_bits_entry_attribute_rasAction
      (io_write_req_bits_mispredictInfo_bits_attribute_rasAction),
    .io_writeEntry_req_bits_entry_position
      (io_write_req_bits_mispredictInfo_bits_cfiPosition[3:0]),
    .io_writeEntry_req_bits_entry_targetCarry_value    (t1_entry_targetCarry_value),
    .io_writeEntry_req_bits_entry_targetLowerBits
      (io_write_req_bits_mispredictInfo_bits_target_addr[19:0]),
    .io_writeCounter_req_valid
      (_internalBanks_3_io_writeCounter_req_valid_T & t1_internalBankMask[3]),
    .io_writeCounter_req_bits_setIdx
      (io_write_req_bits_startPc_addr[14:7]),
    .io_writeCounter_req_bits_wayMask
      (internalBanks_3_io_writeCounter_req_bits_wayMask),
    .io_writeCounter_req_bits_counters_0_value         (t1_newCounters_0_value),
    .io_writeCounter_req_bits_counters_1_value         (t1_newCounters_1_value),
    .io_writeCounter_req_bits_counters_2_value         (t1_newCounters_2_value),
    .io_writeCounter_req_bits_counters_3_value         (t1_newCounters_3_value),
    .io_flush_req_valid
      (io_stageCtrl_s2_fire & (|(s2_multiHitMask[3:1])) & s2_internalBankMask[3]),
    .io_flush_req_bits_setIdx                          (s2_startPc_addr[14:7]),
    .io_flush_req_bits_wayMask                         (s2_multiHitMask),
    .boreChildrenBd_bore_addr                          (boreChildrenBd_bore_15_addr),
    .boreChildrenBd_bore_addr_rd                       (boreChildrenBd_bore_15_addr_rd),
    .boreChildrenBd_bore_wdata                         (boreChildrenBd_bore_15_wdata),
    .boreChildrenBd_bore_wmask                         (boreChildrenBd_bore_15_wmask),
    .boreChildrenBd_bore_re                            (boreChildrenBd_bore_15_re),
    .boreChildrenBd_bore_we                            (boreChildrenBd_bore_15_we),
    .boreChildrenBd_bore_rdata                         (boreChildrenBd_bore_15_rdata),
    .boreChildrenBd_bore_ack                           (boreChildrenBd_bore_15_ack),
    .boreChildrenBd_bore_selectedOH
      (boreChildrenBd_bore_15_selectedOH),
    .boreChildrenBd_bore_array                         (boreChildrenBd_bore_15_array),
    .boreChildrenBd_bore_1_addr                        (boreChildrenBd_bore_16_addr),
    .boreChildrenBd_bore_1_addr_rd                     (boreChildrenBd_bore_16_addr_rd),
    .boreChildrenBd_bore_1_wdata                       (boreChildrenBd_bore_16_wdata),
    .boreChildrenBd_bore_1_wmask                       (boreChildrenBd_bore_16_wmask),
    .boreChildrenBd_bore_1_re                          (boreChildrenBd_bore_16_re),
    .boreChildrenBd_bore_1_we                          (boreChildrenBd_bore_16_we),
    .boreChildrenBd_bore_1_rdata                       (boreChildrenBd_bore_16_rdata),
    .boreChildrenBd_bore_1_ack                         (boreChildrenBd_bore_16_ack),
    .boreChildrenBd_bore_1_selectedOH
      (boreChildrenBd_bore_16_selectedOH),
    .boreChildrenBd_bore_1_array                       (boreChildrenBd_bore_16_array),
    .boreChildrenBd_bore_2_addr                        (boreChildrenBd_bore_17_addr),
    .boreChildrenBd_bore_2_addr_rd                     (boreChildrenBd_bore_17_addr_rd),
    .boreChildrenBd_bore_2_wdata                       (boreChildrenBd_bore_17_wdata),
    .boreChildrenBd_bore_2_wmask                       (boreChildrenBd_bore_17_wmask),
    .boreChildrenBd_bore_2_re                          (boreChildrenBd_bore_17_re),
    .boreChildrenBd_bore_2_we                          (boreChildrenBd_bore_17_we),
    .boreChildrenBd_bore_2_rdata                       (boreChildrenBd_bore_17_rdata),
    .boreChildrenBd_bore_2_ack                         (boreChildrenBd_bore_17_ack),
    .boreChildrenBd_bore_2_selectedOH
      (boreChildrenBd_bore_17_selectedOH),
    .boreChildrenBd_bore_2_array                       (boreChildrenBd_bore_17_array),
    .boreChildrenBd_bore_3_addr                        (boreChildrenBd_bore_18_addr),
    .boreChildrenBd_bore_3_addr_rd                     (boreChildrenBd_bore_18_addr_rd),
    .boreChildrenBd_bore_3_wdata                       (boreChildrenBd_bore_18_wdata),
    .boreChildrenBd_bore_3_wmask                       (boreChildrenBd_bore_18_wmask),
    .boreChildrenBd_bore_3_re                          (boreChildrenBd_bore_18_re),
    .boreChildrenBd_bore_3_we                          (boreChildrenBd_bore_18_we),
    .boreChildrenBd_bore_3_rdata                       (boreChildrenBd_bore_18_rdata),
    .boreChildrenBd_bore_3_ack                         (boreChildrenBd_bore_18_ack),
    .boreChildrenBd_bore_3_selectedOH
      (boreChildrenBd_bore_18_selectedOH),
    .boreChildrenBd_bore_3_array                       (boreChildrenBd_bore_18_array),
    .boreChildrenBd_bore_4_addr                        (boreChildrenBd_bore_19_addr),
    .boreChildrenBd_bore_4_addr_rd                     (boreChildrenBd_bore_19_addr_rd),
    .boreChildrenBd_bore_4_wdata                       (boreChildrenBd_bore_19_wdata),
    .boreChildrenBd_bore_4_wmask                       (boreChildrenBd_bore_19_wmask),
    .boreChildrenBd_bore_4_re                          (boreChildrenBd_bore_19_re),
    .boreChildrenBd_bore_4_we                          (boreChildrenBd_bore_19_we),
    .boreChildrenBd_bore_4_rdata                       (boreChildrenBd_bore_19_rdata),
    .boreChildrenBd_bore_4_ack                         (boreChildrenBd_bore_19_ack),
    .boreChildrenBd_bore_4_selectedOH
      (boreChildrenBd_bore_19_selectedOH),
    .boreChildrenBd_bore_4_array                       (boreChildrenBd_bore_19_array),
    .sigFromSrams_bore_ram_hold                        (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_ram_bypass                      (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken
      (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                     (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp
      (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold
      (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_cgen                            (sigFromSrams_bore_15_cgen),
    .sigFromSrams_bore_1_ram_hold                      (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_1_ram_bypass                    (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken
      (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk                   (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp
      (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold
      (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                          (sigFromSrams_bore_16_cgen),
    .sigFromSrams_bore_2_ram_hold                      (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_2_ram_bypass                    (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken
      (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk                   (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp
      (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold
      (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                          (sigFromSrams_bore_17_cgen),
    .sigFromSrams_bore_3_ram_hold                      (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_3_ram_bypass                    (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken
      (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk                   (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp
      (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold
      (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                          (sigFromSrams_bore_18_cgen),
    .sigFromSrams_bore_4_ram_hold                      (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_4_ram_bypass                    (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken
      (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk                   (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp
      (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold
      (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                          (sigFromSrams_bore_19_cgen)
  );
  MainBtbReplacer replacer (
    .clock                   (clock),
    .reset                   (reset),
    .io_victim_wayMask       (_replacer_io_victim_wayMask),
    .io_touch_0_valid
      (io_stageCtrl_s3_fire
       & (io_s3_takenMask_0 | io_s3_takenMask_1 | io_s3_takenMask_2 | io_s3_takenMask_3)),
    .io_touch_0_bits_setIdx  (s3_replacerSetIdx),
    .io_touch_0_bits_wayMask
      ({io_s3_takenMask_3, io_s3_takenMask_2, io_s3_takenMask_1, io_s3_takenMask_0}),
    .io_touch_1_valid        (replacer_io_touch_1_valid),
    .io_touch_1_bits_setIdx  (io_write_req_bits_startPc_addr[12:5]),
    .io_touch_1_bits_wayMask (t1_entryWayMask)
  );
  assign io_resetDone =
    _internalBanks_0_io_resetDone & _internalBanks_1_io_resetDone
    & _internalBanks_2_io_resetDone & _internalBanks_3_io_resetDone;
  assign io_read_resp_predictions_0_valid = s2_hitMask_0;
  assign io_read_resp_predictions_0_bits_cfiPosition = io_read_resp_metas_0_position_0;
  assign io_read_resp_predictions_0_bits_target_addr =
    {s2_rawEntries_0_targetCarry_value == 2'h1
       ? 29'(s2_startPc_addr[48:20] + 29'h1)
       : s2_rawEntries_0_targetCarry_value == 2'h2
           ? 29'(s2_startPc_addr[48:20] - 29'h1)
           : s2_startPc_addr[48:20],
     s2_rawEntries_0_targetLowerBits};
  assign io_read_resp_predictions_0_bits_attribute_branchType =
    s2_rawEntries_0_attribute_branchType;
  assign io_read_resp_predictions_0_bits_attribute_rasAction =
    s2_rawEntries_0_attribute_rasAction;
  assign io_read_resp_predictions_0_bits_taken = s2_rawCounters_0_value[1];
  assign io_read_resp_predictions_1_valid = s2_hitMask_1;
  assign io_read_resp_predictions_1_bits_cfiPosition = io_read_resp_metas_1_position_0;
  assign io_read_resp_predictions_1_bits_target_addr =
    {s2_rawEntries_1_targetCarry_value == 2'h1
       ? 29'(s2_startPc_addr[48:20] + 29'h1)
       : s2_rawEntries_1_targetCarry_value == 2'h2
           ? 29'(s2_startPc_addr[48:20] - 29'h1)
           : s2_startPc_addr[48:20],
     s2_rawEntries_1_targetLowerBits};
  assign io_read_resp_predictions_1_bits_attribute_branchType =
    s2_rawEntries_1_attribute_branchType;
  assign io_read_resp_predictions_1_bits_attribute_rasAction =
    s2_rawEntries_1_attribute_rasAction;
  assign io_read_resp_predictions_1_bits_taken = s2_rawCounters_1_value[1];
  assign io_read_resp_predictions_2_valid = s2_hitMask_2;
  assign io_read_resp_predictions_2_bits_cfiPosition = io_read_resp_metas_2_position_0;
  assign io_read_resp_predictions_2_bits_target_addr =
    {s2_rawEntries_2_targetCarry_value == 2'h1
       ? 29'(s2_startPc_addr[48:20] + 29'h1)
       : s2_rawEntries_2_targetCarry_value == 2'h2
           ? 29'(s2_startPc_addr[48:20] - 29'h1)
           : s2_startPc_addr[48:20],
     s2_rawEntries_2_targetLowerBits};
  assign io_read_resp_predictions_2_bits_attribute_branchType =
    s2_rawEntries_2_attribute_branchType;
  assign io_read_resp_predictions_2_bits_attribute_rasAction =
    s2_rawEntries_2_attribute_rasAction;
  assign io_read_resp_predictions_2_bits_taken = s2_rawCounters_2_value[1];
  assign io_read_resp_predictions_3_valid = s2_hitMask_3;
  assign io_read_resp_predictions_3_bits_cfiPosition = io_read_resp_metas_3_position_0;
  assign io_read_resp_predictions_3_bits_target_addr =
    {s2_rawEntries_3_targetCarry_value == 2'h1
       ? 29'(s2_startPc_addr[48:20] + 29'h1)
       : s2_rawEntries_3_targetCarry_value == 2'h2
           ? 29'(s2_startPc_addr[48:20] - 29'h1)
           : s2_startPc_addr[48:20],
     s2_rawEntries_3_targetLowerBits};
  assign io_read_resp_predictions_3_bits_attribute_branchType =
    s2_rawEntries_3_attribute_branchType;
  assign io_read_resp_predictions_3_bits_attribute_rasAction =
    s2_rawEntries_3_attribute_rasAction;
  assign io_read_resp_predictions_3_bits_taken = s2_rawCounters_3_value[1];
  assign io_read_resp_metas_0_rawHit = rawHit;
  assign io_read_resp_metas_0_position = io_read_resp_metas_0_position_0;
  assign io_read_resp_metas_0_attribute_branchType = s2_rawEntries_0_attribute_branchType;
  assign io_read_resp_metas_0_attribute_rasAction = s2_rawEntries_0_attribute_rasAction;
  assign io_read_resp_metas_0_counter_value = s2_rawCounters_0_value;
  assign io_read_resp_metas_1_rawHit = rawHit_1;
  assign io_read_resp_metas_1_position = io_read_resp_metas_1_position_0;
  assign io_read_resp_metas_1_attribute_branchType = s2_rawEntries_1_attribute_branchType;
  assign io_read_resp_metas_1_attribute_rasAction = s2_rawEntries_1_attribute_rasAction;
  assign io_read_resp_metas_1_counter_value = s2_rawCounters_1_value;
  assign io_read_resp_metas_2_rawHit = rawHit_2;
  assign io_read_resp_metas_2_position = io_read_resp_metas_2_position_0;
  assign io_read_resp_metas_2_attribute_branchType = s2_rawEntries_2_attribute_branchType;
  assign io_read_resp_metas_2_attribute_rasAction = s2_rawEntries_2_attribute_rasAction;
  assign io_read_resp_metas_2_counter_value = s2_rawCounters_2_value;
  assign io_read_resp_metas_3_rawHit = rawHit_3;
  assign io_read_resp_metas_3_position = io_read_resp_metas_3_position_0;
  assign io_read_resp_metas_3_attribute_branchType = s2_rawEntries_3_attribute_branchType;
  assign io_read_resp_metas_3_attribute_rasAction = s2_rawEntries_3_attribute_rasAction;
  assign io_read_resp_metas_3_counter_value = s2_rawCounters_3_value;
endmodule

