{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646308105666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646308105674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 03:48:25 2022 " "Processing started: Thu Mar 03 03:48:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646308105674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308105674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308105674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646308106118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646308106118 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 CPU.sv(292) " "Verilog HDL Expression warning at CPU.sv(292): truncated literal to match 1 bits" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1646308114510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notALUSrc NotAluSrc CPU.sv(317) " "Verilog HDL Declaration information at CPU.sv(317): object \"notALUSrc\" differs only in case from object \"NotAluSrc\" in the same scope" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 317 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646308114511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET CPU.sv(9) " "Verilog HDL Declaration information at CPU.sv(9): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646308114511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114514 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linearshiftright.sv 2 2 " "Found 2 design units, including 2 entities, in source file linearshiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LinearShiftRight " "Found entity 1: LinearShiftRight" {  } { { "LinearShiftRight.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftRight.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114516 ""} { "Info" "ISGN_ENTITY_NAME" "2 LSR_tb " "Found entity 2: LSR_tb" {  } { { "LinearShiftRight.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftRight.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SystemVerilog3.sv " "Can't analyze file -- file SystemVerilog3.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646308114518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR_64 " "Found entity 1: LSR_64" {  } { { "LSR_64.sv" "" { Text "E:/Quartus/Labs/Lab4/LSR_64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 ImmExtender.sv(50) " "Verilog HDL Expression warning at ImmExtender.sv(50): truncated literal to match 16 bits" {  } { { "ImmExtender.sv" "" { Text "E:/Quartus/Labs/Lab4/ImmExtender.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1646308114521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immextender.sv 2 2 " "Found 2 design units, including 2 entities, in source file immextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sext " "Found entity 1: Sext" {  } { { "ImmExtender.sv" "" { Text "E:/Quartus/Labs/Lab4/ImmExtender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114521 ""} { "Info" "ISGN_ENTITY_NAME" "2 SextBench " "Found entity 2: SextBench" {  } { { "ImmExtender.sv" "" { Text "E:/Quartus/Labs/Lab4/ImmExtender.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linearshiftleft.sv 2 2 " "Found 2 design units, including 2 entities, in source file linearshiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LinearShiftLeft " "Found entity 1: LinearShiftLeft" {  } { { "LinearShiftLeft.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftLeft.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114523 ""} { "Info" "ISGN_ENTITY_NAME" "2 LSL_tb " "Found entity 2: LSL_tb" {  } { { "LinearShiftLeft.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftLeft.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalitychecker_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file equalitychecker_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EqualityChecker_5 " "Found entity 1: EqualityChecker_5" {  } { { "EqualityChecker_5.sv" "" { Text "E:/Quartus/Labs/Lab4/EqualityChecker_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308114525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BLTShouldBranch CPU.sv(121) " "Verilog HDL Implicit Net warning at CPU.sv(121): created implicit net for \"BLTShouldBranch\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempCarryoutFlag CPU.sv(135) " "Verilog HDL Implicit Net warning at CPU.sv(135): created implicit net for \"tempCarryoutFlag\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXBOut CPU.sv(151) " "Verilog HDL Implicit Net warning at CPU.sv(151): created implicit net for \"EXBOut\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RFcommand CPU.sv(212) " "Verilog HDL Implicit Net warning at CPU.sv(212): created implicit net for \"RFcommand\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NotALUSrc CPU.sv(331) " "Verilog HDL Implicit Net warning at CPU.sv(331): created implicit net for \"NotALUSrc\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Forward_RdMem_ToRn CPU.sv(365) " "Verilog HDL Implicit Net warning at CPU.sv(365): created implicit net for \"Forward_RdMem_ToRn\"" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 365 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308114525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LinearShiftLeft LinearShiftLeft.sv(4) " "Verilog HDL Parameter Declaration warning at LinearShiftLeft.sv(4): Parameter Declaration in module \"LinearShiftLeft\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LinearShiftLeft.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftLeft.sv" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646308114539 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LinearShiftRight LinearShiftRight.sv(4) " "Verilog HDL Parameter Declaration warning at LinearShiftRight.sv(4): Parameter Declaration in module \"LinearShiftRight\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LinearShiftRight.sv" "" { Text "E:/Quartus/Labs/Lab4/LinearShiftRight.sv" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646308114540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646308114952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG CPU.sv(14) " "Verilog HDL or VHDL warning at CPU.sv(14): object \"DEBUG\" assigned a value but never read" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646308115065 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRd CPU.sv(167) " "Verilog HDL or VHDL warning at CPU.sv(167): object \"MemRd\" assigned a value but never read" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646308115069 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "commandType CPU.sv(418) " "Verilog HDL or VHDL warning at CPU.sv(418): object \"commandType\" assigned a value but never read" {  } { { "CPU.sv" "" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646308115070 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sext Sext:CondXtend " "Elaborating entity \"Sext\" for hierarchy \"Sext:CondXtend\"" {  } { { "CPU.sv" "CondXtend" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.sv 2 2 " "Using design file mux2_1.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "E:/Quartus/Labs/Lab4/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115644 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Quartus/Labs/Lab4/mux2_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308115644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Sext:CondXtend\|mux2_1:SextMux " "Elaborating entity \"mux2_1\" for hierarchy \"Sext:CondXtend\|mux2_1:SextMux\"" {  } { { "ImmExtender.sv" "SextMux" { Text "E:/Quartus/Labs/Lab4/ImmExtender.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sext Sext:BrXtend " "Elaborating entity \"Sext\" for hierarchy \"Sext:BrXtend\"" {  } { { "CPU.sv" "BrXtend" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinearShiftLeft LinearShiftLeft:AddrShifter " "Elaborating entity \"LinearShiftLeft\" for hierarchy \"LinearShiftLeft:AddrShifter\"" {  } { { "CPU.sv" "AddrShifter" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.sv 1 1 " "Using design file adder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/Quartus/Labs/Lab4/adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308115821 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adder adder.sv(7) " "Verilog HDL Parameter Declaration warning at adder.sv(7): Parameter Declaration in module \"adder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "adder.sv" "" { Text "E:/Quartus/Labs/Lab4/adder.sv" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646308115821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:BranchAdder " "Elaborating entity \"adder\" for hierarchy \"adder:BranchAdder\"" {  } { { "CPU.sv" "BranchAdder" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.sv 1 1 " "Using design file fulladder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fulladder.sv" "" { Text "E:/Quartus/Labs/Lab4/fulladder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308115887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder:BranchAdder\|fullAdder:adder0 " "Elaborating entity \"fullAdder\" for hierarchy \"adder:BranchAdder\|fullAdder:adder0\"" {  } { { "adder.sv" "adder0" { Text "E:/Quartus/Labs/Lab4/adder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.sv 2 2 " "Using design file register.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "E:/Quartus/Labs/Lab4/register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115966 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_tb " "Found entity 2: register_tb" {  } { { "register.sv" "" { Text "E:/Quartus/Labs/Lab4/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308115966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308115966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PCRegister " "Elaborating entity \"register\" for hierarchy \"register:PCRegister\"" {  } { { "CPU.sv" "PCRegister" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308115967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff_with_enable.sv 1 1 " "Using design file dff_with_enable.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff_with_enable " "Found entity 1: dff_with_enable" {  } { { "dff_with_enable.sv" "" { Text "E:/Quartus/Labs/Lab4/dff_with_enable.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308116000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308116000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_with_enable register:PCRegister\|dff_with_enable:eachDff\[0\].dflipflop " "Elaborating entity \"dff_with_enable\" for hierarchy \"register:PCRegister\|dff_with_enable:eachDff\[0\].dflipflop\"" {  } { { "register.sv" "eachDff\[0\].dflipflop" { Text "E:/Quartus/Labs/Lab4/register.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308116000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.sv 1 1 " "Using design file d_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "d_ff.sv" "" { Text "E:/Quartus/Labs/Lab4/d_ff.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308116040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308116040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register:PCRegister\|dff_with_enable:eachDff\[0\].dflipflop\|D_FF:dflipflop " "Elaborating entity \"D_FF\" for hierarchy \"register:PCRegister\|dff_with_enable:eachDff\[0\].dflipflop\|D_FF:dflipflop\"" {  } { { "dff_with_enable.sv" "dflipflop" { Text "E:/Quartus/Labs/Lab4/dff_with_enable.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308116041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructmem.sv 2 2 " "Using design file instructmem.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "E:/Quartus/Labs/Lab4/instructmem.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308116182 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "E:/Quartus/Labs/Lab4/instructmem.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646308116182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1646308116182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instructionMemory " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instructionMemory\"" {  } { { "CPU.sv" "instructionMemory" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308116288 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(123) " "Verilog HDL warning at instructmem.sv(123): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "E:/Quartus/Labs/Lab4/instructmem.sv" 123 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1646308116289 "|CPU|instructmem:instructionMemory"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test10_forwarding.arm(73) " "Verilog HDL syntax error at test10_forwarding.arm(73) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../benchmarks/test10_forwarding.arm" "" { Text "E:/Quartus/Labs/benchmarks/test10_forwarding.arm" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1646308116290 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(142) " "Verilog HDL Display System Task info at instructmem.sv(142): Running benchmark: " {  } { { "instructmem.sv" "" { Text "E:/Quartus/Labs/Lab4/instructmem.sv" 142 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308116290 "|CPU|instructmem:instructionMemory"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instructionMemory " "Can't elaborate user hierarchy \"instructmem:instructionMemory\"" {  } { { "CPU.sv" "instructionMemory" { Text "E:/Quartus/Labs/Lab4/CPU.sv" 78 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646308116291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/Labs/Lab4/output_files/CPU.map.smsg " "Generated suppressed messages file E:/Quartus/Labs/Lab4/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308116336 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646308116452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 03:48:36 2022 " "Processing ended: Thu Mar 03 03:48:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646308116452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646308116452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646308116452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308116452 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646308117037 ""}
