// Seed: 305773405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_8;
  logic id_9 = 1;
  logic id_10;
  reg   id_11;
  assign id_5 = id_8;
  type_24 id_12 (
      .id_0(id_8),
      .id_1(id_9),
      .id_2(1),
      .id_3(1),
      .id_4(1)
  );
  logic id_13 = 1;
  logic id_14;
  assign id_11 = 1'd0;
  reg id_15;
  reg id_16, id_17;
  logic id_18;
  type_29 id_19 (.id_0(id_8));
  initial begin
    #1 begin
      id_11 <= 1;
    end
    if (id_5) begin
      id_15 <= id_17;
    end
  end
endmodule
