# MIPS-32-Processor
Designed 5 stage pipelined MIPS-32 Processor on Vivado using Verilog-HDL
