Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Andy/OneDrive/Desktop/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 041725d27d5e40199f732af103da13e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lab4s_tb_behav xil_defaultlib.lab4s_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture beh of entity xil_defaultlib.Controller [controller_default]
Compiling architecture beh of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture beh of entity xil_defaultlib.Reg [reg_default]
Compiling architecture beh of entity xil_defaultlib.ALU [alu_default]
Compiling architecture beh of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture beh of entity xil_defaultlib.Selector [selector_default]
Compiling architecture beh of entity xil_defaultlib.ThreeStateBuff [threestatebuff_default]
Compiling architecture struct of entity xil_defaultlib.Locator_struct [locator_struct_default]
Compiling architecture behavior of entity xil_defaultlib.lab4s_tb
Built simulation snapshot lab4s_tb_behav
