// Seed: 3472329642
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  tri   id_4
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15,
    output supply1 id_16,
    input tri id_17,
    input supply1 id_18
    , id_46,
    input supply0 id_19,
    input wor id_20
    , id_47,
    input wire id_21,
    output supply0 id_22,
    output wor id_23,
    output tri0 id_24,
    input tri1 id_25,
    input tri0 id_26,
    input wire id_27,
    input supply0 id_28,
    output tri1 id_29,
    output wand id_30,
    input supply1 id_31,
    input tri1 id_32,
    input wor id_33,
    output supply1 id_34,
    output supply0 id_35,
    inout tri0 id_36,
    inout supply1 id_37,
    input tri id_38,
    input logic id_39,
    input wire id_40,
    input tri0 id_41,
    input tri1 id_42,
    output wire id_43,
    input wand id_44
);
  assign id_22 = id_20;
  wire id_48;
  module_0 modCall_1 (
      id_4,
      id_43,
      id_41,
      id_12,
      id_21
  );
  assign modCall_1.id_1 = 0;
  wire id_49;
  wire id_50;
  wire id_51;
  assign id_7 = id_44;
  wire id_52;
  initial id_2 <= 1 ? 1'b0 : id_39;
  id_53 :
  assert property (@(1) id_6)
  else;
  assign id_53 = 1;
  always id_46 = 1'b0;
  tri id_54 = 1'b0, id_55;
endmodule
