Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 12:57:56 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                12703        0.040        0.000                      0                12703        3.000        0.000                       0                  3836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0              0.113        0.000                      0                 6340        0.040        0.000                      0                 6340        3.750        0.000                       0                  2817  
  clkdv            12.350        0.000                      0                 6252        0.072        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.240        0.000                      0                   71        0.051        0.000                      0                   71  
clk0          clkdv               1.604        0.000                      0                   94        0.154        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/s_input_b_ack_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 0.478ns (5.198%)  route 8.717ns (94.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=2821, routed)        1.707    -0.833    CLK
    SLICE_X88Y117        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  INTERNAL_RST_reg/Q
                         net (fo=288, routed)         8.717     8.362    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/INTERNAL_RST_reg
    SLICE_X36Y169        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/s_input_b_ack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=2821, routed)        1.667     8.647    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/CLK
    SLICE_X36Y169        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/s_input_b_ack_reg/C
                         clock pessimism              0.488     9.135    
                         clock uncertainty           -0.059     9.076    
    SLICE_X36Y169        FDRE (Setup_fdre_C_R)       -0.600     8.476    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/s_input_b_ack_reg
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.354%)  route 0.207ns (52.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=2821, routed)        0.633    -0.531    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/CLK
    SLICE_X55Y168        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_reg[63]/Q
                         net (fo=1, routed)           0.207    -0.183    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b[63]
    SLICE_X51Y171        LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_i_1/O
                         net (fo=1, routed)           0.000    -0.138    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_i_1_n_0
    SLICE_X51Y171        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=2821, routed)        0.903    -0.770    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/CLK
    SLICE_X51Y171        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_reg/C
                         clock pessimism              0.500    -0.270    
    SLICE_X51Y171        FDRE (Hold_fdre_C_D)         0.092    -0.178    USER_DESIGN_INST_1/main_0_140156380857840/double_divider_inst/b_s_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y148    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r2_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y148    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r2_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       12.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.350ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_WRITE_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.718ns (10.156%)  route 6.351ns (89.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 18.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.800    -0.740    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X16Y170        FDRE                                         r  ethernet_inst_1/RX_WRITE_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.321 r  ethernet_inst_1/RX_WRITE_ENABLE_reg/Q
                         net (fo=50, routed)          3.849     3.528    ethernet_inst_1/RX_WRITE_ENABLE
    SLICE_X4Y155         LUT6 (Prop_lut6_I0_O)        0.299     3.827 r  ethernet_inst_1/RX_MEMORY_reg_960_1023_0_2_i_1/O
                         net (fo=22, routed)          2.502     6.330    ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/WE
    SLICE_X2Y180         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.753    18.733    ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/WCLK
    SLICE_X2Y180         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/RAMA/CLK
                         clock pessimism              0.569    19.301    
                         clock uncertainty           -0.089    19.213    
    SLICE_X2Y180         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    18.680    ethernet_inst_1/RX_MEMORY_reg_960_1023_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 12.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.672%)  route 0.091ns (39.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.647    -0.517    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X13Y164        FDRE                                         r  ethernet_inst_1/RX_WRITE_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  ethernet_inst_1/RX_WRITE_DATA_reg[3]/Q
                         net (fo=33, routed)          0.091    -0.284    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/DIA
    SLICE_X12Y164        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.921    -0.752    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/WCLK
    SLICE_X12Y164        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/CLK
                         clock pessimism              0.248    -0.504    
    SLICE_X12Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.357    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y148     ethernet_inst_1/RX_MEMORY_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y161     ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_896_959_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.081ns (39.165%)  route 3.232ns (60.835%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.872    -0.668    ethernet_inst_1/RX_MEMORY_reg_896_959_9_11/WCLK
    SLICE_X6Y175         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_896_959_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.649 r  ethernet_inst_1/RX_MEMORY_reg_896_959_9_11/RAMB/O
                         net (fo=1, routed)           1.180     1.829    ethernet_inst_1/RX_MEMORY_reg_896_959_9_11_n_1
    SLICE_X7Y167         LUT6 (Prop_lut6_I1_O)        0.124     1.953 r  ethernet_inst_1/RX[10]_i_13/O
                         net (fo=1, routed)           0.000     1.953    ethernet_inst_1/RX[10]_i_13_n_0
    SLICE_X7Y167         MUXF7 (Prop_muxf7_I1_O)      0.217     2.170 r  ethernet_inst_1/RX_reg[10]_i_6/O
                         net (fo=1, routed)           1.079     3.249    ethernet_inst_1/RX_reg[10]_i_6_n_0
    SLICE_X15Y167        LUT6 (Prop_lut6_I3_O)        0.299     3.548 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, routed)           0.974     4.522    ethernet_inst_1/RX0[10]
    SLICE_X19Y156        LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     4.646    ethernet_inst_1/RX[10]_i_1_n_0
    SLICE_X19Y156        FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=2821, routed)        1.682     8.662    ethernet_inst_1/CLK
    SLICE_X19Y156        FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.402     9.064    
                         clock uncertainty           -0.209     8.855    
    SLICE_X19Y156        FDRE (Setup_fdre_C_D)        0.031     8.886    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  4.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.386ns (59.778%)  route 0.260ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.647    -0.517    ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X30Y158        RAMD32                                       r  ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y158        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.131 r  ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMC_D1/O
                         net (fo=5, routed)           0.260     0.129    ethernet_inst_1/L[5]
    SLICE_X20Y158        FDRE                                         r  ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=2821, routed)        0.925    -0.748    ethernet_inst_1/CLK
    SLICE_X20Y158        FDRE                                         r  ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[5]/C
                         clock pessimism              0.547    -0.201    
                         clock uncertainty            0.209     0.008    
    SLICE_X20Y158        FDRE (Hold_fdre_C_D)         0.070     0.078    ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        1.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        8.065ns  (logic 1.127ns (13.973%)  route 6.938ns (86.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 9.167 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826     5.889 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475     7.364    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=2821, routed)        1.707     9.167    CLK
    SLICE_X88Y117        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.478     9.645 f  INTERNAL_RST_reg/Q
                         net (fo=288, routed)         6.507    16.151    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X5Y139         LUT3 (Prop_lut3_I0_O)        0.323    16.474 f  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1/O
                         net (fo=2, routed)           0.432    16.906    CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1_n_0
    SLICE_X6Y139         LUT6 (Prop_lut6_I5_O)        0.326    17.232 r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1/O
                         net (fo=1, routed)           0.000    17.232    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.585    18.564    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X6Y139         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/C
                         clock pessimism              0.402    18.966    
                         clock uncertainty           -0.209    18.758    
    SLICE_X6Y139         FDRE (Setup_fdre_C_D)        0.079    18.837    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=2821, routed)        0.568    -0.596    ethernet_inst_1/CLK
    SLICE_X11Y141        FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[10]/Q
                         net (fo=3, routed)           0.608     0.153    ethernet_inst_1/TX_PACKET_LENGTH[10]
    SLICE_X10Y144        LUT6 (Prop_lut6_I3_O)        0.045     0.198 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_2/O
                         net (fo=1, routed)           0.000     0.198    ethernet_inst_1/TX_OUT_COUNT0_in[10]
    SLICE_X10Y144        FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.840    -0.833    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X10Y144        FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/C
                         clock pessimism              0.547    -0.287    
                         clock uncertainty            0.209    -0.078    
    SLICE_X10Y144        FDRE (Hold_fdre_C_D)         0.121     0.043    ethernet_inst_1/TX_OUT_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.154    





