
proiect25INT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08007e30  08007e30  00017e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082b4  080082b4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080082b4  080082b4  000182b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082bc  080082bc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082bc  080082bc  000182bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082c0  080082c0  000182c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080082c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  200001dc  080084a0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  080084a0  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcd5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ee  00000000  00000000  0002fee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  000326d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  000333e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002853a  00000000  00000000  00033fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001147b  00000000  00000000  0005c512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed6e7  00000000  00000000  0006d98d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b074  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000455c  00000000  00000000  0015b0c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e18 	.word	0x08007e18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007e18 	.word	0x08007e18

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ADXL_WriteData>:
#define ADXL_SPI_MB     (1 <<6)
#define ADXL_INT_ENABLE_REG 0x2E
#define ADXL_INT_MAP_REG    0x2F
#define ADXL_DEVICEID       0x00

bool ADXL_WriteData(uint8_t regAddress, uint8_t registerValue) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460a      	mov	r2, r1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = regAddress;
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8000ec0:	79bb      	ldrb	r3, [r7, #6]
 8000ec2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2140      	movs	r1, #64	; 0x40
 8000ec8:	4810      	ldr	r0, [pc, #64]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eca:	f001 fabb 	bl	8002444 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK)
 8000ece:	f107 0208 	add.w	r2, r7, #8
 8000ed2:	f107 010c 	add.w	r1, r7, #12
 8000ed6:	23c8      	movs	r3, #200	; 0xc8
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	2302      	movs	r3, #2
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <ADXL_WriteData+0x64>)
 8000ede:	f002 fea4 	bl	8003c2a <HAL_SPI_TransmitReceive>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d006      	beq.n	8000ef6 <ADXL_WriteData+0x4a>
	{
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2140      	movs	r1, #64	; 0x40
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eee:	f001 faa9 	bl	8002444 <HAL_GPIO_WritePin>

		return false;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e005      	b.n	8000f02 <ADXL_WriteData+0x56>
	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2140      	movs	r1, #64	; 0x40
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <ADXL_WriteData+0x60>)
 8000efc:	f001 faa2 	bl	8002444 <HAL_GPIO_WritePin>

	return true;
 8000f00:	2301      	movs	r3, #1
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	48000400 	.word	0x48000400
 8000f10:	200001fc 	.word	0x200001fc

08000f14 <ADXL_ReadData>:

bool ADXL_ReadData(uint8_t regAddress, uint8_t *registerValue) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = ADXL_SPI_ReadOp | regAddress;
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2140      	movs	r1, #64	; 0x40
 8000f32:	4812      	ldr	r0, [pc, #72]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f34:	f001 fa86 	bl	8002444 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK) {
 8000f38:	f107 0208 	add.w	r2, r7, #8
 8000f3c:	f107 010c 	add.w	r1, r7, #12
 8000f40:	23c8      	movs	r3, #200	; 0xc8
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	480e      	ldr	r0, [pc, #56]	; (8000f80 <ADXL_ReadData+0x6c>)
 8000f48:	f002 fe6f 	bl	8003c2a <HAL_SPI_TransmitReceive>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d006      	beq.n	8000f60 <ADXL_ReadData+0x4c>
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2140      	movs	r1, #64	; 0x40
 8000f56:	4809      	ldr	r0, [pc, #36]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f58:	f001 fa74 	bl	8002444 <HAL_GPIO_WritePin>
		return false;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	e008      	b.n	8000f72 <ADXL_ReadData+0x5e>

	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f66:	f001 fa6d 	bl	8002444 <HAL_GPIO_WritePin>
	*registerValue = RxBuffer[1];
 8000f6a:	7a7a      	ldrb	r2, [r7, #9]
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	701a      	strb	r2, [r3, #0]

	return true;
 8000f70:	2301      	movs	r3, #1
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	48000400 	.word	0x48000400
 8000f80:	200001fc 	.word	0x200001fc

08000f84 <ADXL_ReadValuesXYZ>:

	return true;

}

void ADXL_ReadValuesXYZ(int16_t *x, int16_t *y, int16_t *z) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[] = { 0, 0, 0, 0, 0, 0, 0 };
 8000f90:	4a22      	ldr	r2, [pc, #136]	; (800101c <ADXL_ReadValuesXYZ+0x98>)
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9a:	6018      	str	r0, [r3, #0]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	8019      	strh	r1, [r3, #0]
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	0c0a      	lsrs	r2, r1, #16
 8000fa4:	701a      	strb	r2, [r3, #0]
	uint8_t RxBuffer[7];

	TxBuffer[0] = ADXL_DATAX0 | ADXL_SPI_MB | ADXL_SPI_ReadOp;
 8000fa6:	23f2      	movs	r3, #242	; 0xf2
 8000fa8:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2140      	movs	r1, #64	; 0x40
 8000fae:	481c      	ldr	r0, [pc, #112]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8000fb0:	f001 fa48 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 7, 200);
 8000fb4:	f107 0210 	add.w	r2, r7, #16
 8000fb8:	f107 0118 	add.w	r1, r7, #24
 8000fbc:	23c8      	movs	r3, #200	; 0xc8
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	4818      	ldr	r0, [pc, #96]	; (8001024 <ADXL_ReadValuesXYZ+0xa0>)
 8000fc4:	f002 fe31 	bl	8003c2a <HAL_SPI_TransmitReceive>


	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 8000fc8:	7cbb      	ldrb	r3, [r7, #18]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	7c7b      	ldrb	r3, [r7, #17]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	b21a      	sxth	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 8000fde:	7d3b      	ldrb	r3, [r7, #20]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	7cfb      	ldrb	r3, [r7, #19]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	4413      	add	r3, r2
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 8000ff4:	7dbb      	ldrb	r3, [r7, #22]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	7d7b      	ldrb	r3, [r7, #21]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	4413      	add	r3, r2
 8001002:	b29b      	uxth	r3, r3
 8001004:	b21a      	sxth	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 800100a:	2201      	movs	r2, #1
 800100c:	2140      	movs	r1, #64	; 0x40
 800100e:	4804      	ldr	r0, [pc, #16]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8001010:	f001 fa18 	bl	8002444 <HAL_GPIO_WritePin>
}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	08007e30 	.word	0x08007e30
 8001020:	48000400 	.word	0x48000400
 8001024:	200001fc 	.word	0x200001fc

08001028 <ADXL_Stop_Measurebit>:

	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
}

void ADXL_Stop_Measurebit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x4);
 800102c:	2104      	movs	r1, #4
 800102e:	202d      	movs	r0, #45	; 0x2d
 8001030:	f7ff ff3c 	bl	8000eac <ADXL_WriteData>

}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}

08001038 <ADXL_Set_Measurebit>:

void ADXL_Set_Measurebit(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x0);
 800103c:	2100      	movs	r1, #0
 800103e:	202d      	movs	r0, #45	; 0x2d
 8001040:	f7ff ff34 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_POWER_CTL, 0x8);
 8001044:	2108      	movs	r1, #8
 8001046:	202d      	movs	r0, #45	; 0x2d
 8001048:	f7ff ff30 	bl	8000eac <ADXL_WriteData>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}

08001050 <ADXL_XYZValuesG>:

void ADXL_XYZValuesG(int16_t *xg , int16_t *yg, int16_t *zg)
{   int16_t x,y,z;
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]

//	ADXL_Set_Measurebit();
	ADXL_ReadValuesXYZ(&x, &y, &z);
 800105c:	f107 0212 	add.w	r2, r7, #18
 8001060:	f107 0114 	add.w	r1, r7, #20
 8001064:	f107 0316 	add.w	r3, r7, #22
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff8b 	bl	8000f84 <ADXL_ReadValuesXYZ>
	*xg = x * ADXL345_SCALE_FACTOR;
 800106e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001072:	b29b      	uxth	r3, r3
 8001074:	461a      	mov	r2, r3
 8001076:	0092      	lsls	r2, r2, #2
 8001078:	441a      	add	r2, r3
 800107a:	00d2      	lsls	r2, r2, #3
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	b29b      	uxth	r3, r3
 8001080:	b21a      	sxth	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	801a      	strh	r2, [r3, #0]
	*yg = y * ADXL345_SCALE_FACTOR;
 8001086:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800108a:	b29b      	uxth	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	0092      	lsls	r2, r2, #2
 8001090:	441a      	add	r2, r3
 8001092:	00d2      	lsls	r2, r2, #3
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	b21a      	sxth	r2, r3
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	801a      	strh	r2, [r3, #0]
	*zg = z * ADXL345_SCALE_FACTOR;
 800109e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	0092      	lsls	r2, r2, #2
 80010a8:	441a      	add	r2, r3
 80010aa:	00d2      	lsls	r2, r2, #3
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	801a      	strh	r2, [r3, #0]
}
 80010b6:	bf00      	nop
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <ADXL_INIT_IT>:

void ADXL_INIT_IT()
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_INT_MAP_REG , 0x80);  //setam bit d7 ca sa activam intreruperea data ready pt int2
 80010c2:	2180      	movs	r1, #128	; 0x80
 80010c4:	202f      	movs	r0, #47	; 0x2f
 80010c6:	f7ff fef1 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_INT_ENABLE_REG, 0x0);
 80010ca:	2100      	movs	r1, #0
 80010cc:	202e      	movs	r0, #46	; 0x2e
 80010ce:	f7ff feed 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_INT_ENABLE_REG, 0x80);
 80010d2:	2180      	movs	r1, #128	; 0x80
 80010d4:	202e      	movs	r0, #46	; 0x2e
 80010d6:	f7ff fee9 	bl	8000eac <ADXL_WriteData>
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}

080010de <ADXL_Init>:

int ADXL_Init(void)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
	uint8_t devId;
    int16_t x,y,z;

    // Enter low power mode
    ADXL_Stop_Measurebit();
 80010e4:	f7ff ffa0 	bl	8001028 <ADXL_Stop_Measurebit>

    // Enable Interupts
    ADXL_INIT_IT();
 80010e8:	f7ff ffe9 	bl	80010be <ADXL_INIT_IT>

	// Check SPI Communication
    ADXL_ReadData(ADXL_DEVICEID, &devId);
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	4619      	mov	r1, r3
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff ff0f 	bl	8000f14 <ADXL_ReadData>
    if (devId != 0xE5)
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	2be5      	cmp	r3, #229	; 0xe5
 80010fa:	d001      	beq.n	8001100 <ADXL_Init+0x22>
    {
    	Error_Handler();
 80010fc:	f000 f991 	bl	8001422 <Error_Handler>
    }

	// Start Measure
    ADXL_Set_Measurebit();
 8001100:	f7ff ff9a 	bl	8001038 <ADXL_Set_Measurebit>

	// Make 1 dummy read to x, y, z, return -EIO if HAL Read fails
  //  ADXL_ReadValuesXYZ(&x, &y, &z);

    return 0;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <GYRO_WriteData>:
#define GYRO_DATAX0     0x28
#define GYRO_CTRL_REG1       0x20
#define GYRO_POWERMODENORMAL 0xF
#define GYRO345_SCALE_FACTOR 0.00875

bool GYRO_WriteData(uint8_t regAddress, uint8_t registerValue) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af02      	add	r7, sp, #8
 8001116:	4603      	mov	r3, r0
 8001118:	460a      	mov	r2, r1
 800111a:	71fb      	strb	r3, [r7, #7]
 800111c:	4613      	mov	r3, r2
 800111e:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = regAddress;
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8001124:	79bb      	ldrb	r3, [r7, #6]
 8001126:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f001 f987 	bl	8002444 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8001136:	f107 0208 	add.w	r2, r7, #8
 800113a:	f107 010c 	add.w	r1, r7, #12
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2302      	movs	r3, #2
 8001146:	480d      	ldr	r0, [pc, #52]	; (800117c <GYRO_WriteData+0x6c>)
 8001148:	f002 fd6f 	bl	8003c2a <HAL_SPI_TransmitReceive>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d008      	beq.n	8001164 <GYRO_WriteData+0x54>
	{
		HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001158:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800115c:	f001 f972 	bl	8002444 <HAL_GPIO_WritePin>

		return false;
 8001160:	2300      	movs	r3, #0
 8001162:	e007      	b.n	8001174 <GYRO_WriteData+0x64>
	}
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001164:	2201      	movs	r2, #1
 8001166:	f44f 7100 	mov.w	r1, #512	; 0x200
 800116a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800116e:	f001 f969 	bl	8002444 <HAL_GPIO_WritePin>

	return true;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001fc 	.word	0x200001fc

08001180 <GYRO_PowerMode>:
	*y = (int16_t)(y1 << 8) | y0;
	*z = (int16_t)(z1 << 8) | z0;

}
void GYRO_PowerMode()
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	GYRO_WriteData(GYRO_CTRL_REG1,0);
 8001184:	2100      	movs	r1, #0
 8001186:	2020      	movs	r0, #32
 8001188:	f7ff ffc2 	bl	8001110 <GYRO_WriteData>
	GYRO_WriteData(GYRO_CTRL_REG1,GYRO_POWERMODENORMAL);
 800118c:	210f      	movs	r1, #15
 800118e:	2020      	movs	r0, #32
 8001190:	f7ff ffbe 	bl	8001110 <GYRO_WriteData>
	GYRO_WriteData(0x23, 0x80);
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	2023      	movs	r0, #35	; 0x23
 8001198:	f7ff ffba 	bl	8001110 <GYRO_WriteData>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}

080011a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <MX_DMA_Init+0x38>)
 80011a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011aa:	4a0b      	ldr	r2, [pc, #44]	; (80011d8 <MX_DMA_Init+0x38>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6493      	str	r3, [r2, #72]	; 0x48
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <MX_DMA_Init+0x38>)
 80011b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	200c      	movs	r0, #12
 80011c4:	f000 fdb5 	bl	8001d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011c8:	200c      	movs	r0, #12
 80011ca:	f000 fdce 	bl	8001d6a <HAL_NVIC_EnableIRQ>

}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	4b41      	ldr	r3, [pc, #260]	; (80012f8 <MX_GPIO_Init+0x11c>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4a40      	ldr	r2, [pc, #256]	; (80012f8 <MX_GPIO_Init+0x11c>)
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4b3e      	ldr	r3, [pc, #248]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800120a:	4b3b      	ldr	r3, [pc, #236]	; (80012f8 <MX_GPIO_Init+0x11c>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4a3a      	ldr	r2, [pc, #232]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4b38      	ldr	r3, [pc, #224]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	4b35      	ldr	r3, [pc, #212]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4a34      	ldr	r2, [pc, #208]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <MX_GPIO_Init+0x11c>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a2e      	ldr	r2, [pc, #184]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <MX_GPIO_Init+0x11c>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001258:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800125c:	f001 f8f2 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8001260:	2201      	movs	r2, #1
 8001262:	2140      	movs	r1, #64	; 0x40
 8001264:	4825      	ldr	r0, [pc, #148]	; (80012fc <MX_GPIO_Init+0x120>)
 8001266:	f001 f8ed 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800126a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001270:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001274:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	481f      	ldr	r0, [pc, #124]	; (8001300 <MX_GPIO_Init+0x124>)
 8001282:	f000 ff35 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI8ACCINT_Pin;
 8001286:	f44f 7380 	mov.w	r3, #256	; 0x100
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800128c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001290:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001292:	2302      	movs	r3, #2
 8001294:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_EXTI8ACCINT_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	4818      	ldr	r0, [pc, #96]	; (8001300 <MX_GPIO_Init+0x124>)
 800129e:	f000 ff27 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_GYRO_Pin;
 80012a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GYRO_GPIO_Port, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012be:	f000 ff17 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_ACC_Pin;
 80012c2:	2340      	movs	r3, #64	; 0x40
 80012c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c6:	2301      	movs	r3, #1
 80012c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ce:	2302      	movs	r3, #2
 80012d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4808      	ldr	r0, [pc, #32]	; (80012fc <MX_GPIO_Init+0x120>)
 80012da:	f000 ff09 	bl	80020f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2102      	movs	r1, #2
 80012e2:	2017      	movs	r0, #23
 80012e4:	f000 fd25 	bl	8001d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012e8:	2017      	movs	r0, #23
 80012ea:	f000 fd3e 	bl	8001d6a <HAL_NVIC_EnableIRQ>

}
 80012ee:	bf00      	nop
 80012f0:	3728      	adds	r7, #40	; 0x28
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40021000 	.word	0x40021000
 80012fc:	48000400 	.word	0x48000400
 8001300:	48000800 	.word	0x48000800

08001304 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_EXTI8ACCINT_Pin)
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001314:	d102      	bne.n	800131c <HAL_GPIO_EXTI_Callback+0x18>
	{
		// get x, y, z
		// copy x, y, z to user_space
       //USART_TransmitACCValues();
		is_new_data_available = true;
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <HAL_GPIO_EXTI_Callback+0x24>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
	}


}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	200001f8 	.word	0x200001f8

0800132c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001332:	f000 fba7 	bl	8001a84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001336:	f000 f823 	bl	8001380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800133a:	f7ff ff4f 	bl	80011dc <MX_GPIO_Init>
  MX_DMA_Init();
 800133e:	f7ff ff2f 	bl	80011a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001342:	f000 fa6b 	bl	800181c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001346:	f000 f871 	bl	800142c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
    ADXL_Init();
 800134a:	f7ff fec8 	bl	80010de <ADXL_Init>
    int16_t x,y,z;

	GYRO_PowerMode();
 800134e:	f7ff ff17 	bl	8001180 <GYRO_PowerMode>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	// Check for new_data
	  if (is_new_data_available) {
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <main+0x50>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0fb      	beq.n	8001352 <main+0x26>
		  // convert x, y, z to g format
	      ADXL_XYZValuesG(&x, &y, &z);
 800135a:	1cba      	adds	r2, r7, #2
 800135c:	1d39      	adds	r1, r7, #4
 800135e:	1dbb      	adds	r3, r7, #6
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fe75 	bl	8001050 <ADXL_XYZValuesG>
		  // send data via uart
		  USART_TransmitACCValues(&x, &y, &z);
 8001366:	1cba      	adds	r2, r7, #2
 8001368:	1d39      	adds	r1, r7, #4
 800136a:	1dbb      	adds	r3, r7, #6
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fae1 	bl	8001934 <USART_TransmitACCValues>
	      is_new_data_available = false;
 8001372:	4b02      	ldr	r3, [pc, #8]	; (800137c <main+0x50>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
	  if (is_new_data_available) {
 8001378:	e7eb      	b.n	8001352 <main+0x26>
 800137a:	bf00      	nop
 800137c:	200001f8 	.word	0x200001f8

08001380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b096      	sub	sp, #88	; 0x58
 8001384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	2244      	movs	r2, #68	; 0x44
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f003 fe56 	bl	8005040 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001394:	463b      	mov	r3, r7
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013a6:	f001 f88b 	bl	80024c0 <HAL_PWREx_ControlVoltageScaling>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013b0:	f000 f837 	bl	8001422 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b4:	2302      	movs	r3, #2
 80013b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013be:	2310      	movs	r3, #16
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c2:	2302      	movs	r3, #2
 80013c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c6:	2302      	movs	r3, #2
 80013c8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013ce:	230a      	movs	r3, #10
 80013d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013d2:	2307      	movs	r3, #7
 80013d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013d6:	2302      	movs	r3, #2
 80013d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013da:	2302      	movs	r3, #2
 80013dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4618      	mov	r0, r3
 80013e4:	f001 f8c2 	bl	800256c <HAL_RCC_OscConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80013ee:	f000 f818 	bl	8001422 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f2:	230f      	movs	r3, #15
 80013f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f6:	2303      	movs	r3, #3
 80013f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001406:	463b      	mov	r3, r7
 8001408:	2104      	movs	r1, #4
 800140a:	4618      	mov	r0, r3
 800140c:	f001 fc8a 	bl	8002d24 <HAL_RCC_ClockConfig>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001416:	f000 f804 	bl	8001422 <Error_Handler>
  }
}
 800141a:	bf00      	nop
 800141c:	3758      	adds	r7, #88	; 0x58
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001426:	b672      	cpsid	i
}
 8001428:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800142a:	e7fe      	b.n	800142a <Error_Handler+0x8>

0800142c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001432:	4a1c      	ldr	r2, [pc, #112]	; (80014a4 <MX_SPI1_Init+0x78>)
 8001434:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001436:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001438:	f44f 7282 	mov.w	r2, #260	; 0x104
 800143c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800143e:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001446:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800144a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <MX_SPI1_Init+0x74>)
 800144e:	2202      	movs	r2, #2
 8001450:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001454:	2201      	movs	r2, #1
 8001456:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001458:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_SPI1_Init+0x74>)
 800145a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800145e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001462:	2218      	movs	r2, #24
 8001464:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_SPI1_Init+0x74>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_SPI1_Init+0x74>)
 800147a:	2207      	movs	r2, #7
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_SPI1_Init+0x74>)
 800148c:	f002 fb2a 	bl	8003ae4 <HAL_SPI_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001496:	f7ff ffc4 	bl	8001422 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200001fc 	.word	0x200001fc
 80014a4:	40013000 	.word	0x40013000

080014a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	; 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a30      	ldr	r2, [pc, #192]	; (8001588 <HAL_SPI_MspInit+0xe0>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d159      	bne.n	800157e <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ca:	4b30      	ldr	r3, [pc, #192]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ce:	4a2f      	ldr	r2, [pc, #188]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014d4:	6613      	str	r3, [r2, #96]	; 0x60
 80014d6:	4b2d      	ldr	r3, [pc, #180]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e6:	4a29      	ldr	r2, [pc, #164]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ee:	4b27      	ldr	r3, [pc, #156]	; (800158c <HAL_SPI_MspInit+0xe4>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014fa:	23e0      	movs	r3, #224	; 0xe0
 80014fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800150a:	2305      	movs	r3, #5
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4619      	mov	r1, r3
 8001514:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001518:	f000 fdea 	bl	80020f0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800151c:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 800151e:	4a1d      	ldr	r2, [pc, #116]	; (8001594 <HAL_SPI_MspInit+0xec>)
 8001520:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001524:	2201      	movs	r2, #1
 8001526:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001528:	4b19      	ldr	r3, [pc, #100]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800152e:	4b18      	ldr	r3, [pc, #96]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001530:	2200      	movs	r2, #0
 8001532:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001534:	4b16      	ldr	r3, [pc, #88]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001536:	2280      	movs	r2, #128	; 0x80
 8001538:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 800153c:	2200      	movs	r2, #0
 800153e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001540:	4b13      	ldr	r3, [pc, #76]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001542:	2200      	movs	r2, #0
 8001544:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001548:	2200      	movs	r2, #0
 800154a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800154c:	4b10      	ldr	r3, [pc, #64]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001552:	480f      	ldr	r0, [pc, #60]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001554:	f000 fc24 	bl	8001da0 <HAL_DMA_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800155e:	f7ff ff60 	bl	8001422 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a0a      	ldr	r2, [pc, #40]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 8001566:	659a      	str	r2, [r3, #88]	; 0x58
 8001568:	4a09      	ldr	r2, [pc, #36]	; (8001590 <HAL_SPI_MspInit+0xe8>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2102      	movs	r1, #2
 8001572:	2023      	movs	r0, #35	; 0x23
 8001574:	f000 fbdd 	bl	8001d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001578:	2023      	movs	r0, #35	; 0x23
 800157a:	f000 fbf6 	bl	8001d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800157e:	bf00      	nop
 8001580:	3728      	adds	r7, #40	; 0x28
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40013000 	.word	0x40013000
 800158c:	40021000 	.word	0x40021000
 8001590:	20000260 	.word	0x20000260
 8001594:	4002001c 	.word	0x4002001c

08001598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <HAL_MspInit+0x44>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015a2:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <HAL_MspInit+0x44>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6613      	str	r3, [r2, #96]	; 0x60
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_MspInit+0x44>)
 80015ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_MspInit+0x44>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ba:	4a08      	ldr	r2, [pc, #32]	; (80015dc <HAL_MspInit+0x44>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	6593      	str	r3, [r2, #88]	; 0x58
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_MspInit+0x44>)
 80015c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <NMI_Handler+0x4>

080015e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <MemManage_Handler+0x4>

080015f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <UsageFault_Handler+0x4>

080015fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162c:	f000 fa86 	bl	8001b3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001638:	4802      	ldr	r0, [pc, #8]	; (8001644 <DMA1_Channel2_IRQHandler+0x10>)
 800163a:	f000 fcaa 	bl	8001f92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000260 	.word	0x20000260

08001648 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_EXTI8ACCINT_Pin);
 800164c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001650:	f000 ff10 	bl	8002474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800165c:	4802      	ldr	r0, [pc, #8]	; (8001668 <SPI1_IRQHandler+0x10>)
 800165e:	f002 fcf7 	bl	8004050 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200001fc 	.word	0x200001fc

0800166c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
	return 1;
 8001670:	2301      	movs	r3, #1
}
 8001672:	4618      	mov	r0, r3
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <_kill>:

int _kill(int pid, int sig)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001686:	f003 fcb1 	bl	8004fec <__errno>
 800168a:	4603      	mov	r3, r0
 800168c:	2216      	movs	r2, #22
 800168e:	601a      	str	r2, [r3, #0]
	return -1;
 8001690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <_exit>:

void _exit (int status)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ffe7 	bl	800167c <_kill>
	while (1) {}		/* Make sure we hang here */
 80016ae:	e7fe      	b.n	80016ae <_exit+0x12>

080016b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	e00a      	b.n	80016d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016c2:	f3af 8000 	nop.w
 80016c6:	4601      	mov	r1, r0
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	60ba      	str	r2, [r7, #8]
 80016ce:	b2ca      	uxtb	r2, r1
 80016d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	3301      	adds	r3, #1
 80016d6:	617b      	str	r3, [r7, #20]
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	429a      	cmp	r2, r3
 80016de:	dbf0      	blt.n	80016c2 <_read+0x12>
	}

return len;
 80016e0:	687b      	ldr	r3, [r7, #4]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e009      	b.n	8001710 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	60ba      	str	r2, [r7, #8]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	dbf1      	blt.n	80016fc <_write+0x12>
	}
	return len;
 8001718:	687b      	ldr	r3, [r7, #4]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <_close>:

int _close(int file)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
	return -1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800174a:	605a      	str	r2, [r3, #4]
	return 0;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <_isatty>:

int _isatty(int file)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
	return 1;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
	return 0;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
	...

0800178c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001794:	4a14      	ldr	r2, [pc, #80]	; (80017e8 <_sbrk+0x5c>)
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <_sbrk+0x60>)
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a0:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d102      	bne.n	80017ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a8:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <_sbrk+0x64>)
 80017aa:	4a12      	ldr	r2, [pc, #72]	; (80017f4 <_sbrk+0x68>)
 80017ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d207      	bcs.n	80017cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017bc:	f003 fc16 	bl	8004fec <__errno>
 80017c0:	4603      	mov	r3, r0
 80017c2:	220c      	movs	r2, #12
 80017c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	e009      	b.n	80017e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <_sbrk+0x64>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017d2:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <_sbrk+0x64>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <_sbrk+0x64>)
 80017dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017de:	68fb      	ldr	r3, [r7, #12]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20018000 	.word	0x20018000
 80017ec:	00000400 	.word	0x00000400
 80017f0:	200002a8 	.word	0x200002a8
 80017f4:	20000348 	.word	0x20000348

080017f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <SystemInit+0x20>)
 80017fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001802:	4a05      	ldr	r2, [pc, #20]	; (8001818 <SystemInit+0x20>)
 8001804:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001808:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001822:	4a15      	ldr	r2, [pc, #84]	; (8001878 <MX_USART2_UART_Init+0x5c>)
 8001824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001826:	4b13      	ldr	r3, [pc, #76]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800182c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800182e:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001834:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <MX_USART2_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001842:	220c      	movs	r2, #12
 8001844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_USART2_UART_Init+0x58>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <MX_USART2_UART_Init+0x58>)
 800185a:	2200      	movs	r2, #0
 800185c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_USART2_UART_Init+0x58>)
 8001860:	f002 fe7a 	bl	8004558 <HAL_UART_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800186a:	f7ff fdda 	bl	8001422 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	200002ac 	.word	0x200002ac
 8001878:	40004400 	.word	0x40004400

0800187c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b0ac      	sub	sp, #176	; 0xb0
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2288      	movs	r2, #136	; 0x88
 800189a:	2100      	movs	r1, #0
 800189c:	4618      	mov	r0, r3
 800189e:	f003 fbcf 	bl	8005040 <memset>
  if(uartHandle->Instance==USART2)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a21      	ldr	r2, [pc, #132]	; (800192c <HAL_UART_MspInit+0xb0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d13b      	bne.n	8001924 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018ac:	2302      	movs	r3, #2
 80018ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018b0:	2300      	movs	r3, #0
 80018b2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4618      	mov	r0, r3
 80018ba:	f001 fc57 	bl	800316c <HAL_RCCEx_PeriphCLKConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018c4:	f7ff fdad 	bl	8001422 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018cc:	4a18      	ldr	r2, [pc, #96]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d2:	6593      	str	r3, [r2, #88]	; 0x58
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e4:	4a12      	ldr	r2, [pc, #72]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <HAL_UART_MspInit+0xb4>)
 80018ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018f8:	230c      	movs	r3, #12
 80018fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001910:	2307      	movs	r3, #7
 8001912:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800191a:	4619      	mov	r1, r3
 800191c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001920:	f000 fbe6 	bl	80020f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001924:	bf00      	nop
 8001926:	37b0      	adds	r7, #176	; 0xb0
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40004400 	.word	0x40004400
 8001930:	40021000 	.word	0x40021000

08001934 <USART_TransmitACCValues>:
  }
}

/* USER CODE BEGIN 1 */
void USART_TransmitACCValues(int16_t *x, int16_t *y, int16_t *z)
{
 8001934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001936:	b0bb      	sub	sp, #236	; 0xec
 8001938:	af04      	add	r7, sp, #16
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]

    char buffer[200];
    sprintf(buffer, "ACC: xg = %d,%04d   yg = %d,%04d  zg = %.d,%04d \r\n", (*x) / 10000, (*x) % 10000, (*y) / 10000, (*y) % 10000 , (*z) / 10000, abs((*z) % 10000));
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001946:	4a37      	ldr	r2, [pc, #220]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 8001948:	fb82 1203 	smull	r1, r2, r2, r3
 800194c:	1312      	asrs	r2, r2, #12
 800194e:	17db      	asrs	r3, r3, #31
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	b21b      	sxth	r3, r3
 8001954:	469c      	mov	ip, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f9b3 3000 	ldrsh.w	r3, [r3]
 800195c:	4a31      	ldr	r2, [pc, #196]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 800195e:	fb82 1203 	smull	r1, r2, r2, r3
 8001962:	1311      	asrs	r1, r2, #12
 8001964:	17da      	asrs	r2, r3, #31
 8001966:	1a8a      	subs	r2, r1, r2
 8001968:	f242 7110 	movw	r1, #10000	; 0x2710
 800196c:	fb01 f202 	mul.w	r2, r1, r2
 8001970:	1a9b      	subs	r3, r3, r2
 8001972:	b21b      	sxth	r3, r3
 8001974:	469e      	mov	lr, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	f9b3 3000 	ldrsh.w	r3, [r3]
 800197c:	4a29      	ldr	r2, [pc, #164]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 800197e:	fb82 1203 	smull	r1, r2, r2, r3
 8001982:	1312      	asrs	r2, r2, #12
 8001984:	17db      	asrs	r3, r3, #31
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	b21b      	sxth	r3, r3
 800198a:	461c      	mov	r4, r3
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001992:	4a24      	ldr	r2, [pc, #144]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 8001994:	fb82 1203 	smull	r1, r2, r2, r3
 8001998:	1311      	asrs	r1, r2, #12
 800199a:	17da      	asrs	r2, r3, #31
 800199c:	1a8a      	subs	r2, r1, r2
 800199e:	f242 7110 	movw	r1, #10000	; 0x2710
 80019a2:	fb01 f202 	mul.w	r2, r1, r2
 80019a6:	1a9b      	subs	r3, r3, r2
 80019a8:	b21b      	sxth	r3, r3
 80019aa:	461d      	mov	r5, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b2:	4a1c      	ldr	r2, [pc, #112]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 80019b4:	fb82 1203 	smull	r1, r2, r2, r3
 80019b8:	1312      	asrs	r2, r2, #12
 80019ba:	17db      	asrs	r3, r3, #31
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	b21b      	sxth	r3, r3
 80019c0:	461e      	mov	r6, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c8:	4a16      	ldr	r2, [pc, #88]	; (8001a24 <USART_TransmitACCValues+0xf0>)
 80019ca:	fb82 1203 	smull	r1, r2, r2, r3
 80019ce:	1311      	asrs	r1, r2, #12
 80019d0:	17da      	asrs	r2, r3, #31
 80019d2:	1a8a      	subs	r2, r1, r2
 80019d4:	f242 7110 	movw	r1, #10000	; 0x2710
 80019d8:	fb01 f202 	mul.w	r2, r1, r2
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	b21b      	sxth	r3, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	bfb8      	it	lt
 80019e4:	425b      	neglt	r3, r3
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	f107 0010 	add.w	r0, r7, #16
 80019ec:	9303      	str	r3, [sp, #12]
 80019ee:	9602      	str	r6, [sp, #8]
 80019f0:	9501      	str	r5, [sp, #4]
 80019f2:	9400      	str	r4, [sp, #0]
 80019f4:	4673      	mov	r3, lr
 80019f6:	4662      	mov	r2, ip
 80019f8:	490b      	ldr	r1, [pc, #44]	; (8001a28 <USART_TransmitACCValues+0xf4>)
 80019fa:	f003 ff93 	bl	8005924 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7fe fbe4 	bl	80001d0 <strlen>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	f107 0110 	add.w	r1, r7, #16
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295
 8001a14:	4805      	ldr	r0, [pc, #20]	; (8001a2c <USART_TransmitACCValues+0xf8>)
 8001a16:	f002 fded 	bl	80045f4 <HAL_UART_Transmit>

}
 8001a1a:	bf00      	nop
 8001a1c:	37dc      	adds	r7, #220	; 0xdc
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a22:	bf00      	nop
 8001a24:	68db8bad 	.word	0x68db8bad
 8001a28:	08007e38 	.word	0x08007e38
 8001a2c:	200002ac 	.word	0x200002ac

08001a30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a34:	f7ff fee0 	bl	80017f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a38:	480c      	ldr	r0, [pc, #48]	; (8001a6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a3a:	490d      	ldr	r1, [pc, #52]	; (8001a70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a3c:	4a0d      	ldr	r2, [pc, #52]	; (8001a74 <LoopForever+0xe>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a40:	e002      	b.n	8001a48 <LoopCopyDataInit>

08001a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a46:	3304      	adds	r3, #4

08001a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a4c:	d3f9      	bcc.n	8001a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a50:	4c0a      	ldr	r4, [pc, #40]	; (8001a7c <LoopForever+0x16>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a54:	e001      	b.n	8001a5a <LoopFillZerobss>

08001a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a58:	3204      	adds	r2, #4

08001a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a5c:	d3fb      	bcc.n	8001a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a5e:	f003 facb 	bl	8004ff8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a62:	f7ff fc63 	bl	800132c <main>

08001a66 <LoopForever>:

LoopForever:
    b LoopForever
 8001a66:	e7fe      	b.n	8001a66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a68:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a70:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a74:	080082c4 	.word	0x080082c4
  ldr r2, =_sbss
 8001a78:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a7c:	20000344 	.word	0x20000344

08001a80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a80:	e7fe      	b.n	8001a80 <ADC1_2_IRQHandler>
	...

08001a84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <HAL_Init+0x3c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <HAL_Init+0x3c>)
 8001a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a98:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a9a:	2003      	movs	r0, #3
 8001a9c:	f000 f93e 	bl	8001d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f000 f80f 	bl	8001ac4 <HAL_InitTick>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d002      	beq.n	8001ab2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	71fb      	strb	r3, [r7, #7]
 8001ab0:	e001      	b.n	8001ab6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ab2:	f7ff fd71 	bl	8001598 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40022000 	.word	0x40022000

08001ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <HAL_InitTick+0x6c>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d023      	beq.n	8001b20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ad8:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <HAL_InitTick+0x70>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_InitTick+0x6c>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f949 	bl	8001d86 <HAL_SYSTICK_Config>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10f      	bne.n	8001b1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b0f      	cmp	r3, #15
 8001afe:	d809      	bhi.n	8001b14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b00:	2200      	movs	r2, #0
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	f04f 30ff 	mov.w	r0, #4294967295
 8001b08:	f000 f913 	bl	8001d32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b0c:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <HAL_InitTick+0x74>)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	e007      	b.n	8001b24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e004      	b.n	8001b24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	73fb      	strb	r3, [r7, #15]
 8001b1e:	e001      	b.n	8001b24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000008 	.word	0x20000008
 8001b34:	20000000 	.word	0x20000000
 8001b38:	20000004 	.word	0x20000004

08001b3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <HAL_IncTick+0x20>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_IncTick+0x24>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <HAL_IncTick+0x24>)
 8001b4e:	6013      	str	r3, [r2, #0]
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	20000008 	.word	0x20000008
 8001b60:	20000330 	.word	0x20000330

08001b64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return uwTick;
 8001b68:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <HAL_GetTick+0x14>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	20000330 	.word	0x20000330

08001b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bae:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	60d3      	str	r3, [r2, #12]
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <__NVIC_GetPriorityGrouping+0x18>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	0a1b      	lsrs	r3, r3, #8
 8001bce:	f003 0307 	and.w	r3, r3, #7
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	db0b      	blt.n	8001c0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	4907      	ldr	r1, [pc, #28]	; (8001c18 <__NVIC_EnableIRQ+0x38>)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	095b      	lsrs	r3, r3, #5
 8001c00:	2001      	movs	r0, #1
 8001c02:	fa00 f202 	lsl.w	r2, r0, r2
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000e100 	.word	0xe000e100

08001c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	db0a      	blt.n	8001c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	490c      	ldr	r1, [pc, #48]	; (8001c68 <__NVIC_SetPriority+0x4c>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	440b      	add	r3, r1
 8001c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c44:	e00a      	b.n	8001c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4908      	ldr	r1, [pc, #32]	; (8001c6c <__NVIC_SetPriority+0x50>)
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	3b04      	subs	r3, #4
 8001c54:	0112      	lsls	r2, r2, #4
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	440b      	add	r3, r1
 8001c5a:	761a      	strb	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	e000e100 	.word	0xe000e100
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	; 0x24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f1c3 0307 	rsb	r3, r3, #7
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	bf28      	it	cs
 8001c8e:	2304      	movcs	r3, #4
 8001c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3304      	adds	r3, #4
 8001c96:	2b06      	cmp	r3, #6
 8001c98:	d902      	bls.n	8001ca0 <NVIC_EncodePriority+0x30>
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3b03      	subs	r3, #3
 8001c9e:	e000      	b.n	8001ca2 <NVIC_EncodePriority+0x32>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	4313      	orrs	r3, r2
         );
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3724      	adds	r7, #36	; 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ce8:	d301      	bcc.n	8001cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cea:	2301      	movs	r3, #1
 8001cec:	e00f      	b.n	8001d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cee:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <SysTick_Config+0x40>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cf6:	210f      	movs	r1, #15
 8001cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfc:	f7ff ff8e 	bl	8001c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d00:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <SysTick_Config+0x40>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d06:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <SysTick_Config+0x40>)
 8001d08:	2207      	movs	r2, #7
 8001d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	e000e010 	.word	0xe000e010

08001d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ff29 	bl	8001b7c <__NVIC_SetPriorityGrouping>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
 8001d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d44:	f7ff ff3e 	bl	8001bc4 <__NVIC_GetPriorityGrouping>
 8001d48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	68b9      	ldr	r1, [r7, #8]
 8001d4e:	6978      	ldr	r0, [r7, #20]
 8001d50:	f7ff ff8e 	bl	8001c70 <NVIC_EncodePriority>
 8001d54:	4602      	mov	r2, r0
 8001d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff5d 	bl	8001c1c <__NVIC_SetPriority>
}
 8001d62:	bf00      	nop
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	4603      	mov	r3, r0
 8001d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff ff31 	bl	8001be0 <__NVIC_EnableIRQ>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff ffa2 	bl	8001cd8 <SysTick_Config>
 8001d94:	4603      	mov	r3, r0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e098      	b.n	8001ee4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	461a      	mov	r2, r3
 8001db8:	4b4d      	ldr	r3, [pc, #308]	; (8001ef0 <HAL_DMA_Init+0x150>)
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d80f      	bhi.n	8001dde <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b4b      	ldr	r3, [pc, #300]	; (8001ef4 <HAL_DMA_Init+0x154>)
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4a4b      	ldr	r2, [pc, #300]	; (8001ef8 <HAL_DMA_Init+0x158>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	009a      	lsls	r2, r3, #2
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a48      	ldr	r2, [pc, #288]	; (8001efc <HAL_DMA_Init+0x15c>)
 8001dda:	641a      	str	r2, [r3, #64]	; 0x40
 8001ddc:	e00e      	b.n	8001dfc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	4b46      	ldr	r3, [pc, #280]	; (8001f00 <HAL_DMA_Init+0x160>)
 8001de6:	4413      	add	r3, r2
 8001de8:	4a43      	ldr	r2, [pc, #268]	; (8001ef8 <HAL_DMA_Init+0x158>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	091b      	lsrs	r3, r3, #4
 8001df0:	009a      	lsls	r2, r3, #2
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a42      	ldr	r2, [pc, #264]	; (8001f04 <HAL_DMA_Init+0x164>)
 8001dfa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2202      	movs	r2, #2
 8001e00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e56:	d039      	beq.n	8001ecc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	4a27      	ldr	r2, [pc, #156]	; (8001efc <HAL_DMA_Init+0x15c>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d11a      	bne.n	8001e98 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e62:	4b29      	ldr	r3, [pc, #164]	; (8001f08 <HAL_DMA_Init+0x168>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	f003 031c 	and.w	r3, r3, #28
 8001e6e:	210f      	movs	r1, #15
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	4924      	ldr	r1, [pc, #144]	; (8001f08 <HAL_DMA_Init+0x168>)
 8001e78:	4013      	ands	r3, r2
 8001e7a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e7c:	4b22      	ldr	r3, [pc, #136]	; (8001f08 <HAL_DMA_Init+0x168>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6859      	ldr	r1, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e88:	f003 031c 	and.w	r3, r3, #28
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	491d      	ldr	r1, [pc, #116]	; (8001f08 <HAL_DMA_Init+0x168>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	600b      	str	r3, [r1, #0]
 8001e96:	e019      	b.n	8001ecc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e98:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_DMA_Init+0x16c>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea0:	f003 031c 	and.w	r3, r3, #28
 8001ea4:	210f      	movs	r1, #15
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	4917      	ldr	r1, [pc, #92]	; (8001f0c <HAL_DMA_Init+0x16c>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <HAL_DMA_Init+0x16c>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6859      	ldr	r1, [r3, #4]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebe:	f003 031c 	and.w	r3, r3, #28
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	4911      	ldr	r1, [pc, #68]	; (8001f0c <HAL_DMA_Init+0x16c>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	40020407 	.word	0x40020407
 8001ef4:	bffdfff8 	.word	0xbffdfff8
 8001ef8:	cccccccd 	.word	0xcccccccd
 8001efc:	40020000 	.word	0x40020000
 8001f00:	bffdfbf8 	.word	0xbffdfbf8
 8001f04:	40020400 	.word	0x40020400
 8001f08:	400200a8 	.word	0x400200a8
 8001f0c:	400204a8 	.word	0x400204a8

08001f10 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d005      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	73fb      	strb	r3, [r7, #15]
 8001f32:	e029      	b.n	8001f88 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 020e 	bic.w	r2, r2, #14
 8001f42:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0201 	bic.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f58:	f003 021c 	and.w	r2, r3, #28
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f60:	2101      	movs	r1, #1
 8001f62:	fa01 f202 	lsl.w	r2, r1, r2
 8001f66:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d003      	beq.n	8001f88 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	4798      	blx	r3
    }
  }
  return status;
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f003 031c 	and.w	r3, r3, #28
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d026      	beq.n	800200c <HAL_DMA_IRQHandler+0x7a>
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d021      	beq.n	800200c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0320 	and.w	r3, r3, #32
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d107      	bne.n	8001fe6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0204 	bic.w	r2, r2, #4
 8001fe4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f003 021c 	and.w	r2, r3, #28
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d071      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800200a:	e06c      	b.n	80020e6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002010:	f003 031c 	and.w	r3, r3, #28
 8002014:	2202      	movs	r2, #2
 8002016:	409a      	lsls	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4013      	ands	r3, r2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d02e      	beq.n	800207e <HAL_DMA_IRQHandler+0xec>
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d029      	beq.n	800207e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0320 	and.w	r3, r3, #32
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10b      	bne.n	8002050 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 020a 	bic.w	r2, r2, #10
 8002046:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f003 021c 	and.w	r2, r3, #28
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	2102      	movs	r1, #2
 800205e:	fa01 f202 	lsl.w	r2, r1, r2
 8002062:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002070:	2b00      	cmp	r3, #0
 8002072:	d038      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800207c:	e033      	b.n	80020e6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	f003 031c 	and.w	r3, r3, #28
 8002086:	2208      	movs	r2, #8
 8002088:	409a      	lsls	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	4013      	ands	r3, r2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d02a      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x156>
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	2b00      	cmp	r3, #0
 800209a:	d025      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 020e 	bic.w	r2, r2, #14
 80020aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b0:	f003 021c 	and.w	r2, r3, #28
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b8:	2101      	movs	r1, #1
 80020ba:	fa01 f202 	lsl.w	r2, r1, r2
 80020be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d004      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020e6:	bf00      	nop
 80020e8:	bf00      	nop
}
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b087      	sub	sp, #28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020fe:	e17f      	b.n	8002400 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2101      	movs	r1, #1
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	fa01 f303 	lsl.w	r3, r1, r3
 800210c:	4013      	ands	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 8171 	beq.w	80023fa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 0303 	and.w	r3, r3, #3
 8002120:	2b01      	cmp	r3, #1
 8002122:	d005      	beq.n	8002130 <HAL_GPIO_Init+0x40>
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f003 0303 	and.w	r3, r3, #3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d130      	bne.n	8002192 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	2203      	movs	r2, #3
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43db      	mvns	r3, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4013      	ands	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	68da      	ldr	r2, [r3, #12]
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002166:	2201      	movs	r2, #1
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	091b      	lsrs	r3, r3, #4
 800217c:	f003 0201 	and.w	r2, r3, #1
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	2b03      	cmp	r3, #3
 800219c:	d118      	bne.n	80021d0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80021a4:	2201      	movs	r2, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	08db      	lsrs	r3, r3, #3
 80021ba:	f003 0201 	and.w	r2, r3, #1
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d017      	beq.n	800220c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	2203      	movs	r2, #3
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	43db      	mvns	r3, r3
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	4013      	ands	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d123      	bne.n	8002260 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	08da      	lsrs	r2, r3, #3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3208      	adds	r2, #8
 8002220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f003 0307 	and.w	r3, r3, #7
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	220f      	movs	r2, #15
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	691a      	ldr	r2, [r3, #16]
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	08da      	lsrs	r2, r3, #3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3208      	adds	r2, #8
 800225a:	6939      	ldr	r1, [r7, #16]
 800225c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	2203      	movs	r2, #3
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f003 0203 	and.w	r2, r3, #3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 80ac 	beq.w	80023fa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a2:	4b5f      	ldr	r3, [pc, #380]	; (8002420 <HAL_GPIO_Init+0x330>)
 80022a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022a6:	4a5e      	ldr	r2, [pc, #376]	; (8002420 <HAL_GPIO_Init+0x330>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	6613      	str	r3, [r2, #96]	; 0x60
 80022ae:	4b5c      	ldr	r3, [pc, #368]	; (8002420 <HAL_GPIO_Init+0x330>)
 80022b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022ba:	4a5a      	ldr	r2, [pc, #360]	; (8002424 <HAL_GPIO_Init+0x334>)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	089b      	lsrs	r3, r3, #2
 80022c0:	3302      	adds	r3, #2
 80022c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	220f      	movs	r2, #15
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4013      	ands	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022e4:	d025      	beq.n	8002332 <HAL_GPIO_Init+0x242>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4f      	ldr	r2, [pc, #316]	; (8002428 <HAL_GPIO_Init+0x338>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d01f      	beq.n	800232e <HAL_GPIO_Init+0x23e>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a4e      	ldr	r2, [pc, #312]	; (800242c <HAL_GPIO_Init+0x33c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d019      	beq.n	800232a <HAL_GPIO_Init+0x23a>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a4d      	ldr	r2, [pc, #308]	; (8002430 <HAL_GPIO_Init+0x340>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d013      	beq.n	8002326 <HAL_GPIO_Init+0x236>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4c      	ldr	r2, [pc, #304]	; (8002434 <HAL_GPIO_Init+0x344>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d00d      	beq.n	8002322 <HAL_GPIO_Init+0x232>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4b      	ldr	r2, [pc, #300]	; (8002438 <HAL_GPIO_Init+0x348>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d007      	beq.n	800231e <HAL_GPIO_Init+0x22e>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4a      	ldr	r2, [pc, #296]	; (800243c <HAL_GPIO_Init+0x34c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d101      	bne.n	800231a <HAL_GPIO_Init+0x22a>
 8002316:	2306      	movs	r3, #6
 8002318:	e00c      	b.n	8002334 <HAL_GPIO_Init+0x244>
 800231a:	2307      	movs	r3, #7
 800231c:	e00a      	b.n	8002334 <HAL_GPIO_Init+0x244>
 800231e:	2305      	movs	r3, #5
 8002320:	e008      	b.n	8002334 <HAL_GPIO_Init+0x244>
 8002322:	2304      	movs	r3, #4
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x244>
 8002326:	2303      	movs	r3, #3
 8002328:	e004      	b.n	8002334 <HAL_GPIO_Init+0x244>
 800232a:	2302      	movs	r3, #2
 800232c:	e002      	b.n	8002334 <HAL_GPIO_Init+0x244>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_GPIO_Init+0x244>
 8002332:	2300      	movs	r3, #0
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	f002 0203 	and.w	r2, r2, #3
 800233a:	0092      	lsls	r2, r2, #2
 800233c:	4093      	lsls	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002344:	4937      	ldr	r1, [pc, #220]	; (8002424 <HAL_GPIO_Init+0x334>)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	3302      	adds	r3, #2
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002352:	4b3b      	ldr	r3, [pc, #236]	; (8002440 <HAL_GPIO_Init+0x350>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	43db      	mvns	r3, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002376:	4a32      	ldr	r2, [pc, #200]	; (8002440 <HAL_GPIO_Init+0x350>)
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800237c:	4b30      	ldr	r3, [pc, #192]	; (8002440 <HAL_GPIO_Init+0x350>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	43db      	mvns	r3, r3
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	4013      	ands	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023a0:	4a27      	ldr	r2, [pc, #156]	; (8002440 <HAL_GPIO_Init+0x350>)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023a6:	4b26      	ldr	r3, [pc, #152]	; (8002440 <HAL_GPIO_Init+0x350>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	43db      	mvns	r3, r3
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	4013      	ands	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023ca:	4a1d      	ldr	r2, [pc, #116]	; (8002440 <HAL_GPIO_Init+0x350>)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80023d0:	4b1b      	ldr	r3, [pc, #108]	; (8002440 <HAL_GPIO_Init+0x350>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	43db      	mvns	r3, r3
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4013      	ands	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d003      	beq.n	80023f4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023f4:	4a12      	ldr	r2, [pc, #72]	; (8002440 <HAL_GPIO_Init+0x350>)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	3301      	adds	r3, #1
 80023fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	fa22 f303 	lsr.w	r3, r2, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	f47f ae78 	bne.w	8002100 <HAL_GPIO_Init+0x10>
  }
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	371c      	adds	r7, #28
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	40010000 	.word	0x40010000
 8002428:	48000400 	.word	0x48000400
 800242c:	48000800 	.word	0x48000800
 8002430:	48000c00 	.word	0x48000c00
 8002434:	48001000 	.word	0x48001000
 8002438:	48001400 	.word	0x48001400
 800243c:	48001800 	.word	0x48001800
 8002440:	40010400 	.word	0x40010400

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	807b      	strh	r3, [r7, #2]
 8002450:	4613      	mov	r3, r2
 8002452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002460:	e002      	b.n	8002468 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800247e:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002480:	695a      	ldr	r2, [r3, #20]
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	4013      	ands	r3, r2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d006      	beq.n	8002498 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800248a:	4a05      	ldr	r2, [pc, #20]	; (80024a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe ff36 	bl	8001304 <HAL_GPIO_EXTI_Callback>
  }
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40010400 	.word	0x40010400

080024a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <HAL_PWREx_GetVoltageRange+0x18>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40007000 	.word	0x40007000

080024c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024ce:	d130      	bne.n	8002532 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80024d0:	4b23      	ldr	r3, [pc, #140]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024dc:	d038      	beq.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024de:	4b20      	ldr	r3, [pc, #128]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024e6:	4a1e      	ldr	r2, [pc, #120]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024ee:	4b1d      	ldr	r3, [pc, #116]	; (8002564 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2232      	movs	r2, #50	; 0x32
 80024f4:	fb02 f303 	mul.w	r3, r2, r3
 80024f8:	4a1b      	ldr	r2, [pc, #108]	; (8002568 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80024fa:	fba2 2303 	umull	r2, r3, r2, r3
 80024fe:	0c9b      	lsrs	r3, r3, #18
 8002500:	3301      	adds	r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002504:	e002      	b.n	800250c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3b01      	subs	r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800250c:	4b14      	ldr	r3, [pc, #80]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002518:	d102      	bne.n	8002520 <HAL_PWREx_ControlVoltageScaling+0x60>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1f2      	bne.n	8002506 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002520:	4b0f      	ldr	r3, [pc, #60]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800252c:	d110      	bne.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e00f      	b.n	8002552 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002532:	4b0b      	ldr	r3, [pc, #44]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800253a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800253e:	d007      	beq.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002540:	4b07      	ldr	r3, [pc, #28]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002548:	4a05      	ldr	r2, [pc, #20]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800254a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800254e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	40007000 	.word	0x40007000
 8002564:	20000000 	.word	0x20000000
 8002568:	431bde83 	.word	0x431bde83

0800256c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b088      	sub	sp, #32
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e3ca      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800257e:	4b97      	ldr	r3, [pc, #604]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 030c 	and.w	r3, r3, #12
 8002586:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002588:	4b94      	ldr	r3, [pc, #592]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 80e4 	beq.w	8002768 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d007      	beq.n	80025b6 <HAL_RCC_OscConfig+0x4a>
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	2b0c      	cmp	r3, #12
 80025aa:	f040 808b 	bne.w	80026c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	f040 8087 	bne.w	80026c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025b6:	4b89      	ldr	r3, [pc, #548]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d005      	beq.n	80025ce <HAL_RCC_OscConfig+0x62>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e3a2      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1a      	ldr	r2, [r3, #32]
 80025d2:	4b82      	ldr	r3, [pc, #520]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d004      	beq.n	80025e8 <HAL_RCC_OscConfig+0x7c>
 80025de:	4b7f      	ldr	r3, [pc, #508]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e6:	e005      	b.n	80025f4 <HAL_RCC_OscConfig+0x88>
 80025e8:	4b7c      	ldr	r3, [pc, #496]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80025ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ee:	091b      	lsrs	r3, r3, #4
 80025f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d223      	bcs.n	8002640 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 fd55 	bl	80030ac <RCC_SetFlashLatencyFromMSIRange>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e383      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800260c:	4b73      	ldr	r3, [pc, #460]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a72      	ldr	r2, [pc, #456]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002612:	f043 0308 	orr.w	r3, r3, #8
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	4b70      	ldr	r3, [pc, #448]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	496d      	ldr	r1, [pc, #436]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002626:	4313      	orrs	r3, r2
 8002628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800262a:	4b6c      	ldr	r3, [pc, #432]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	4968      	ldr	r1, [pc, #416]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800263a:	4313      	orrs	r3, r2
 800263c:	604b      	str	r3, [r1, #4]
 800263e:	e025      	b.n	800268c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002640:	4b66      	ldr	r3, [pc, #408]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a65      	ldr	r2, [pc, #404]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002646:	f043 0308 	orr.w	r3, r3, #8
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4b63      	ldr	r3, [pc, #396]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	4960      	ldr	r1, [pc, #384]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800265a:	4313      	orrs	r3, r2
 800265c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800265e:	4b5f      	ldr	r3, [pc, #380]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	495b      	ldr	r1, [pc, #364]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d109      	bne.n	800268c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	4618      	mov	r0, r3
 800267e:	f000 fd15 	bl	80030ac <RCC_SetFlashLatencyFromMSIRange>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e343      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800268c:	f000 fc4a 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8002690:	4602      	mov	r2, r0
 8002692:	4b52      	ldr	r3, [pc, #328]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	f003 030f 	and.w	r3, r3, #15
 800269c:	4950      	ldr	r1, [pc, #320]	; (80027e0 <HAL_RCC_OscConfig+0x274>)
 800269e:	5ccb      	ldrb	r3, [r1, r3]
 80026a0:	f003 031f 	and.w	r3, r3, #31
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
 80026a8:	4a4e      	ldr	r2, [pc, #312]	; (80027e4 <HAL_RCC_OscConfig+0x278>)
 80026aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026ac:	4b4e      	ldr	r3, [pc, #312]	; (80027e8 <HAL_RCC_OscConfig+0x27c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fa07 	bl	8001ac4 <HAL_InitTick>
 80026b6:	4603      	mov	r3, r0
 80026b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d052      	beq.n	8002766 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	e327      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d032      	beq.n	8002732 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026cc:	4b43      	ldr	r3, [pc, #268]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a42      	ldr	r2, [pc, #264]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026d8:	f7ff fa44 	bl	8001b64 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026e0:	f7ff fa40 	bl	8001b64 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e310      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026f2:	4b3a      	ldr	r3, [pc, #232]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d0f0      	beq.n	80026e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026fe:	4b37      	ldr	r3, [pc, #220]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a36      	ldr	r2, [pc, #216]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002704:	f043 0308 	orr.w	r3, r3, #8
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	4b34      	ldr	r3, [pc, #208]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4931      	ldr	r1, [pc, #196]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002718:	4313      	orrs	r3, r2
 800271a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800271c:	4b2f      	ldr	r3, [pc, #188]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	021b      	lsls	r3, r3, #8
 800272a:	492c      	ldr	r1, [pc, #176]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800272c:	4313      	orrs	r3, r2
 800272e:	604b      	str	r3, [r1, #4]
 8002730:	e01a      	b.n	8002768 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002732:	4b2a      	ldr	r3, [pc, #168]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a29      	ldr	r2, [pc, #164]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002738:	f023 0301 	bic.w	r3, r3, #1
 800273c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800273e:	f7ff fa11 	bl	8001b64 <HAL_GetTick>
 8002742:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002746:	f7ff fa0d 	bl	8001b64 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e2dd      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002758:	4b20      	ldr	r3, [pc, #128]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1f0      	bne.n	8002746 <HAL_RCC_OscConfig+0x1da>
 8002764:	e000      	b.n	8002768 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002766:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d074      	beq.n	800285e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b08      	cmp	r3, #8
 8002778:	d005      	beq.n	8002786 <HAL_RCC_OscConfig+0x21a>
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	2b0c      	cmp	r3, #12
 800277e:	d10e      	bne.n	800279e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	2b03      	cmp	r3, #3
 8002784:	d10b      	bne.n	800279e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002786:	4b15      	ldr	r3, [pc, #84]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d064      	beq.n	800285c <HAL_RCC_OscConfig+0x2f0>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d160      	bne.n	800285c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e2ba      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027a6:	d106      	bne.n	80027b6 <HAL_RCC_OscConfig+0x24a>
 80027a8:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a0b      	ldr	r2, [pc, #44]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	e026      	b.n	8002804 <HAL_RCC_OscConfig+0x298>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027be:	d115      	bne.n	80027ec <HAL_RCC_OscConfig+0x280>
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a05      	ldr	r2, [pc, #20]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a02      	ldr	r2, [pc, #8]	; (80027dc <HAL_RCC_OscConfig+0x270>)
 80027d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	e014      	b.n	8002804 <HAL_RCC_OscConfig+0x298>
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	08007e94 	.word	0x08007e94
 80027e4:	20000000 	.word	0x20000000
 80027e8:	20000004 	.word	0x20000004
 80027ec:	4ba0      	ldr	r3, [pc, #640]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a9f      	ldr	r2, [pc, #636]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80027f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f6:	6013      	str	r3, [r2, #0]
 80027f8:	4b9d      	ldr	r3, [pc, #628]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a9c      	ldr	r2, [pc, #624]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80027fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d013      	beq.n	8002834 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280c:	f7ff f9aa 	bl	8001b64 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002814:	f7ff f9a6 	bl	8001b64 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b64      	cmp	r3, #100	; 0x64
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e276      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002826:	4b92      	ldr	r3, [pc, #584]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0x2a8>
 8002832:	e014      	b.n	800285e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002834:	f7ff f996 	bl	8001b64 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800283c:	f7ff f992 	bl	8001b64 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b64      	cmp	r3, #100	; 0x64
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e262      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800284e:	4b88      	ldr	r3, [pc, #544]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f0      	bne.n	800283c <HAL_RCC_OscConfig+0x2d0>
 800285a:	e000      	b.n	800285e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d060      	beq.n	800292c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	2b04      	cmp	r3, #4
 800286e:	d005      	beq.n	800287c <HAL_RCC_OscConfig+0x310>
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	2b0c      	cmp	r3, #12
 8002874:	d119      	bne.n	80028aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	2b02      	cmp	r3, #2
 800287a:	d116      	bne.n	80028aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800287c:	4b7c      	ldr	r3, [pc, #496]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_OscConfig+0x328>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e23f      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002894:	4b76      	ldr	r3, [pc, #472]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	061b      	lsls	r3, r3, #24
 80028a2:	4973      	ldr	r1, [pc, #460]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028a8:	e040      	b.n	800292c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d023      	beq.n	80028fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028b2:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a6e      	ldr	r2, [pc, #440]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028be:	f7ff f951 	bl	8001b64 <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c6:	f7ff f94d 	bl	8001b64 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e21d      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028d8:	4b65      	ldr	r3, [pc, #404]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0f0      	beq.n	80028c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e4:	4b62      	ldr	r3, [pc, #392]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	061b      	lsls	r3, r3, #24
 80028f2:	495f      	ldr	r1, [pc, #380]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
 80028f8:	e018      	b.n	800292c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028fa:	4b5d      	ldr	r3, [pc, #372]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a5c      	ldr	r2, [pc, #368]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002906:	f7ff f92d 	bl	8001b64 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800290c:	e008      	b.n	8002920 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290e:	f7ff f929 	bl	8001b64 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e1f9      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002920:	4b53      	ldr	r3, [pc, #332]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f0      	bne.n	800290e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d03c      	beq.n	80029b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d01c      	beq.n	800297a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002940:	4b4b      	ldr	r3, [pc, #300]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002946:	4a4a      	ldr	r2, [pc, #296]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002950:	f7ff f908 	bl	8001b64 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002958:	f7ff f904 	bl	8001b64 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e1d4      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800296a:	4b41      	ldr	r3, [pc, #260]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 800296c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0ef      	beq.n	8002958 <HAL_RCC_OscConfig+0x3ec>
 8002978:	e01b      	b.n	80029b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800297a:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 800297c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002980:	4a3b      	ldr	r2, [pc, #236]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800298a:	f7ff f8eb 	bl	8001b64 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002992:	f7ff f8e7 	bl	8001b64 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e1b7      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029a4:	4b32      	ldr	r3, [pc, #200]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80029a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1ef      	bne.n	8002992 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 80a6 	beq.w	8002b0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c0:	2300      	movs	r3, #0
 80029c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029c4:	4b2a      	ldr	r3, [pc, #168]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80029c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d10d      	bne.n	80029ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d0:	4b27      	ldr	r3, [pc, #156]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80029d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d4:	4a26      	ldr	r2, [pc, #152]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80029d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029da:	6593      	str	r3, [r2, #88]	; 0x58
 80029dc:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 80029de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e8:	2301      	movs	r3, #1
 80029ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ec:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <HAL_RCC_OscConfig+0x508>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d118      	bne.n	8002a2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029f8:	4b1e      	ldr	r3, [pc, #120]	; (8002a74 <HAL_RCC_OscConfig+0x508>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a1d      	ldr	r2, [pc, #116]	; (8002a74 <HAL_RCC_OscConfig+0x508>)
 80029fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a04:	f7ff f8ae 	bl	8001b64 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a0c:	f7ff f8aa 	bl	8001b64 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e17a      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a1e:	4b15      	ldr	r3, [pc, #84]	; (8002a74 <HAL_RCC_OscConfig+0x508>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d108      	bne.n	8002a44 <HAL_RCC_OscConfig+0x4d8>
 8002a32:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a38:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a42:	e029      	b.n	8002a98 <HAL_RCC_OscConfig+0x52c>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	2b05      	cmp	r3, #5
 8002a4a:	d115      	bne.n	8002a78 <HAL_RCC_OscConfig+0x50c>
 8002a4c:	4b08      	ldr	r3, [pc, #32]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a52:	4a07      	ldr	r2, [pc, #28]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a5c:	4b04      	ldr	r3, [pc, #16]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a62:	4a03      	ldr	r2, [pc, #12]	; (8002a70 <HAL_RCC_OscConfig+0x504>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a6c:	e014      	b.n	8002a98 <HAL_RCC_OscConfig+0x52c>
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40007000 	.word	0x40007000
 8002a78:	4b9c      	ldr	r3, [pc, #624]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a7e:	4a9b      	ldr	r2, [pc, #620]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a88:	4b98      	ldr	r3, [pc, #608]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a8e:	4a97      	ldr	r2, [pc, #604]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002a90:	f023 0304 	bic.w	r3, r3, #4
 8002a94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d016      	beq.n	8002ace <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa0:	f7ff f860 	bl	8001b64 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aa6:	e00a      	b.n	8002abe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa8:	f7ff f85c 	bl	8001b64 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e12a      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002abe:	4b8b      	ldr	r3, [pc, #556]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0ed      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x53c>
 8002acc:	e015      	b.n	8002afa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ace:	f7ff f849 	bl	8001b64 <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ad4:	e00a      	b.n	8002aec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7ff f845 	bl	8001b64 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e113      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aec:	4b7f      	ldr	r3, [pc, #508]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1ed      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002afa:	7ffb      	ldrb	r3, [r7, #31]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d105      	bne.n	8002b0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b00:	4b7a      	ldr	r3, [pc, #488]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b04:	4a79      	ldr	r2, [pc, #484]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002b06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b0a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 80fe 	beq.w	8002d12 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	f040 80d0 	bne.w	8002cc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b20:	4b72      	ldr	r3, [pc, #456]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0203 	and.w	r2, r3, #3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d130      	bne.n	8002b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d127      	bne.n	8002b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d11f      	bne.n	8002b96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b60:	2a07      	cmp	r2, #7
 8002b62:	bf14      	ite	ne
 8002b64:	2201      	movne	r2, #1
 8002b66:	2200      	moveq	r2, #0
 8002b68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d113      	bne.n	8002b96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b78:	085b      	lsrs	r3, r3, #1
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d109      	bne.n	8002b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	085b      	lsrs	r3, r3, #1
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d06e      	beq.n	8002c74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	2b0c      	cmp	r3, #12
 8002b9a:	d069      	beq.n	8002c70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002b9c:	4b53      	ldr	r3, [pc, #332]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002ba8:	4b50      	ldr	r3, [pc, #320]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e0ad      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a4b      	ldr	r2, [pc, #300]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bc2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bc4:	f7fe ffce 	bl	8001b64 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bcc:	f7fe ffca 	bl	8001b64 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e09a      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bde:	4b43      	ldr	r3, [pc, #268]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bea:	4b40      	ldr	r3, [pc, #256]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	4b40      	ldr	r3, [pc, #256]	; (8002cf0 <HAL_RCC_OscConfig+0x784>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bfa:	3a01      	subs	r2, #1
 8002bfc:	0112      	lsls	r2, r2, #4
 8002bfe:	4311      	orrs	r1, r2
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c04:	0212      	lsls	r2, r2, #8
 8002c06:	4311      	orrs	r1, r2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c0c:	0852      	lsrs	r2, r2, #1
 8002c0e:	3a01      	subs	r2, #1
 8002c10:	0552      	lsls	r2, r2, #21
 8002c12:	4311      	orrs	r1, r2
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c18:	0852      	lsrs	r2, r2, #1
 8002c1a:	3a01      	subs	r2, #1
 8002c1c:	0652      	lsls	r2, r2, #25
 8002c1e:	4311      	orrs	r1, r2
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c24:	0912      	lsrs	r2, r2, #4
 8002c26:	0452      	lsls	r2, r2, #17
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	4930      	ldr	r1, [pc, #192]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c30:	4b2e      	ldr	r3, [pc, #184]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a2d      	ldr	r2, [pc, #180]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c3c:	4b2b      	ldr	r3, [pc, #172]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4a2a      	ldr	r2, [pc, #168]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c48:	f7fe ff8c 	bl	8001b64 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe ff88 	bl	8001b64 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e058      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c62:	4b22      	ldr	r3, [pc, #136]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f0      	beq.n	8002c50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c6e:	e050      	b.n	8002d12 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e04f      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c74:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d148      	bne.n	8002d12 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c80:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a19      	ldr	r2, [pc, #100]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	4a16      	ldr	r2, [pc, #88]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c98:	f7fe ff64 	bl	8001b64 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7fe ff60 	bl	8001b64 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e030      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f0      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x734>
 8002cbe:	e028      	b.n	8002d12 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	2b0c      	cmp	r3, #12
 8002cc4:	d023      	beq.n	8002d0e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc6:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a08      	ldr	r2, [pc, #32]	; (8002cec <HAL_RCC_OscConfig+0x780>)
 8002ccc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd2:	f7fe ff47 	bl	8001b64 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cd8:	e00c      	b.n	8002cf4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cda:	f7fe ff43 	bl	8001b64 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d905      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e013      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cf4:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <HAL_RCC_OscConfig+0x7b0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1ec      	bne.n	8002cda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d00:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <HAL_RCC_OscConfig+0x7b0>)
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	4905      	ldr	r1, [pc, #20]	; (8002d1c <HAL_RCC_OscConfig+0x7b0>)
 8002d06:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_RCC_OscConfig+0x7b4>)
 8002d08:	4013      	ands	r3, r2
 8002d0a:	60cb      	str	r3, [r1, #12]
 8002d0c:	e001      	b.n	8002d12 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e000      	b.n	8002d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3720      	adds	r7, #32
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	feeefffc 	.word	0xfeeefffc

08002d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0e7      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d38:	4b75      	ldr	r3, [pc, #468]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d910      	bls.n	8002d68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d46:	4b72      	ldr	r3, [pc, #456]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f023 0207 	bic.w	r2, r3, #7
 8002d4e:	4970      	ldr	r1, [pc, #448]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d56:	4b6e      	ldr	r3, [pc, #440]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	683a      	ldr	r2, [r7, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0cf      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d010      	beq.n	8002d96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	4b66      	ldr	r3, [pc, #408]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d908      	bls.n	8002d96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d84:	4b63      	ldr	r3, [pc, #396]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	4960      	ldr	r1, [pc, #384]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d04c      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002daa:	4b5a      	ldr	r3, [pc, #360]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d121      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e0a6      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d107      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dc2:	4b54      	ldr	r3, [pc, #336]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d115      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e09a      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d107      	bne.n	8002dea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dda:	4b4e      	ldr	r3, [pc, #312]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d109      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e08e      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dea:	4b4a      	ldr	r3, [pc, #296]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e086      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dfa:	4b46      	ldr	r3, [pc, #280]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f023 0203 	bic.w	r2, r3, #3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	4943      	ldr	r1, [pc, #268]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e0c:	f7fe feaa 	bl	8001b64 <HAL_GetTick>
 8002e10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e14:	f7fe fea6 	bl	8001b64 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e06e      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2a:	4b3a      	ldr	r3, [pc, #232]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 020c 	and.w	r2, r3, #12
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d1eb      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	4b31      	ldr	r3, [pc, #196]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d208      	bcs.n	8002e6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e58:	4b2e      	ldr	r3, [pc, #184]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	492b      	ldr	r1, [pc, #172]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e6a:	4b29      	ldr	r3, [pc, #164]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d210      	bcs.n	8002e9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e78:	4b25      	ldr	r3, [pc, #148]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f023 0207 	bic.w	r2, r3, #7
 8002e80:	4923      	ldr	r1, [pc, #140]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e88:	4b21      	ldr	r3, [pc, #132]	; (8002f10 <HAL_RCC_ClockConfig+0x1ec>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0307 	and.w	r3, r3, #7
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d001      	beq.n	8002e9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e036      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea6:	4b1b      	ldr	r3, [pc, #108]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	4918      	ldr	r1, [pc, #96]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0308 	and.w	r3, r3, #8
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ec4:	4b13      	ldr	r3, [pc, #76]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	4910      	ldr	r1, [pc, #64]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ed8:	f000 f824 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b0d      	ldr	r3, [pc, #52]	; (8002f14 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	091b      	lsrs	r3, r3, #4
 8002ee4:	f003 030f 	and.w	r3, r3, #15
 8002ee8:	490b      	ldr	r1, [pc, #44]	; (8002f18 <HAL_RCC_ClockConfig+0x1f4>)
 8002eea:	5ccb      	ldrb	r3, [r1, r3]
 8002eec:	f003 031f 	and.w	r3, r3, #31
 8002ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef4:	4a09      	ldr	r2, [pc, #36]	; (8002f1c <HAL_RCC_ClockConfig+0x1f8>)
 8002ef6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ef8:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_RCC_ClockConfig+0x1fc>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fe fde1 	bl	8001ac4 <HAL_InitTick>
 8002f02:	4603      	mov	r3, r0
 8002f04:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f06:	7afb      	ldrb	r3, [r7, #11]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40022000 	.word	0x40022000
 8002f14:	40021000 	.word	0x40021000
 8002f18:	08007e94 	.word	0x08007e94
 8002f1c:	20000000 	.word	0x20000000
 8002f20:	20000004 	.word	0x20000004

08002f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b089      	sub	sp, #36	; 0x24
 8002f28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61fb      	str	r3, [r7, #28]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f32:	4b3e      	ldr	r3, [pc, #248]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f3c:	4b3b      	ldr	r3, [pc, #236]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	f003 0303 	and.w	r3, r3, #3
 8002f44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0x34>
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	2b0c      	cmp	r3, #12
 8002f50:	d121      	bne.n	8002f96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d11e      	bne.n	8002f96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f58:	4b34      	ldr	r3, [pc, #208]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0308 	and.w	r3, r3, #8
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d107      	bne.n	8002f74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f64:	4b31      	ldr	r3, [pc, #196]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	61fb      	str	r3, [r7, #28]
 8002f72:	e005      	b.n	8002f80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f74:	4b2d      	ldr	r3, [pc, #180]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f80:	4a2b      	ldr	r2, [pc, #172]	; (8003030 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10d      	bne.n	8002fac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f94:	e00a      	b.n	8002fac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d102      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f9c:	4b25      	ldr	r3, [pc, #148]	; (8003034 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f9e:	61bb      	str	r3, [r7, #24]
 8002fa0:	e004      	b.n	8002fac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fa8:	4b23      	ldr	r3, [pc, #140]	; (8003038 <HAL_RCC_GetSysClockFreq+0x114>)
 8002faa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d134      	bne.n	800301c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d003      	beq.n	8002fca <HAL_RCC_GetSysClockFreq+0xa6>
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d003      	beq.n	8002fd0 <HAL_RCC_GetSysClockFreq+0xac>
 8002fc8:	e005      	b.n	8002fd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002fca:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fcc:	617b      	str	r3, [r7, #20]
      break;
 8002fce:	e005      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002fd0:	4b19      	ldr	r3, [pc, #100]	; (8003038 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fd2:	617b      	str	r3, [r7, #20]
      break;
 8002fd4:	e002      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	617b      	str	r3, [r7, #20]
      break;
 8002fda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fdc:	4b13      	ldr	r3, [pc, #76]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002fea:	4b10      	ldr	r3, [pc, #64]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	fb03 f202 	mul.w	r2, r3, r2
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003002:	4b0a      	ldr	r3, [pc, #40]	; (800302c <HAL_RCC_GetSysClockFreq+0x108>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	0e5b      	lsrs	r3, r3, #25
 8003008:	f003 0303 	and.w	r3, r3, #3
 800300c:	3301      	adds	r3, #1
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	fbb2 f3f3 	udiv	r3, r2, r3
 800301a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800301c:	69bb      	ldr	r3, [r7, #24]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3724      	adds	r7, #36	; 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	08007eac 	.word	0x08007eac
 8003034:	00f42400 	.word	0x00f42400
 8003038:	007a1200 	.word	0x007a1200

0800303c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003040:	4b03      	ldr	r3, [pc, #12]	; (8003050 <HAL_RCC_GetHCLKFreq+0x14>)
 8003042:	681b      	ldr	r3, [r3, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	20000000 	.word	0x20000000

08003054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003058:	f7ff fff0 	bl	800303c <HAL_RCC_GetHCLKFreq>
 800305c:	4602      	mov	r2, r0
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	4904      	ldr	r1, [pc, #16]	; (800307c <HAL_RCC_GetPCLK1Freq+0x28>)
 800306a:	5ccb      	ldrb	r3, [r1, r3]
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40021000 	.word	0x40021000
 800307c:	08007ea4 	.word	0x08007ea4

08003080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003084:	f7ff ffda 	bl	800303c <HAL_RCC_GetHCLKFreq>
 8003088:	4602      	mov	r2, r0
 800308a:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	0adb      	lsrs	r3, r3, #11
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	4904      	ldr	r1, [pc, #16]	; (80030a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003096:	5ccb      	ldrb	r3, [r1, r3]
 8003098:	f003 031f 	and.w	r3, r3, #31
 800309c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40021000 	.word	0x40021000
 80030a8:	08007ea4 	.word	0x08007ea4

080030ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030b4:	2300      	movs	r3, #0
 80030b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030b8:	4b2a      	ldr	r3, [pc, #168]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030c4:	f7ff f9ee 	bl	80024a4 <HAL_PWREx_GetVoltageRange>
 80030c8:	6178      	str	r0, [r7, #20]
 80030ca:	e014      	b.n	80030f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030cc:	4b25      	ldr	r3, [pc, #148]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d0:	4a24      	ldr	r2, [pc, #144]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d6:	6593      	str	r3, [r2, #88]	; 0x58
 80030d8:	4b22      	ldr	r3, [pc, #136]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80030e4:	f7ff f9de 	bl	80024a4 <HAL_PWREx_GetVoltageRange>
 80030e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80030ea:	4b1e      	ldr	r3, [pc, #120]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ee:	4a1d      	ldr	r2, [pc, #116]	; (8003164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030fc:	d10b      	bne.n	8003116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b80      	cmp	r3, #128	; 0x80
 8003102:	d919      	bls.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2ba0      	cmp	r3, #160	; 0xa0
 8003108:	d902      	bls.n	8003110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800310a:	2302      	movs	r3, #2
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	e013      	b.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003110:	2301      	movs	r3, #1
 8003112:	613b      	str	r3, [r7, #16]
 8003114:	e010      	b.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b80      	cmp	r3, #128	; 0x80
 800311a:	d902      	bls.n	8003122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800311c:	2303      	movs	r3, #3
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	e00a      	b.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d102      	bne.n	800312e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003128:	2302      	movs	r3, #2
 800312a:	613b      	str	r3, [r7, #16]
 800312c:	e004      	b.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b70      	cmp	r3, #112	; 0x70
 8003132:	d101      	bne.n	8003138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003134:	2301      	movs	r3, #1
 8003136:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003138:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f023 0207 	bic.w	r2, r3, #7
 8003140:	4909      	ldr	r1, [pc, #36]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003148:	4b07      	ldr	r3, [pc, #28]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	429a      	cmp	r2, r3
 8003154:	d001      	beq.n	800315a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000
 8003168:	40022000 	.word	0x40022000

0800316c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003174:	2300      	movs	r3, #0
 8003176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003178:	2300      	movs	r3, #0
 800317a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003184:	2b00      	cmp	r3, #0
 8003186:	d041      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800318c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003190:	d02a      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003192:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003196:	d824      	bhi.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003198:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800319c:	d008      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800319e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031a2:	d81e      	bhi.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00a      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031ac:	d010      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031ae:	e018      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031b0:	4b86      	ldr	r3, [pc, #536]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4a85      	ldr	r2, [pc, #532]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031bc:	e015      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3304      	adds	r3, #4
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fabb 	bl	8003740 <RCCEx_PLLSAI1_Config>
 80031ca:	4603      	mov	r3, r0
 80031cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031ce:	e00c      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3320      	adds	r3, #32
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fba6 	bl	8003928 <RCCEx_PLLSAI2_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031e0:	e003      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	74fb      	strb	r3, [r7, #19]
      break;
 80031e6:	e000      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80031e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10b      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031f0:	4b76      	ldr	r3, [pc, #472]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031fe:	4973      	ldr	r1, [pc, #460]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003206:	e001      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d041      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800321c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003220:	d02a      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003222:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003226:	d824      	bhi.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003228:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800322c:	d008      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800322e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003232:	d81e      	bhi.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00a      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800323c:	d010      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800323e:	e018      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003240:	4b62      	ldr	r3, [pc, #392]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	4a61      	ldr	r2, [pc, #388]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800324a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800324c:	e015      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3304      	adds	r3, #4
 8003252:	2100      	movs	r1, #0
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fa73 	bl	8003740 <RCCEx_PLLSAI1_Config>
 800325a:	4603      	mov	r3, r0
 800325c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800325e:	e00c      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	3320      	adds	r3, #32
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fb5e 	bl	8003928 <RCCEx_PLLSAI2_Config>
 800326c:	4603      	mov	r3, r0
 800326e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003270:	e003      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	74fb      	strb	r3, [r7, #19]
      break;
 8003276:	e000      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003278:	bf00      	nop
    }

    if(ret == HAL_OK)
 800327a:	7cfb      	ldrb	r3, [r7, #19]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10b      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003280:	4b52      	ldr	r3, [pc, #328]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003286:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800328e:	494f      	ldr	r1, [pc, #316]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003296:	e001      	b.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003298:	7cfb      	ldrb	r3, [r7, #19]
 800329a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	f000 80a0 	beq.w	80033ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032aa:	2300      	movs	r3, #0
 80032ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032ae:	4b47      	ldr	r3, [pc, #284]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80032be:	2300      	movs	r3, #0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00d      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032c4:	4b41      	ldr	r3, [pc, #260]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	4a40      	ldr	r2, [pc, #256]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ce:	6593      	str	r3, [r2, #88]	; 0x58
 80032d0:	4b3e      	ldr	r3, [pc, #248]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d8:	60bb      	str	r3, [r7, #8]
 80032da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032dc:	2301      	movs	r3, #1
 80032de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032e0:	4b3b      	ldr	r3, [pc, #236]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a3a      	ldr	r2, [pc, #232]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032ec:	f7fe fc3a 	bl	8001b64 <HAL_GetTick>
 80032f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032f2:	e009      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f4:	f7fe fc36 	bl	8001b64 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d902      	bls.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	74fb      	strb	r3, [r7, #19]
        break;
 8003306:	e005      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003308:	4b31      	ldr	r3, [pc, #196]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0ef      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003314:	7cfb      	ldrb	r3, [r7, #19]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d15c      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800331a:	4b2c      	ldr	r3, [pc, #176]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003320:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003324:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d01f      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	429a      	cmp	r2, r3
 8003336:	d019      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003338:	4b24      	ldr	r3, [pc, #144]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003342:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003344:	4b21      	ldr	r3, [pc, #132]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334a:	4a20      	ldr	r2, [pc, #128]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800334c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003354:	4b1d      	ldr	r3, [pc, #116]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335a:	4a1c      	ldr	r2, [pc, #112]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003364:	4a19      	ldr	r2, [pc, #100]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d016      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003376:	f7fe fbf5 	bl	8001b64 <HAL_GetTick>
 800337a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800337c:	e00b      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337e:	f7fe fbf1 	bl	8001b64 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f241 3288 	movw	r2, #5000	; 0x1388
 800338c:	4293      	cmp	r3, r2
 800338e:	d902      	bls.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	74fb      	strb	r3, [r7, #19]
            break;
 8003394:	e006      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003396:	4b0d      	ldr	r3, [pc, #52]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0ec      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033aa:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033ba:	4904      	ldr	r1, [pc, #16]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033c2:	e009      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033c4:	7cfb      	ldrb	r3, [r7, #19]
 80033c6:	74bb      	strb	r3, [r7, #18]
 80033c8:	e006      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80033ca:	bf00      	nop
 80033cc:	40021000 	.word	0x40021000
 80033d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d4:	7cfb      	ldrb	r3, [r7, #19]
 80033d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033d8:	7c7b      	ldrb	r3, [r7, #17]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d105      	bne.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033de:	4b9e      	ldr	r3, [pc, #632]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e2:	4a9d      	ldr	r2, [pc, #628]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00a      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033f6:	4b98      	ldr	r3, [pc, #608]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fc:	f023 0203 	bic.w	r2, r3, #3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003404:	4994      	ldr	r1, [pc, #592]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003418:	4b8f      	ldr	r3, [pc, #572]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341e:	f023 020c 	bic.w	r2, r3, #12
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003426:	498c      	ldr	r1, [pc, #560]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800343a:	4b87      	ldr	r3, [pc, #540]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003440:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	4983      	ldr	r1, [pc, #524]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800345c:	4b7e      	ldr	r3, [pc, #504]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003462:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346a:	497b      	ldr	r1, [pc, #492]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00a      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800347e:	4b76      	ldr	r3, [pc, #472]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800348c:	4972      	ldr	r1, [pc, #456]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348e:	4313      	orrs	r3, r2
 8003490:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034a0:	4b6d      	ldr	r3, [pc, #436]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ae:	496a      	ldr	r1, [pc, #424]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034c2:	4b65      	ldr	r3, [pc, #404]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d0:	4961      	ldr	r1, [pc, #388]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034e4:	4b5c      	ldr	r3, [pc, #368]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f2:	4959      	ldr	r1, [pc, #356]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003506:	4b54      	ldr	r3, [pc, #336]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003514:	4950      	ldr	r1, [pc, #320]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00a      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003528:	4b4b      	ldr	r3, [pc, #300]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003536:	4948      	ldr	r1, [pc, #288]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800354a:	4b43      	ldr	r3, [pc, #268]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003550:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003558:	493f      	ldr	r1, [pc, #252]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d028      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800356c:	4b3a      	ldr	r3, [pc, #232]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003572:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800357a:	4937      	ldr	r1, [pc, #220]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003586:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800358a:	d106      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800358c:	4b32      	ldr	r3, [pc, #200]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a31      	ldr	r2, [pc, #196]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003592:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003596:	60d3      	str	r3, [r2, #12]
 8003598:	e011      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035a2:	d10c      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3304      	adds	r3, #4
 80035a8:	2101      	movs	r1, #1
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f8c8 	bl	8003740 <RCCEx_PLLSAI1_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035b4:	7cfb      	ldrb	r3, [r7, #19]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80035ba:	7cfb      	ldrb	r3, [r7, #19]
 80035bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d028      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035ca:	4b23      	ldr	r3, [pc, #140]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d8:	491f      	ldr	r1, [pc, #124]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035e8:	d106      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035ea:	4b1b      	ldr	r3, [pc, #108]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	4a1a      	ldr	r2, [pc, #104]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035f4:	60d3      	str	r3, [r2, #12]
 80035f6:	e011      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003600:	d10c      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	2101      	movs	r1, #1
 8003608:	4618      	mov	r0, r3
 800360a:	f000 f899 	bl	8003740 <RCCEx_PLLSAI1_Config>
 800360e:	4603      	mov	r3, r0
 8003610:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003612:	7cfb      	ldrb	r3, [r7, #19]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d02b      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003628:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800362e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003636:	4908      	ldr	r1, [pc, #32]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003638:	4313      	orrs	r3, r2
 800363a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003646:	d109      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003648:	4b03      	ldr	r3, [pc, #12]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	4a02      	ldr	r2, [pc, #8]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003652:	60d3      	str	r3, [r2, #12]
 8003654:	e014      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003656:	bf00      	nop
 8003658:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003660:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003664:	d10c      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3304      	adds	r3, #4
 800366a:	2101      	movs	r1, #1
 800366c:	4618      	mov	r0, r3
 800366e:	f000 f867 	bl	8003740 <RCCEx_PLLSAI1_Config>
 8003672:	4603      	mov	r3, r0
 8003674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003676:	7cfb      	ldrb	r3, [r7, #19]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800367c:	7cfb      	ldrb	r3, [r7, #19]
 800367e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d02f      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800368c:	4b2b      	ldr	r3, [pc, #172]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003692:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800369a:	4928      	ldr	r1, [pc, #160]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036aa:	d10d      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3304      	adds	r3, #4
 80036b0:	2102      	movs	r1, #2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f844 	bl	8003740 <RCCEx_PLLSAI1_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036bc:	7cfb      	ldrb	r3, [r7, #19]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d014      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036c2:	7cfb      	ldrb	r3, [r7, #19]
 80036c4:	74bb      	strb	r3, [r7, #18]
 80036c6:	e011      	b.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036d0:	d10c      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3320      	adds	r3, #32
 80036d6:	2102      	movs	r1, #2
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 f925 	bl	8003928 <RCCEx_PLLSAI2_Config>
 80036de:	4603      	mov	r3, r0
 80036e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036e2:	7cfb      	ldrb	r3, [r7, #19]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036e8:	7cfb      	ldrb	r3, [r7, #19]
 80036ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036f8:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003706:	490d      	ldr	r1, [pc, #52]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00b      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800371a:	4b08      	ldr	r3, [pc, #32]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003720:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800372a:	4904      	ldr	r1, [pc, #16]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003732:	7cbb      	ldrb	r3, [r7, #18]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40021000 	.word	0x40021000

08003740 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800374e:	4b75      	ldr	r3, [pc, #468]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d018      	beq.n	800378c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800375a:	4b72      	ldr	r3, [pc, #456]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 0203 	and.w	r2, r3, #3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d10d      	bne.n	8003786 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
       ||
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003772:	4b6c      	ldr	r3, [pc, #432]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	f003 0307 	and.w	r3, r3, #7
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
       ||
 8003782:	429a      	cmp	r2, r3
 8003784:	d047      	beq.n	8003816 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
 800378a:	e044      	b.n	8003816 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2b03      	cmp	r3, #3
 8003792:	d018      	beq.n	80037c6 <RCCEx_PLLSAI1_Config+0x86>
 8003794:	2b03      	cmp	r3, #3
 8003796:	d825      	bhi.n	80037e4 <RCCEx_PLLSAI1_Config+0xa4>
 8003798:	2b01      	cmp	r3, #1
 800379a:	d002      	beq.n	80037a2 <RCCEx_PLLSAI1_Config+0x62>
 800379c:	2b02      	cmp	r3, #2
 800379e:	d009      	beq.n	80037b4 <RCCEx_PLLSAI1_Config+0x74>
 80037a0:	e020      	b.n	80037e4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037a2:	4b60      	ldr	r3, [pc, #384]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d11d      	bne.n	80037ea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b2:	e01a      	b.n	80037ea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037b4:	4b5b      	ldr	r3, [pc, #364]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d116      	bne.n	80037ee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c4:	e013      	b.n	80037ee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037c6:	4b57      	ldr	r3, [pc, #348]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10f      	bne.n	80037f2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037d2:	4b54      	ldr	r3, [pc, #336]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d109      	bne.n	80037f2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037e2:	e006      	b.n	80037f2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	73fb      	strb	r3, [r7, #15]
      break;
 80037e8:	e004      	b.n	80037f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10d      	bne.n	8003816 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037fa:	4b4a      	ldr	r3, [pc, #296]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6819      	ldr	r1, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	3b01      	subs	r3, #1
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	430b      	orrs	r3, r1
 8003810:	4944      	ldr	r1, [pc, #272]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003812:	4313      	orrs	r3, r2
 8003814:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003816:	7bfb      	ldrb	r3, [r7, #15]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d17d      	bne.n	8003918 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800381c:	4b41      	ldr	r3, [pc, #260]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a40      	ldr	r2, [pc, #256]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003822:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003826:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003828:	f7fe f99c 	bl	8001b64 <HAL_GetTick>
 800382c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800382e:	e009      	b.n	8003844 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003830:	f7fe f998 	bl	8001b64 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d902      	bls.n	8003844 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	73fb      	strb	r3, [r7, #15]
        break;
 8003842:	e005      	b.n	8003850 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003844:	4b37      	ldr	r3, [pc, #220]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1ef      	bne.n	8003830 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d160      	bne.n	8003918 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d111      	bne.n	8003880 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800385c:	4b31      	ldr	r3, [pc, #196]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6892      	ldr	r2, [r2, #8]
 800386c:	0211      	lsls	r1, r2, #8
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	68d2      	ldr	r2, [r2, #12]
 8003872:	0912      	lsrs	r2, r2, #4
 8003874:	0452      	lsls	r2, r2, #17
 8003876:	430a      	orrs	r2, r1
 8003878:	492a      	ldr	r1, [pc, #168]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387a:	4313      	orrs	r3, r2
 800387c:	610b      	str	r3, [r1, #16]
 800387e:	e027      	b.n	80038d0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d112      	bne.n	80038ac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003886:	4b27      	ldr	r3, [pc, #156]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800388e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6892      	ldr	r2, [r2, #8]
 8003896:	0211      	lsls	r1, r2, #8
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6912      	ldr	r2, [r2, #16]
 800389c:	0852      	lsrs	r2, r2, #1
 800389e:	3a01      	subs	r2, #1
 80038a0:	0552      	lsls	r2, r2, #21
 80038a2:	430a      	orrs	r2, r1
 80038a4:	491f      	ldr	r1, [pc, #124]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	610b      	str	r3, [r1, #16]
 80038aa:	e011      	b.n	80038d0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038ac:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80038b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6892      	ldr	r2, [r2, #8]
 80038bc:	0211      	lsls	r1, r2, #8
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6952      	ldr	r2, [r2, #20]
 80038c2:	0852      	lsrs	r2, r2, #1
 80038c4:	3a01      	subs	r2, #1
 80038c6:	0652      	lsls	r2, r2, #25
 80038c8:	430a      	orrs	r2, r1
 80038ca:	4916      	ldr	r1, [pc, #88]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038d0:	4b14      	ldr	r3, [pc, #80]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a13      	ldr	r2, [pc, #76]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038dc:	f7fe f942 	bl	8001b64 <HAL_GetTick>
 80038e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038e2:	e009      	b.n	80038f8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038e4:	f7fe f93e 	bl	8001b64 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d902      	bls.n	80038f8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	73fb      	strb	r3, [r7, #15]
          break;
 80038f6:	e005      	b.n	8003904 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ef      	beq.n	80038e4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800390a:	4b06      	ldr	r3, [pc, #24]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390c:	691a      	ldr	r2, [r3, #16]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	4904      	ldr	r1, [pc, #16]	; (8003924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003914:	4313      	orrs	r3, r2
 8003916:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000

08003928 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003936:	4b6a      	ldr	r3, [pc, #424]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d018      	beq.n	8003974 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003942:	4b67      	ldr	r3, [pc, #412]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	f003 0203 	and.w	r2, r3, #3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d10d      	bne.n	800396e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
       ||
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800395a:	4b61      	ldr	r3, [pc, #388]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
       ||
 800396a:	429a      	cmp	r2, r3
 800396c:	d047      	beq.n	80039fe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	73fb      	strb	r3, [r7, #15]
 8003972:	e044      	b.n	80039fe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b03      	cmp	r3, #3
 800397a:	d018      	beq.n	80039ae <RCCEx_PLLSAI2_Config+0x86>
 800397c:	2b03      	cmp	r3, #3
 800397e:	d825      	bhi.n	80039cc <RCCEx_PLLSAI2_Config+0xa4>
 8003980:	2b01      	cmp	r3, #1
 8003982:	d002      	beq.n	800398a <RCCEx_PLLSAI2_Config+0x62>
 8003984:	2b02      	cmp	r3, #2
 8003986:	d009      	beq.n	800399c <RCCEx_PLLSAI2_Config+0x74>
 8003988:	e020      	b.n	80039cc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800398a:	4b55      	ldr	r3, [pc, #340]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d11d      	bne.n	80039d2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800399a:	e01a      	b.n	80039d2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800399c:	4b50      	ldr	r3, [pc, #320]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d116      	bne.n	80039d6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ac:	e013      	b.n	80039d6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039ae:	4b4c      	ldr	r3, [pc, #304]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10f      	bne.n	80039da <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039ba:	4b49      	ldr	r3, [pc, #292]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039ca:	e006      	b.n	80039da <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	73fb      	strb	r3, [r7, #15]
      break;
 80039d0:	e004      	b.n	80039dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039d2:	bf00      	nop
 80039d4:	e002      	b.n	80039dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039d6:	bf00      	nop
 80039d8:	e000      	b.n	80039dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039da:	bf00      	nop
    }

    if(status == HAL_OK)
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10d      	bne.n	80039fe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039e2:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6819      	ldr	r1, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	430b      	orrs	r3, r1
 80039f8:	4939      	ldr	r1, [pc, #228]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d167      	bne.n	8003ad4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a04:	4b36      	ldr	r3, [pc, #216]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a35      	ldr	r2, [pc, #212]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a10:	f7fe f8a8 	bl	8001b64 <HAL_GetTick>
 8003a14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a16:	e009      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a18:	f7fe f8a4 	bl	8001b64 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d902      	bls.n	8003a2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	73fb      	strb	r3, [r7, #15]
        break;
 8003a2a:	e005      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a2c:	4b2c      	ldr	r3, [pc, #176]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1ef      	bne.n	8003a18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d14a      	bne.n	8003ad4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d111      	bne.n	8003a68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a44:	4b26      	ldr	r3, [pc, #152]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6892      	ldr	r2, [r2, #8]
 8003a54:	0211      	lsls	r1, r2, #8
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	68d2      	ldr	r2, [r2, #12]
 8003a5a:	0912      	lsrs	r2, r2, #4
 8003a5c:	0452      	lsls	r2, r2, #17
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	491f      	ldr	r1, [pc, #124]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	614b      	str	r3, [r1, #20]
 8003a66:	e011      	b.n	8003a8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a68:	4b1d      	ldr	r3, [pc, #116]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a70:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	6892      	ldr	r2, [r2, #8]
 8003a78:	0211      	lsls	r1, r2, #8
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6912      	ldr	r2, [r2, #16]
 8003a7e:	0852      	lsrs	r2, r2, #1
 8003a80:	3a01      	subs	r2, #1
 8003a82:	0652      	lsls	r2, r2, #25
 8003a84:	430a      	orrs	r2, r1
 8003a86:	4916      	ldr	r1, [pc, #88]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a13      	ldr	r2, [pc, #76]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a98:	f7fe f864 	bl	8001b64 <HAL_GetTick>
 8003a9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a9e:	e009      	b.n	8003ab4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003aa0:	f7fe f860 	bl	8001b64 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d902      	bls.n	8003ab4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ab2:	e005      	b.n	8003ac0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ab4:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0ef      	beq.n	8003aa0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d106      	bne.n	8003ad4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ac6:	4b06      	ldr	r3, [pc, #24]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	4904      	ldr	r1, [pc, #16]	; (8003ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40021000 	.word	0x40021000

08003ae4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e095      	b.n	8003c22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d108      	bne.n	8003b10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b06:	d009      	beq.n	8003b1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	61da      	str	r2, [r3, #28]
 8003b0e:	e005      	b.n	8003b1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd fcb6 	bl	80014a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b5c:	d902      	bls.n	8003b64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	e002      	b.n	8003b6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003b72:	d007      	beq.n	8003b84 <HAL_SPI_Init+0xa0>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b7c:	d002      	beq.n	8003b84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
 8003bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc6:	ea42 0103 	orr.w	r1, r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	0c1b      	lsrs	r3, r3, #16
 8003be0:	f003 0204 	and.w	r2, r3, #4
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	431a      	orrs	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003c00:	ea42 0103 	orr.w	r1, r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b08a      	sub	sp, #40	; 0x28
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x26>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e1fb      	b.n	8004048 <HAL_SPI_TransmitReceive+0x41e>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c58:	f7fd ff84 	bl	8001b64 <HAL_GetTick>
 8003c5c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c64:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003c6c:	887b      	ldrh	r3, [r7, #2]
 8003c6e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003c70:	887b      	ldrh	r3, [r7, #2]
 8003c72:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c74:	7efb      	ldrb	r3, [r7, #27]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d00e      	beq.n	8003c98 <HAL_SPI_TransmitReceive+0x6e>
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c80:	d106      	bne.n	8003c90 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d102      	bne.n	8003c90 <HAL_SPI_TransmitReceive+0x66>
 8003c8a:	7efb      	ldrb	r3, [r7, #27]
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d003      	beq.n	8003c98 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003c90:	2302      	movs	r3, #2
 8003c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003c96:	e1cd      	b.n	8004034 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_SPI_TransmitReceive+0x80>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <HAL_SPI_TransmitReceive+0x80>
 8003ca4:	887b      	ldrh	r3, [r7, #2]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d103      	bne.n	8003cb2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003cb0:	e1c0      	b.n	8004034 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b04      	cmp	r3, #4
 8003cbc:	d003      	beq.n	8003cc6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2205      	movs	r2, #5
 8003cc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	887a      	ldrh	r2, [r7, #2]
 8003cd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	887a      	ldrh	r2, [r7, #2]
 8003cde:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	887a      	ldrh	r2, [r7, #2]
 8003cec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	887a      	ldrh	r2, [r7, #2]
 8003cf2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d08:	d802      	bhi.n	8003d10 <HAL_SPI_TransmitReceive+0xe6>
 8003d0a:	8a3b      	ldrh	r3, [r7, #16]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d908      	bls.n	8003d22 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d1e:	605a      	str	r2, [r3, #4]
 8003d20:	e007      	b.n	8003d32 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d30:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3c:	2b40      	cmp	r3, #64	; 0x40
 8003d3e:	d007      	beq.n	8003d50 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d58:	d97c      	bls.n	8003e54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <HAL_SPI_TransmitReceive+0x13e>
 8003d62:	8a7b      	ldrh	r3, [r7, #18]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d169      	bne.n	8003e3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6c:	881a      	ldrh	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d78:	1c9a      	adds	r2, r3, #2
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d8c:	e056      	b.n	8003e3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d11b      	bne.n	8003dd4 <HAL_SPI_TransmitReceive+0x1aa>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d016      	beq.n	8003dd4 <HAL_SPI_TransmitReceive+0x1aa>
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d113      	bne.n	8003dd4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db0:	881a      	ldrh	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbc:	1c9a      	adds	r2, r3, #2
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d11c      	bne.n	8003e1c <HAL_SPI_TransmitReceive+0x1f2>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d016      	beq.n	8003e1c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	b292      	uxth	r2, r2
 8003dfa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	1c9a      	adds	r2, r3, #2
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e1c:	f7fd fea2 	bl	8001b64 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d807      	bhi.n	8003e3c <HAL_SPI_TransmitReceive+0x212>
 8003e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e32:	d003      	beq.n	8003e3c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003e3a:	e0fb      	b.n	8004034 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1a3      	bne.n	8003d8e <HAL_SPI_TransmitReceive+0x164>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d19d      	bne.n	8003d8e <HAL_SPI_TransmitReceive+0x164>
 8003e52:	e0df      	b.n	8004014 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_SPI_TransmitReceive+0x23a>
 8003e5c:	8a7b      	ldrh	r3, [r7, #18]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	f040 80cb 	bne.w	8003ffa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d912      	bls.n	8003e94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e72:	881a      	ldrh	r2, [r3, #0]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7e:	1c9a      	adds	r2, r3, #2
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3b02      	subs	r3, #2
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e92:	e0b2      	b.n	8003ffa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	330c      	adds	r3, #12
 8003e9e:	7812      	ldrb	r2, [r2, #0]
 8003ea0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003eba:	e09e      	b.n	8003ffa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d134      	bne.n	8003f34 <HAL_SPI_TransmitReceive+0x30a>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d02f      	beq.n	8003f34 <HAL_SPI_TransmitReceive+0x30a>
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d12c      	bne.n	8003f34 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d912      	bls.n	8003f0a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee8:	881a      	ldrh	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef4:	1c9a      	adds	r2, r3, #2
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	3b02      	subs	r3, #2
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f08:	e012      	b.n	8003f30 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	330c      	adds	r3, #12
 8003f14:	7812      	ldrb	r2, [r2, #0]
 8003f16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d148      	bne.n	8003fd4 <HAL_SPI_TransmitReceive+0x3aa>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d042      	beq.n	8003fd4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d923      	bls.n	8003fa2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f64:	b292      	uxth	r2, r2
 8003f66:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	1c9a      	adds	r2, r3, #2
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	3b02      	subs	r3, #2
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d81f      	bhi.n	8003fd0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f9e:	605a      	str	r2, [r3, #4]
 8003fa0:	e016      	b.n	8003fd0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f103 020c 	add.w	r2, r3, #12
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	7812      	ldrb	r2, [r2, #0]
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003fd4:	f7fd fdc6 	bl	8001b64 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d803      	bhi.n	8003fec <HAL_SPI_TransmitReceive+0x3c2>
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fea:	d102      	bne.n	8003ff2 <HAL_SPI_TransmitReceive+0x3c8>
 8003fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d103      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003ff8:	e01c      	b.n	8004034 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	f47f af5b 	bne.w	8003ebc <HAL_SPI_TransmitReceive+0x292>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	f47f af54 	bne.w	8003ebc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004014:	69fa      	ldr	r2, [r7, #28]
 8004016:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fa57 	bl	80044cc <SPI_EndRxTxTransaction>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d006      	beq.n	8004032 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2220      	movs	r2, #32
 800402e:	661a      	str	r2, [r3, #96]	; 0x60
 8004030:	e000      	b.n	8004034 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004032:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004044:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004048:	4618      	mov	r0, r3
 800404a:	3728      	adds	r7, #40	; 0x28
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	099b      	lsrs	r3, r3, #6
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10f      	bne.n	8004094 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00a      	beq.n	8004094 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	099b      	lsrs	r3, r3, #6
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d004      	beq.n	8004094 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	4798      	blx	r3
    return;
 8004092:	e0d7      	b.n	8004244 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	085b      	lsrs	r3, r3, #1
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00a      	beq.n	80040b6 <HAL_SPI_IRQHandler+0x66>
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	09db      	lsrs	r3, r3, #7
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d004      	beq.n	80040b6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
    return;
 80040b4:	e0c6      	b.n	8004244 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80040b6:	69bb      	ldr	r3, [r7, #24]
 80040b8:	095b      	lsrs	r3, r3, #5
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10c      	bne.n	80040dc <HAL_SPI_IRQHandler+0x8c>
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	099b      	lsrs	r3, r3, #6
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	0a1b      	lsrs	r3, r3, #8
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 80b4 	beq.w	8004244 <HAL_SPI_IRQHandler+0x1f4>
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 80ad 	beq.w	8004244 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	099b      	lsrs	r3, r3, #6
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d023      	beq.n	800413e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d011      	beq.n	8004126 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004106:	f043 0204 	orr.w	r2, r3, #4
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	e00b      	b.n	800413e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004126:	2300      	movs	r3, #0
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	693b      	ldr	r3, [r7, #16]
        return;
 800413c:	e082      	b.n	8004244 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	095b      	lsrs	r3, r3, #5
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d014      	beq.n	8004174 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414e:	f043 0201 	orr.w	r2, r3, #1
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	0a1b      	lsrs	r3, r3, #8
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00c      	beq.n	800419a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004184:	f043 0208 	orr.w	r2, r3, #8
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800418c:	2300      	movs	r3, #0
 800418e:	60bb      	str	r3, [r7, #8]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d04f      	beq.n	8004242 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685a      	ldr	r2, [r3, #4]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041b0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d104      	bne.n	80041ce <HAL_SPI_IRQHandler+0x17e>
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d034      	beq.n	8004238 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0203 	bic.w	r2, r2, #3
 80041dc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d011      	beq.n	800420a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ea:	4a18      	ldr	r2, [pc, #96]	; (800424c <HAL_SPI_IRQHandler+0x1fc>)
 80041ec:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fd fe8c 	bl	8001f10 <HAL_DMA_Abort_IT>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004202:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800420e:	2b00      	cmp	r3, #0
 8004210:	d016      	beq.n	8004240 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004216:	4a0d      	ldr	r2, [pc, #52]	; (800424c <HAL_SPI_IRQHandler+0x1fc>)
 8004218:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421e:	4618      	mov	r0, r3
 8004220:	f7fd fe76 	bl	8001f10 <HAL_DMA_Abort_IT>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00a      	beq.n	8004240 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800422e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004236:	e003      	b.n	8004240 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f809 	bl	8004250 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800423e:	e000      	b.n	8004242 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004240:	bf00      	nop
    return;
 8004242:	bf00      	nop
  }
}
 8004244:	3720      	adds	r7, #32
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	08004265 	.word	0x08004265

08004250 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004270:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f7ff ffe5 	bl	8004250 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004286:	bf00      	nop
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
	...

08004290 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042a0:	f7fd fc60 	bl	8001b64 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	4413      	add	r3, r2
 80042ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042b0:	f7fd fc58 	bl	8001b64 <HAL_GetTick>
 80042b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042b6:	4b39      	ldr	r3, [pc, #228]	; (800439c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	015b      	lsls	r3, r3, #5
 80042bc:	0d1b      	lsrs	r3, r3, #20
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042c6:	e054      	b.n	8004372 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ce:	d050      	beq.n	8004372 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042d0:	f7fd fc48 	bl	8001b64 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d902      	bls.n	80042e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d13d      	bne.n	8004362 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042fe:	d111      	bne.n	8004324 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004308:	d004      	beq.n	8004314 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004312:	d107      	bne.n	8004324 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004322:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004328:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800432c:	d10f      	bne.n	800434e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800434c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e017      	b.n	8004392 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	3b01      	subs	r3, #1
 8004370:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4013      	ands	r3, r2
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	bf0c      	ite	eq
 8004382:	2301      	moveq	r3, #1
 8004384:	2300      	movne	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	461a      	mov	r2, r3
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	429a      	cmp	r2, r3
 800438e:	d19b      	bne.n	80042c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3720      	adds	r7, #32
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000000 	.word	0x20000000

080043a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08a      	sub	sp, #40	; 0x28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80043ae:	2300      	movs	r3, #0
 80043b0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80043b2:	f7fd fbd7 	bl	8001b64 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	4413      	add	r3, r2
 80043c0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80043c2:	f7fd fbcf 	bl	8001b64 <HAL_GetTick>
 80043c6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	330c      	adds	r3, #12
 80043ce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043d0:	4b3d      	ldr	r3, [pc, #244]	; (80044c8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	00da      	lsls	r2, r3, #3
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	0d1b      	lsrs	r3, r3, #20
 80043e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043e8:	e060      	b.n	80044ac <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80043f0:	d107      	bne.n	8004402 <SPI_WaitFifoStateUntilTimeout+0x62>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d104      	bne.n	8004402 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004400:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004408:	d050      	beq.n	80044ac <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800440a:	f7fd fbab 	bl	8001b64 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	6a3b      	ldr	r3, [r7, #32]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004416:	429a      	cmp	r2, r3
 8004418:	d902      	bls.n	8004420 <SPI_WaitFifoStateUntilTimeout+0x80>
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	2b00      	cmp	r3, #0
 800441e:	d13d      	bne.n	800449c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800442e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004438:	d111      	bne.n	800445e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004442:	d004      	beq.n	800444e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800444c:	d107      	bne.n	800445e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800445c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004466:	d10f      	bne.n	8004488 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004486:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e010      	b.n	80044be <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	3b01      	subs	r3, #1
 80044aa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689a      	ldr	r2, [r3, #8]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	4013      	ands	r3, r2
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d196      	bne.n	80043ea <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3728      	adds	r7, #40	; 0x28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000000 	.word	0x20000000

080044cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af02      	add	r7, sp, #8
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2200      	movs	r2, #0
 80044e0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f7ff ff5b 	bl	80043a0 <SPI_WaitFifoStateUntilTimeout>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e027      	b.n	8004550 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2200      	movs	r2, #0
 8004508:	2180      	movs	r1, #128	; 0x80
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f7ff fec0 	bl	8004290 <SPI_WaitFlagStateUntilTimeout>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d007      	beq.n	8004526 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e014      	b.n	8004550 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2200      	movs	r2, #0
 800452e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f7ff ff34 	bl	80043a0 <SPI_WaitFifoStateUntilTimeout>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d007      	beq.n	800454e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004542:	f043 0220 	orr.w	r2, r3, #32
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e000      	b.n	8004550 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e040      	b.n	80045ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800456e:	2b00      	cmp	r3, #0
 8004570:	d106      	bne.n	8004580 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7fd f97e 	bl	800187c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2224      	movs	r2, #36	; 0x24
 8004584:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0201 	bic.w	r2, r2, #1
 8004594:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f8c0 	bl	800471c <UART_SetConfig>
 800459c:	4603      	mov	r3, r0
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e022      	b.n	80045ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fb6c 	bl	8004c8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689a      	ldr	r2, [r3, #8]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fbf3 	bl	8004dd0 <UART_CheckIdleState>
 80045ea:	4603      	mov	r3, r0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08a      	sub	sp, #40	; 0x28
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004608:	2b20      	cmp	r3, #32
 800460a:	f040 8082 	bne.w	8004712 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_UART_Transmit+0x26>
 8004614:	88fb      	ldrh	r3, [r7, #6]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e07a      	b.n	8004714 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_UART_Transmit+0x38>
 8004628:	2302      	movs	r3, #2
 800462a:	e073      	b.n	8004714 <HAL_UART_Transmit+0x120>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2221      	movs	r2, #33	; 0x21
 8004640:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004642:	f7fd fa8f 	bl	8001b64 <HAL_GetTick>
 8004646:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	88fa      	ldrh	r2, [r7, #6]
 800464c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	88fa      	ldrh	r2, [r7, #6]
 8004654:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004660:	d108      	bne.n	8004674 <HAL_UART_Transmit+0x80>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d104      	bne.n	8004674 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	61bb      	str	r3, [r7, #24]
 8004672:	e003      	b.n	800467c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004684:	e02d      	b.n	80046e2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2200      	movs	r2, #0
 800468e:	2180      	movs	r1, #128	; 0x80
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fbe6 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e039      	b.n	8004714 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10b      	bne.n	80046be <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	881a      	ldrh	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046b2:	b292      	uxth	r2, r2
 80046b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3302      	adds	r3, #2
 80046ba:	61bb      	str	r3, [r7, #24]
 80046bc:	e008      	b.n	80046d0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	b292      	uxth	r2, r2
 80046c8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3301      	adds	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29a      	uxth	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1cb      	bne.n	8004686 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	9300      	str	r3, [sp, #0]
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	2200      	movs	r2, #0
 80046f6:	2140      	movs	r1, #64	; 0x40
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f000 fbb2 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e005      	b.n	8004714 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2220      	movs	r2, #32
 800470c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004712:	2302      	movs	r3, #2
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	3720      	adds	r7, #32
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800471c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004720:	b08a      	sub	sp, #40	; 0x28
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	431a      	orrs	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	431a      	orrs	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	4313      	orrs	r3, r2
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	4ba4      	ldr	r3, [pc, #656]	; (80049dc <UART_SetConfig+0x2c0>)
 800474c:	4013      	ands	r3, r2
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	6812      	ldr	r2, [r2, #0]
 8004752:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004754:	430b      	orrs	r3, r1
 8004756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a99      	ldr	r2, [pc, #612]	; (80049e0 <UART_SetConfig+0x2c4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d004      	beq.n	8004788 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004784:	4313      	orrs	r3, r2
 8004786:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004798:	430a      	orrs	r2, r1
 800479a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a90      	ldr	r2, [pc, #576]	; (80049e4 <UART_SetConfig+0x2c8>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d126      	bne.n	80047f4 <UART_SetConfig+0xd8>
 80047a6:	4b90      	ldr	r3, [pc, #576]	; (80049e8 <UART_SetConfig+0x2cc>)
 80047a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d81b      	bhi.n	80047ec <UART_SetConfig+0xd0>
 80047b4:	a201      	add	r2, pc, #4	; (adr r2, 80047bc <UART_SetConfig+0xa0>)
 80047b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ba:	bf00      	nop
 80047bc:	080047cd 	.word	0x080047cd
 80047c0:	080047dd 	.word	0x080047dd
 80047c4:	080047d5 	.word	0x080047d5
 80047c8:	080047e5 	.word	0x080047e5
 80047cc:	2301      	movs	r3, #1
 80047ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047d2:	e116      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80047d4:	2302      	movs	r3, #2
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047da:	e112      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80047dc:	2304      	movs	r3, #4
 80047de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047e2:	e10e      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80047e4:	2308      	movs	r3, #8
 80047e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047ea:	e10a      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80047ec:	2310      	movs	r3, #16
 80047ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047f2:	e106      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a7c      	ldr	r2, [pc, #496]	; (80049ec <UART_SetConfig+0x2d0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d138      	bne.n	8004870 <UART_SetConfig+0x154>
 80047fe:	4b7a      	ldr	r3, [pc, #488]	; (80049e8 <UART_SetConfig+0x2cc>)
 8004800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004804:	f003 030c 	and.w	r3, r3, #12
 8004808:	2b0c      	cmp	r3, #12
 800480a:	d82d      	bhi.n	8004868 <UART_SetConfig+0x14c>
 800480c:	a201      	add	r2, pc, #4	; (adr r2, 8004814 <UART_SetConfig+0xf8>)
 800480e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004812:	bf00      	nop
 8004814:	08004849 	.word	0x08004849
 8004818:	08004869 	.word	0x08004869
 800481c:	08004869 	.word	0x08004869
 8004820:	08004869 	.word	0x08004869
 8004824:	08004859 	.word	0x08004859
 8004828:	08004869 	.word	0x08004869
 800482c:	08004869 	.word	0x08004869
 8004830:	08004869 	.word	0x08004869
 8004834:	08004851 	.word	0x08004851
 8004838:	08004869 	.word	0x08004869
 800483c:	08004869 	.word	0x08004869
 8004840:	08004869 	.word	0x08004869
 8004844:	08004861 	.word	0x08004861
 8004848:	2300      	movs	r3, #0
 800484a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800484e:	e0d8      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004850:	2302      	movs	r3, #2
 8004852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004856:	e0d4      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004858:	2304      	movs	r3, #4
 800485a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800485e:	e0d0      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004860:	2308      	movs	r3, #8
 8004862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004866:	e0cc      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004868:	2310      	movs	r3, #16
 800486a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800486e:	e0c8      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a5e      	ldr	r2, [pc, #376]	; (80049f0 <UART_SetConfig+0x2d4>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d125      	bne.n	80048c6 <UART_SetConfig+0x1aa>
 800487a:	4b5b      	ldr	r3, [pc, #364]	; (80049e8 <UART_SetConfig+0x2cc>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004880:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004884:	2b30      	cmp	r3, #48	; 0x30
 8004886:	d016      	beq.n	80048b6 <UART_SetConfig+0x19a>
 8004888:	2b30      	cmp	r3, #48	; 0x30
 800488a:	d818      	bhi.n	80048be <UART_SetConfig+0x1a2>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d00a      	beq.n	80048a6 <UART_SetConfig+0x18a>
 8004890:	2b20      	cmp	r3, #32
 8004892:	d814      	bhi.n	80048be <UART_SetConfig+0x1a2>
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <UART_SetConfig+0x182>
 8004898:	2b10      	cmp	r3, #16
 800489a:	d008      	beq.n	80048ae <UART_SetConfig+0x192>
 800489c:	e00f      	b.n	80048be <UART_SetConfig+0x1a2>
 800489e:	2300      	movs	r3, #0
 80048a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048a4:	e0ad      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048a6:	2302      	movs	r3, #2
 80048a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ac:	e0a9      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048ae:	2304      	movs	r3, #4
 80048b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048b4:	e0a5      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048b6:	2308      	movs	r3, #8
 80048b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048bc:	e0a1      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048be:	2310      	movs	r3, #16
 80048c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048c4:	e09d      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a4a      	ldr	r2, [pc, #296]	; (80049f4 <UART_SetConfig+0x2d8>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d125      	bne.n	800491c <UART_SetConfig+0x200>
 80048d0:	4b45      	ldr	r3, [pc, #276]	; (80049e8 <UART_SetConfig+0x2cc>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048da:	2bc0      	cmp	r3, #192	; 0xc0
 80048dc:	d016      	beq.n	800490c <UART_SetConfig+0x1f0>
 80048de:	2bc0      	cmp	r3, #192	; 0xc0
 80048e0:	d818      	bhi.n	8004914 <UART_SetConfig+0x1f8>
 80048e2:	2b80      	cmp	r3, #128	; 0x80
 80048e4:	d00a      	beq.n	80048fc <UART_SetConfig+0x1e0>
 80048e6:	2b80      	cmp	r3, #128	; 0x80
 80048e8:	d814      	bhi.n	8004914 <UART_SetConfig+0x1f8>
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d002      	beq.n	80048f4 <UART_SetConfig+0x1d8>
 80048ee:	2b40      	cmp	r3, #64	; 0x40
 80048f0:	d008      	beq.n	8004904 <UART_SetConfig+0x1e8>
 80048f2:	e00f      	b.n	8004914 <UART_SetConfig+0x1f8>
 80048f4:	2300      	movs	r3, #0
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fa:	e082      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80048fc:	2302      	movs	r3, #2
 80048fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004902:	e07e      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004904:	2304      	movs	r3, #4
 8004906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490a:	e07a      	b.n	8004a02 <UART_SetConfig+0x2e6>
 800490c:	2308      	movs	r3, #8
 800490e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004912:	e076      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004914:	2310      	movs	r3, #16
 8004916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800491a:	e072      	b.n	8004a02 <UART_SetConfig+0x2e6>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a35      	ldr	r2, [pc, #212]	; (80049f8 <UART_SetConfig+0x2dc>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d12a      	bne.n	800497c <UART_SetConfig+0x260>
 8004926:	4b30      	ldr	r3, [pc, #192]	; (80049e8 <UART_SetConfig+0x2cc>)
 8004928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004930:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004934:	d01a      	beq.n	800496c <UART_SetConfig+0x250>
 8004936:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800493a:	d81b      	bhi.n	8004974 <UART_SetConfig+0x258>
 800493c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004940:	d00c      	beq.n	800495c <UART_SetConfig+0x240>
 8004942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004946:	d815      	bhi.n	8004974 <UART_SetConfig+0x258>
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <UART_SetConfig+0x238>
 800494c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004950:	d008      	beq.n	8004964 <UART_SetConfig+0x248>
 8004952:	e00f      	b.n	8004974 <UART_SetConfig+0x258>
 8004954:	2300      	movs	r3, #0
 8004956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800495a:	e052      	b.n	8004a02 <UART_SetConfig+0x2e6>
 800495c:	2302      	movs	r3, #2
 800495e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004962:	e04e      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004964:	2304      	movs	r3, #4
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800496a:	e04a      	b.n	8004a02 <UART_SetConfig+0x2e6>
 800496c:	2308      	movs	r3, #8
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004972:	e046      	b.n	8004a02 <UART_SetConfig+0x2e6>
 8004974:	2310      	movs	r3, #16
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800497a:	e042      	b.n	8004a02 <UART_SetConfig+0x2e6>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a17      	ldr	r2, [pc, #92]	; (80049e0 <UART_SetConfig+0x2c4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d13a      	bne.n	80049fc <UART_SetConfig+0x2e0>
 8004986:	4b18      	ldr	r3, [pc, #96]	; (80049e8 <UART_SetConfig+0x2cc>)
 8004988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004990:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004994:	d01a      	beq.n	80049cc <UART_SetConfig+0x2b0>
 8004996:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800499a:	d81b      	bhi.n	80049d4 <UART_SetConfig+0x2b8>
 800499c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a0:	d00c      	beq.n	80049bc <UART_SetConfig+0x2a0>
 80049a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a6:	d815      	bhi.n	80049d4 <UART_SetConfig+0x2b8>
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <UART_SetConfig+0x298>
 80049ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b0:	d008      	beq.n	80049c4 <UART_SetConfig+0x2a8>
 80049b2:	e00f      	b.n	80049d4 <UART_SetConfig+0x2b8>
 80049b4:	2300      	movs	r3, #0
 80049b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049ba:	e022      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80049bc:	2302      	movs	r3, #2
 80049be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049c2:	e01e      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80049c4:	2304      	movs	r3, #4
 80049c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049ca:	e01a      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80049cc:	2308      	movs	r3, #8
 80049ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d2:	e016      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80049d4:	2310      	movs	r3, #16
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049da:	e012      	b.n	8004a02 <UART_SetConfig+0x2e6>
 80049dc:	efff69f3 	.word	0xefff69f3
 80049e0:	40008000 	.word	0x40008000
 80049e4:	40013800 	.word	0x40013800
 80049e8:	40021000 	.word	0x40021000
 80049ec:	40004400 	.word	0x40004400
 80049f0:	40004800 	.word	0x40004800
 80049f4:	40004c00 	.word	0x40004c00
 80049f8:	40005000 	.word	0x40005000
 80049fc:	2310      	movs	r3, #16
 80049fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a9f      	ldr	r2, [pc, #636]	; (8004c84 <UART_SetConfig+0x568>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d17a      	bne.n	8004b02 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d824      	bhi.n	8004a5e <UART_SetConfig+0x342>
 8004a14:	a201      	add	r2, pc, #4	; (adr r2, 8004a1c <UART_SetConfig+0x300>)
 8004a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1a:	bf00      	nop
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a5f 	.word	0x08004a5f
 8004a24:	08004a49 	.word	0x08004a49
 8004a28:	08004a5f 	.word	0x08004a5f
 8004a2c:	08004a4f 	.word	0x08004a4f
 8004a30:	08004a5f 	.word	0x08004a5f
 8004a34:	08004a5f 	.word	0x08004a5f
 8004a38:	08004a5f 	.word	0x08004a5f
 8004a3c:	08004a57 	.word	0x08004a57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a40:	f7fe fb08 	bl	8003054 <HAL_RCC_GetPCLK1Freq>
 8004a44:	61f8      	str	r0, [r7, #28]
        break;
 8004a46:	e010      	b.n	8004a6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a48:	4b8f      	ldr	r3, [pc, #572]	; (8004c88 <UART_SetConfig+0x56c>)
 8004a4a:	61fb      	str	r3, [r7, #28]
        break;
 8004a4c:	e00d      	b.n	8004a6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a4e:	f7fe fa69 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8004a52:	61f8      	str	r0, [r7, #28]
        break;
 8004a54:	e009      	b.n	8004a6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a5a:	61fb      	str	r3, [r7, #28]
        break;
 8004a5c:	e005      	b.n	8004a6a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004a68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 80fb 	beq.w	8004c68 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	4613      	mov	r3, r2
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	4413      	add	r3, r2
 8004a7c:	69fa      	ldr	r2, [r7, #28]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d305      	bcc.n	8004a8e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a88:	69fa      	ldr	r2, [r7, #28]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d903      	bls.n	8004a96 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a94:	e0e8      	b.n	8004c68 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	4615      	mov	r5, r2
 8004a9e:	f04f 0200 	mov.w	r2, #0
 8004aa2:	f04f 0300 	mov.w	r3, #0
 8004aa6:	022b      	lsls	r3, r5, #8
 8004aa8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004aac:	0222      	lsls	r2, r4, #8
 8004aae:	68f9      	ldr	r1, [r7, #12]
 8004ab0:	6849      	ldr	r1, [r1, #4]
 8004ab2:	0849      	lsrs	r1, r1, #1
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	4688      	mov	r8, r1
 8004ab8:	4681      	mov	r9, r0
 8004aba:	eb12 0a08 	adds.w	sl, r2, r8
 8004abe:	eb43 0b09 	adc.w	fp, r3, r9
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ad0:	4650      	mov	r0, sl
 8004ad2:	4659      	mov	r1, fp
 8004ad4:	f7fc f868 	bl	8000ba8 <__aeabi_uldivmod>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4613      	mov	r3, r2
 8004ade:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ae6:	d308      	bcc.n	8004afa <UART_SetConfig+0x3de>
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aee:	d204      	bcs.n	8004afa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	60da      	str	r2, [r3, #12]
 8004af8:	e0b6      	b.n	8004c68 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004b00:	e0b2      	b.n	8004c68 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b0a:	d15e      	bne.n	8004bca <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d828      	bhi.n	8004b66 <UART_SetConfig+0x44a>
 8004b14:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <UART_SetConfig+0x400>)
 8004b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1a:	bf00      	nop
 8004b1c:	08004b41 	.word	0x08004b41
 8004b20:	08004b49 	.word	0x08004b49
 8004b24:	08004b51 	.word	0x08004b51
 8004b28:	08004b67 	.word	0x08004b67
 8004b2c:	08004b57 	.word	0x08004b57
 8004b30:	08004b67 	.word	0x08004b67
 8004b34:	08004b67 	.word	0x08004b67
 8004b38:	08004b67 	.word	0x08004b67
 8004b3c:	08004b5f 	.word	0x08004b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b40:	f7fe fa88 	bl	8003054 <HAL_RCC_GetPCLK1Freq>
 8004b44:	61f8      	str	r0, [r7, #28]
        break;
 8004b46:	e014      	b.n	8004b72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b48:	f7fe fa9a 	bl	8003080 <HAL_RCC_GetPCLK2Freq>
 8004b4c:	61f8      	str	r0, [r7, #28]
        break;
 8004b4e:	e010      	b.n	8004b72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b50:	4b4d      	ldr	r3, [pc, #308]	; (8004c88 <UART_SetConfig+0x56c>)
 8004b52:	61fb      	str	r3, [r7, #28]
        break;
 8004b54:	e00d      	b.n	8004b72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b56:	f7fe f9e5 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8004b5a:	61f8      	str	r0, [r7, #28]
        break;
 8004b5c:	e009      	b.n	8004b72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b62:	61fb      	str	r3, [r7, #28]
        break;
 8004b64:	e005      	b.n	8004b72 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d077      	beq.n	8004c68 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	005a      	lsls	r2, r3, #1
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	085b      	lsrs	r3, r3, #1
 8004b82:	441a      	add	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b8c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	2b0f      	cmp	r3, #15
 8004b92:	d916      	bls.n	8004bc2 <UART_SetConfig+0x4a6>
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b9a:	d212      	bcs.n	8004bc2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	f023 030f 	bic.w	r3, r3, #15
 8004ba4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	085b      	lsrs	r3, r3, #1
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	f003 0307 	and.w	r3, r3, #7
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	8afb      	ldrh	r3, [r7, #22]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	8afa      	ldrh	r2, [r7, #22]
 8004bbe:	60da      	str	r2, [r3, #12]
 8004bc0:	e052      	b.n	8004c68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004bc8:	e04e      	b.n	8004c68 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d827      	bhi.n	8004c22 <UART_SetConfig+0x506>
 8004bd2:	a201      	add	r2, pc, #4	; (adr r2, 8004bd8 <UART_SetConfig+0x4bc>)
 8004bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd8:	08004bfd 	.word	0x08004bfd
 8004bdc:	08004c05 	.word	0x08004c05
 8004be0:	08004c0d 	.word	0x08004c0d
 8004be4:	08004c23 	.word	0x08004c23
 8004be8:	08004c13 	.word	0x08004c13
 8004bec:	08004c23 	.word	0x08004c23
 8004bf0:	08004c23 	.word	0x08004c23
 8004bf4:	08004c23 	.word	0x08004c23
 8004bf8:	08004c1b 	.word	0x08004c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bfc:	f7fe fa2a 	bl	8003054 <HAL_RCC_GetPCLK1Freq>
 8004c00:	61f8      	str	r0, [r7, #28]
        break;
 8004c02:	e014      	b.n	8004c2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c04:	f7fe fa3c 	bl	8003080 <HAL_RCC_GetPCLK2Freq>
 8004c08:	61f8      	str	r0, [r7, #28]
        break;
 8004c0a:	e010      	b.n	8004c2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c0c:	4b1e      	ldr	r3, [pc, #120]	; (8004c88 <UART_SetConfig+0x56c>)
 8004c0e:	61fb      	str	r3, [r7, #28]
        break;
 8004c10:	e00d      	b.n	8004c2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c12:	f7fe f987 	bl	8002f24 <HAL_RCC_GetSysClockFreq>
 8004c16:	61f8      	str	r0, [r7, #28]
        break;
 8004c18:	e009      	b.n	8004c2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c1e:	61fb      	str	r3, [r7, #28]
        break;
 8004c20:	e005      	b.n	8004c2e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c2c:	bf00      	nop
    }

    if (pclk != 0U)
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d019      	beq.n	8004c68 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	085a      	lsrs	r2, r3, #1
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c46:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	2b0f      	cmp	r3, #15
 8004c4c:	d909      	bls.n	8004c62 <UART_SetConfig+0x546>
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c54:	d205      	bcs.n	8004c62 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	60da      	str	r2, [r3, #12]
 8004c60:	e002      	b.n	8004c68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c74:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3728      	adds	r7, #40	; 0x28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c82:	bf00      	nop
 8004c84:	40008000 	.word	0x40008000
 8004c88:	00f42400 	.word	0x00f42400

08004c8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00a      	beq.n	8004cb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00a      	beq.n	8004cd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00a      	beq.n	8004d1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	f003 0310 	and.w	r3, r3, #16
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01a      	beq.n	8004da2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d8a:	d10a      	bne.n	8004da2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	605a      	str	r2, [r3, #4]
  }
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af02      	add	r7, sp, #8
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004de0:	f7fc fec0 	bl	8001b64 <HAL_GetTick>
 8004de4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0308 	and.w	r3, r3, #8
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d10e      	bne.n	8004e12 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004df4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f82d 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e023      	b.n	8004e5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0304 	and.w	r3, r3, #4
 8004e1c:	2b04      	cmp	r3, #4
 8004e1e:	d10e      	bne.n	8004e3e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f817 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d001      	beq.n	8004e3e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e00d      	b.n	8004e5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2220      	movs	r2, #32
 8004e48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b09c      	sub	sp, #112	; 0x70
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	603b      	str	r3, [r7, #0]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e72:	e0a5      	b.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7a:	f000 80a1 	beq.w	8004fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e7e:	f7fc fe71 	bl	8001b64 <HAL_GetTick>
 8004e82:	4602      	mov	r2, r0
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d302      	bcc.n	8004e94 <UART_WaitOnFlagUntilTimeout+0x32>
 8004e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d13e      	bne.n	8004f12 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e9c:	e853 3f00 	ldrex	r3, [r3]
 8004ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ea4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ea8:	667b      	str	r3, [r7, #100]	; 0x64
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004eb4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004eb8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004eba:	e841 2300 	strex	r3, r2, [r1]
 8004ebe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004ec0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1e6      	bne.n	8004e94 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3308      	adds	r3, #8
 8004ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed8:	f023 0301 	bic.w	r3, r3, #1
 8004edc:	663b      	str	r3, [r7, #96]	; 0x60
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3308      	adds	r3, #8
 8004ee4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004ee6:	64ba      	str	r2, [r7, #72]	; 0x48
 8004ee8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004eec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1e5      	bne.n	8004ec6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2220      	movs	r2, #32
 8004efe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2220      	movs	r2, #32
 8004f04:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e067      	b.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0304 	and.w	r3, r3, #4
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d04f      	beq.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f2e:	d147      	bne.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f38:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f42:	e853 3f00 	ldrex	r3, [r3]
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	461a      	mov	r2, r3
 8004f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f58:	637b      	str	r3, [r7, #52]	; 0x34
 8004f5a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f60:	e841 2300 	strex	r3, r2, [r1]
 8004f64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1e6      	bne.n	8004f3a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3308      	adds	r3, #8
 8004f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	e853 3f00 	ldrex	r3, [r3]
 8004f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f023 0301 	bic.w	r3, r3, #1
 8004f82:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	3308      	adds	r3, #8
 8004f8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f8c:	623a      	str	r2, [r7, #32]
 8004f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f90:	69f9      	ldr	r1, [r7, #28]
 8004f92:	6a3a      	ldr	r2, [r7, #32]
 8004f94:	e841 2300 	strex	r3, r2, [r1]
 8004f98:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1e5      	bne.n	8004f6c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e010      	b.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	69da      	ldr	r2, [r3, #28]
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	bf0c      	ite	eq
 8004fd0:	2301      	moveq	r3, #1
 8004fd2:	2300      	movne	r3, #0
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	79fb      	ldrb	r3, [r7, #7]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	f43f af4a 	beq.w	8004e74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3770      	adds	r7, #112	; 0x70
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
	...

08004fec <__errno>:
 8004fec:	4b01      	ldr	r3, [pc, #4]	; (8004ff4 <__errno+0x8>)
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	2000000c 	.word	0x2000000c

08004ff8 <__libc_init_array>:
 8004ff8:	b570      	push	{r4, r5, r6, lr}
 8004ffa:	4d0d      	ldr	r5, [pc, #52]	; (8005030 <__libc_init_array+0x38>)
 8004ffc:	4c0d      	ldr	r4, [pc, #52]	; (8005034 <__libc_init_array+0x3c>)
 8004ffe:	1b64      	subs	r4, r4, r5
 8005000:	10a4      	asrs	r4, r4, #2
 8005002:	2600      	movs	r6, #0
 8005004:	42a6      	cmp	r6, r4
 8005006:	d109      	bne.n	800501c <__libc_init_array+0x24>
 8005008:	4d0b      	ldr	r5, [pc, #44]	; (8005038 <__libc_init_array+0x40>)
 800500a:	4c0c      	ldr	r4, [pc, #48]	; (800503c <__libc_init_array+0x44>)
 800500c:	f002 ff04 	bl	8007e18 <_init>
 8005010:	1b64      	subs	r4, r4, r5
 8005012:	10a4      	asrs	r4, r4, #2
 8005014:	2600      	movs	r6, #0
 8005016:	42a6      	cmp	r6, r4
 8005018:	d105      	bne.n	8005026 <__libc_init_array+0x2e>
 800501a:	bd70      	pop	{r4, r5, r6, pc}
 800501c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005020:	4798      	blx	r3
 8005022:	3601      	adds	r6, #1
 8005024:	e7ee      	b.n	8005004 <__libc_init_array+0xc>
 8005026:	f855 3b04 	ldr.w	r3, [r5], #4
 800502a:	4798      	blx	r3
 800502c:	3601      	adds	r6, #1
 800502e:	e7f2      	b.n	8005016 <__libc_init_array+0x1e>
 8005030:	080082bc 	.word	0x080082bc
 8005034:	080082bc 	.word	0x080082bc
 8005038:	080082bc 	.word	0x080082bc
 800503c:	080082c0 	.word	0x080082c0

08005040 <memset>:
 8005040:	4402      	add	r2, r0
 8005042:	4603      	mov	r3, r0
 8005044:	4293      	cmp	r3, r2
 8005046:	d100      	bne.n	800504a <memset+0xa>
 8005048:	4770      	bx	lr
 800504a:	f803 1b01 	strb.w	r1, [r3], #1
 800504e:	e7f9      	b.n	8005044 <memset+0x4>

08005050 <__cvt>:
 8005050:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005054:	ec55 4b10 	vmov	r4, r5, d0
 8005058:	2d00      	cmp	r5, #0
 800505a:	460e      	mov	r6, r1
 800505c:	4619      	mov	r1, r3
 800505e:	462b      	mov	r3, r5
 8005060:	bfbb      	ittet	lt
 8005062:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005066:	461d      	movlt	r5, r3
 8005068:	2300      	movge	r3, #0
 800506a:	232d      	movlt	r3, #45	; 0x2d
 800506c:	700b      	strb	r3, [r1, #0]
 800506e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005070:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005074:	4691      	mov	r9, r2
 8005076:	f023 0820 	bic.w	r8, r3, #32
 800507a:	bfbc      	itt	lt
 800507c:	4622      	movlt	r2, r4
 800507e:	4614      	movlt	r4, r2
 8005080:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005084:	d005      	beq.n	8005092 <__cvt+0x42>
 8005086:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800508a:	d100      	bne.n	800508e <__cvt+0x3e>
 800508c:	3601      	adds	r6, #1
 800508e:	2102      	movs	r1, #2
 8005090:	e000      	b.n	8005094 <__cvt+0x44>
 8005092:	2103      	movs	r1, #3
 8005094:	ab03      	add	r3, sp, #12
 8005096:	9301      	str	r3, [sp, #4]
 8005098:	ab02      	add	r3, sp, #8
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	ec45 4b10 	vmov	d0, r4, r5
 80050a0:	4653      	mov	r3, sl
 80050a2:	4632      	mov	r2, r6
 80050a4:	f000 fcec 	bl	8005a80 <_dtoa_r>
 80050a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80050ac:	4607      	mov	r7, r0
 80050ae:	d102      	bne.n	80050b6 <__cvt+0x66>
 80050b0:	f019 0f01 	tst.w	r9, #1
 80050b4:	d022      	beq.n	80050fc <__cvt+0xac>
 80050b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050ba:	eb07 0906 	add.w	r9, r7, r6
 80050be:	d110      	bne.n	80050e2 <__cvt+0x92>
 80050c0:	783b      	ldrb	r3, [r7, #0]
 80050c2:	2b30      	cmp	r3, #48	; 0x30
 80050c4:	d10a      	bne.n	80050dc <__cvt+0x8c>
 80050c6:	2200      	movs	r2, #0
 80050c8:	2300      	movs	r3, #0
 80050ca:	4620      	mov	r0, r4
 80050cc:	4629      	mov	r1, r5
 80050ce:	f7fb fcfb 	bl	8000ac8 <__aeabi_dcmpeq>
 80050d2:	b918      	cbnz	r0, 80050dc <__cvt+0x8c>
 80050d4:	f1c6 0601 	rsb	r6, r6, #1
 80050d8:	f8ca 6000 	str.w	r6, [sl]
 80050dc:	f8da 3000 	ldr.w	r3, [sl]
 80050e0:	4499      	add	r9, r3
 80050e2:	2200      	movs	r2, #0
 80050e4:	2300      	movs	r3, #0
 80050e6:	4620      	mov	r0, r4
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb fced 	bl	8000ac8 <__aeabi_dcmpeq>
 80050ee:	b108      	cbz	r0, 80050f4 <__cvt+0xa4>
 80050f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80050f4:	2230      	movs	r2, #48	; 0x30
 80050f6:	9b03      	ldr	r3, [sp, #12]
 80050f8:	454b      	cmp	r3, r9
 80050fa:	d307      	bcc.n	800510c <__cvt+0xbc>
 80050fc:	9b03      	ldr	r3, [sp, #12]
 80050fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005100:	1bdb      	subs	r3, r3, r7
 8005102:	4638      	mov	r0, r7
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	b004      	add	sp, #16
 8005108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800510c:	1c59      	adds	r1, r3, #1
 800510e:	9103      	str	r1, [sp, #12]
 8005110:	701a      	strb	r2, [r3, #0]
 8005112:	e7f0      	b.n	80050f6 <__cvt+0xa6>

08005114 <__exponent>:
 8005114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005116:	4603      	mov	r3, r0
 8005118:	2900      	cmp	r1, #0
 800511a:	bfb8      	it	lt
 800511c:	4249      	neglt	r1, r1
 800511e:	f803 2b02 	strb.w	r2, [r3], #2
 8005122:	bfb4      	ite	lt
 8005124:	222d      	movlt	r2, #45	; 0x2d
 8005126:	222b      	movge	r2, #43	; 0x2b
 8005128:	2909      	cmp	r1, #9
 800512a:	7042      	strb	r2, [r0, #1]
 800512c:	dd2a      	ble.n	8005184 <__exponent+0x70>
 800512e:	f10d 0407 	add.w	r4, sp, #7
 8005132:	46a4      	mov	ip, r4
 8005134:	270a      	movs	r7, #10
 8005136:	46a6      	mov	lr, r4
 8005138:	460a      	mov	r2, r1
 800513a:	fb91 f6f7 	sdiv	r6, r1, r7
 800513e:	fb07 1516 	mls	r5, r7, r6, r1
 8005142:	3530      	adds	r5, #48	; 0x30
 8005144:	2a63      	cmp	r2, #99	; 0x63
 8005146:	f104 34ff 	add.w	r4, r4, #4294967295
 800514a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800514e:	4631      	mov	r1, r6
 8005150:	dcf1      	bgt.n	8005136 <__exponent+0x22>
 8005152:	3130      	adds	r1, #48	; 0x30
 8005154:	f1ae 0502 	sub.w	r5, lr, #2
 8005158:	f804 1c01 	strb.w	r1, [r4, #-1]
 800515c:	1c44      	adds	r4, r0, #1
 800515e:	4629      	mov	r1, r5
 8005160:	4561      	cmp	r1, ip
 8005162:	d30a      	bcc.n	800517a <__exponent+0x66>
 8005164:	f10d 0209 	add.w	r2, sp, #9
 8005168:	eba2 020e 	sub.w	r2, r2, lr
 800516c:	4565      	cmp	r5, ip
 800516e:	bf88      	it	hi
 8005170:	2200      	movhi	r2, #0
 8005172:	4413      	add	r3, r2
 8005174:	1a18      	subs	r0, r3, r0
 8005176:	b003      	add	sp, #12
 8005178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800517a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800517e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005182:	e7ed      	b.n	8005160 <__exponent+0x4c>
 8005184:	2330      	movs	r3, #48	; 0x30
 8005186:	3130      	adds	r1, #48	; 0x30
 8005188:	7083      	strb	r3, [r0, #2]
 800518a:	70c1      	strb	r1, [r0, #3]
 800518c:	1d03      	adds	r3, r0, #4
 800518e:	e7f1      	b.n	8005174 <__exponent+0x60>

08005190 <_printf_float>:
 8005190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005194:	ed2d 8b02 	vpush	{d8}
 8005198:	b08d      	sub	sp, #52	; 0x34
 800519a:	460c      	mov	r4, r1
 800519c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80051a0:	4616      	mov	r6, r2
 80051a2:	461f      	mov	r7, r3
 80051a4:	4605      	mov	r5, r0
 80051a6:	f001 fa59 	bl	800665c <_localeconv_r>
 80051aa:	f8d0 a000 	ldr.w	sl, [r0]
 80051ae:	4650      	mov	r0, sl
 80051b0:	f7fb f80e 	bl	80001d0 <strlen>
 80051b4:	2300      	movs	r3, #0
 80051b6:	930a      	str	r3, [sp, #40]	; 0x28
 80051b8:	6823      	ldr	r3, [r4, #0]
 80051ba:	9305      	str	r3, [sp, #20]
 80051bc:	f8d8 3000 	ldr.w	r3, [r8]
 80051c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80051c4:	3307      	adds	r3, #7
 80051c6:	f023 0307 	bic.w	r3, r3, #7
 80051ca:	f103 0208 	add.w	r2, r3, #8
 80051ce:	f8c8 2000 	str.w	r2, [r8]
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80051da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80051de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80051e2:	9307      	str	r3, [sp, #28]
 80051e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80051e8:	ee08 0a10 	vmov	s16, r0
 80051ec:	4b9f      	ldr	r3, [pc, #636]	; (800546c <_printf_float+0x2dc>)
 80051ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051f2:	f04f 32ff 	mov.w	r2, #4294967295
 80051f6:	f7fb fc99 	bl	8000b2c <__aeabi_dcmpun>
 80051fa:	bb88      	cbnz	r0, 8005260 <_printf_float+0xd0>
 80051fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005200:	4b9a      	ldr	r3, [pc, #616]	; (800546c <_printf_float+0x2dc>)
 8005202:	f04f 32ff 	mov.w	r2, #4294967295
 8005206:	f7fb fc73 	bl	8000af0 <__aeabi_dcmple>
 800520a:	bb48      	cbnz	r0, 8005260 <_printf_float+0xd0>
 800520c:	2200      	movs	r2, #0
 800520e:	2300      	movs	r3, #0
 8005210:	4640      	mov	r0, r8
 8005212:	4649      	mov	r1, r9
 8005214:	f7fb fc62 	bl	8000adc <__aeabi_dcmplt>
 8005218:	b110      	cbz	r0, 8005220 <_printf_float+0x90>
 800521a:	232d      	movs	r3, #45	; 0x2d
 800521c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005220:	4b93      	ldr	r3, [pc, #588]	; (8005470 <_printf_float+0x2e0>)
 8005222:	4894      	ldr	r0, [pc, #592]	; (8005474 <_printf_float+0x2e4>)
 8005224:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005228:	bf94      	ite	ls
 800522a:	4698      	movls	r8, r3
 800522c:	4680      	movhi	r8, r0
 800522e:	2303      	movs	r3, #3
 8005230:	6123      	str	r3, [r4, #16]
 8005232:	9b05      	ldr	r3, [sp, #20]
 8005234:	f023 0204 	bic.w	r2, r3, #4
 8005238:	6022      	str	r2, [r4, #0]
 800523a:	f04f 0900 	mov.w	r9, #0
 800523e:	9700      	str	r7, [sp, #0]
 8005240:	4633      	mov	r3, r6
 8005242:	aa0b      	add	r2, sp, #44	; 0x2c
 8005244:	4621      	mov	r1, r4
 8005246:	4628      	mov	r0, r5
 8005248:	f000 f9d8 	bl	80055fc <_printf_common>
 800524c:	3001      	adds	r0, #1
 800524e:	f040 8090 	bne.w	8005372 <_printf_float+0x1e2>
 8005252:	f04f 30ff 	mov.w	r0, #4294967295
 8005256:	b00d      	add	sp, #52	; 0x34
 8005258:	ecbd 8b02 	vpop	{d8}
 800525c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005260:	4642      	mov	r2, r8
 8005262:	464b      	mov	r3, r9
 8005264:	4640      	mov	r0, r8
 8005266:	4649      	mov	r1, r9
 8005268:	f7fb fc60 	bl	8000b2c <__aeabi_dcmpun>
 800526c:	b140      	cbz	r0, 8005280 <_printf_float+0xf0>
 800526e:	464b      	mov	r3, r9
 8005270:	2b00      	cmp	r3, #0
 8005272:	bfbc      	itt	lt
 8005274:	232d      	movlt	r3, #45	; 0x2d
 8005276:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800527a:	487f      	ldr	r0, [pc, #508]	; (8005478 <_printf_float+0x2e8>)
 800527c:	4b7f      	ldr	r3, [pc, #508]	; (800547c <_printf_float+0x2ec>)
 800527e:	e7d1      	b.n	8005224 <_printf_float+0x94>
 8005280:	6863      	ldr	r3, [r4, #4]
 8005282:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005286:	9206      	str	r2, [sp, #24]
 8005288:	1c5a      	adds	r2, r3, #1
 800528a:	d13f      	bne.n	800530c <_printf_float+0x17c>
 800528c:	2306      	movs	r3, #6
 800528e:	6063      	str	r3, [r4, #4]
 8005290:	9b05      	ldr	r3, [sp, #20]
 8005292:	6861      	ldr	r1, [r4, #4]
 8005294:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005298:	2300      	movs	r3, #0
 800529a:	9303      	str	r3, [sp, #12]
 800529c:	ab0a      	add	r3, sp, #40	; 0x28
 800529e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80052a2:	ab09      	add	r3, sp, #36	; 0x24
 80052a4:	ec49 8b10 	vmov	d0, r8, r9
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	6022      	str	r2, [r4, #0]
 80052ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80052b0:	4628      	mov	r0, r5
 80052b2:	f7ff fecd 	bl	8005050 <__cvt>
 80052b6:	9b06      	ldr	r3, [sp, #24]
 80052b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052ba:	2b47      	cmp	r3, #71	; 0x47
 80052bc:	4680      	mov	r8, r0
 80052be:	d108      	bne.n	80052d2 <_printf_float+0x142>
 80052c0:	1cc8      	adds	r0, r1, #3
 80052c2:	db02      	blt.n	80052ca <_printf_float+0x13a>
 80052c4:	6863      	ldr	r3, [r4, #4]
 80052c6:	4299      	cmp	r1, r3
 80052c8:	dd41      	ble.n	800534e <_printf_float+0x1be>
 80052ca:	f1ab 0b02 	sub.w	fp, fp, #2
 80052ce:	fa5f fb8b 	uxtb.w	fp, fp
 80052d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80052d6:	d820      	bhi.n	800531a <_printf_float+0x18a>
 80052d8:	3901      	subs	r1, #1
 80052da:	465a      	mov	r2, fp
 80052dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80052e0:	9109      	str	r1, [sp, #36]	; 0x24
 80052e2:	f7ff ff17 	bl	8005114 <__exponent>
 80052e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052e8:	1813      	adds	r3, r2, r0
 80052ea:	2a01      	cmp	r2, #1
 80052ec:	4681      	mov	r9, r0
 80052ee:	6123      	str	r3, [r4, #16]
 80052f0:	dc02      	bgt.n	80052f8 <_printf_float+0x168>
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	07d2      	lsls	r2, r2, #31
 80052f6:	d501      	bpl.n	80052fc <_printf_float+0x16c>
 80052f8:	3301      	adds	r3, #1
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005300:	2b00      	cmp	r3, #0
 8005302:	d09c      	beq.n	800523e <_printf_float+0xae>
 8005304:	232d      	movs	r3, #45	; 0x2d
 8005306:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800530a:	e798      	b.n	800523e <_printf_float+0xae>
 800530c:	9a06      	ldr	r2, [sp, #24]
 800530e:	2a47      	cmp	r2, #71	; 0x47
 8005310:	d1be      	bne.n	8005290 <_printf_float+0x100>
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1bc      	bne.n	8005290 <_printf_float+0x100>
 8005316:	2301      	movs	r3, #1
 8005318:	e7b9      	b.n	800528e <_printf_float+0xfe>
 800531a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800531e:	d118      	bne.n	8005352 <_printf_float+0x1c2>
 8005320:	2900      	cmp	r1, #0
 8005322:	6863      	ldr	r3, [r4, #4]
 8005324:	dd0b      	ble.n	800533e <_printf_float+0x1ae>
 8005326:	6121      	str	r1, [r4, #16]
 8005328:	b913      	cbnz	r3, 8005330 <_printf_float+0x1a0>
 800532a:	6822      	ldr	r2, [r4, #0]
 800532c:	07d0      	lsls	r0, r2, #31
 800532e:	d502      	bpl.n	8005336 <_printf_float+0x1a6>
 8005330:	3301      	adds	r3, #1
 8005332:	440b      	add	r3, r1
 8005334:	6123      	str	r3, [r4, #16]
 8005336:	65a1      	str	r1, [r4, #88]	; 0x58
 8005338:	f04f 0900 	mov.w	r9, #0
 800533c:	e7de      	b.n	80052fc <_printf_float+0x16c>
 800533e:	b913      	cbnz	r3, 8005346 <_printf_float+0x1b6>
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	07d2      	lsls	r2, r2, #31
 8005344:	d501      	bpl.n	800534a <_printf_float+0x1ba>
 8005346:	3302      	adds	r3, #2
 8005348:	e7f4      	b.n	8005334 <_printf_float+0x1a4>
 800534a:	2301      	movs	r3, #1
 800534c:	e7f2      	b.n	8005334 <_printf_float+0x1a4>
 800534e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005354:	4299      	cmp	r1, r3
 8005356:	db05      	blt.n	8005364 <_printf_float+0x1d4>
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	6121      	str	r1, [r4, #16]
 800535c:	07d8      	lsls	r0, r3, #31
 800535e:	d5ea      	bpl.n	8005336 <_printf_float+0x1a6>
 8005360:	1c4b      	adds	r3, r1, #1
 8005362:	e7e7      	b.n	8005334 <_printf_float+0x1a4>
 8005364:	2900      	cmp	r1, #0
 8005366:	bfd4      	ite	le
 8005368:	f1c1 0202 	rsble	r2, r1, #2
 800536c:	2201      	movgt	r2, #1
 800536e:	4413      	add	r3, r2
 8005370:	e7e0      	b.n	8005334 <_printf_float+0x1a4>
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	055a      	lsls	r2, r3, #21
 8005376:	d407      	bmi.n	8005388 <_printf_float+0x1f8>
 8005378:	6923      	ldr	r3, [r4, #16]
 800537a:	4642      	mov	r2, r8
 800537c:	4631      	mov	r1, r6
 800537e:	4628      	mov	r0, r5
 8005380:	47b8      	blx	r7
 8005382:	3001      	adds	r0, #1
 8005384:	d12c      	bne.n	80053e0 <_printf_float+0x250>
 8005386:	e764      	b.n	8005252 <_printf_float+0xc2>
 8005388:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800538c:	f240 80e0 	bls.w	8005550 <_printf_float+0x3c0>
 8005390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005394:	2200      	movs	r2, #0
 8005396:	2300      	movs	r3, #0
 8005398:	f7fb fb96 	bl	8000ac8 <__aeabi_dcmpeq>
 800539c:	2800      	cmp	r0, #0
 800539e:	d034      	beq.n	800540a <_printf_float+0x27a>
 80053a0:	4a37      	ldr	r2, [pc, #220]	; (8005480 <_printf_float+0x2f0>)
 80053a2:	2301      	movs	r3, #1
 80053a4:	4631      	mov	r1, r6
 80053a6:	4628      	mov	r0, r5
 80053a8:	47b8      	blx	r7
 80053aa:	3001      	adds	r0, #1
 80053ac:	f43f af51 	beq.w	8005252 <_printf_float+0xc2>
 80053b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053b4:	429a      	cmp	r2, r3
 80053b6:	db02      	blt.n	80053be <_printf_float+0x22e>
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	07d8      	lsls	r0, r3, #31
 80053bc:	d510      	bpl.n	80053e0 <_printf_float+0x250>
 80053be:	ee18 3a10 	vmov	r3, s16
 80053c2:	4652      	mov	r2, sl
 80053c4:	4631      	mov	r1, r6
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b8      	blx	r7
 80053ca:	3001      	adds	r0, #1
 80053cc:	f43f af41 	beq.w	8005252 <_printf_float+0xc2>
 80053d0:	f04f 0800 	mov.w	r8, #0
 80053d4:	f104 091a 	add.w	r9, r4, #26
 80053d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053da:	3b01      	subs	r3, #1
 80053dc:	4543      	cmp	r3, r8
 80053de:	dc09      	bgt.n	80053f4 <_printf_float+0x264>
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	079b      	lsls	r3, r3, #30
 80053e4:	f100 8105 	bmi.w	80055f2 <_printf_float+0x462>
 80053e8:	68e0      	ldr	r0, [r4, #12]
 80053ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ec:	4298      	cmp	r0, r3
 80053ee:	bfb8      	it	lt
 80053f0:	4618      	movlt	r0, r3
 80053f2:	e730      	b.n	8005256 <_printf_float+0xc6>
 80053f4:	2301      	movs	r3, #1
 80053f6:	464a      	mov	r2, r9
 80053f8:	4631      	mov	r1, r6
 80053fa:	4628      	mov	r0, r5
 80053fc:	47b8      	blx	r7
 80053fe:	3001      	adds	r0, #1
 8005400:	f43f af27 	beq.w	8005252 <_printf_float+0xc2>
 8005404:	f108 0801 	add.w	r8, r8, #1
 8005408:	e7e6      	b.n	80053d8 <_printf_float+0x248>
 800540a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800540c:	2b00      	cmp	r3, #0
 800540e:	dc39      	bgt.n	8005484 <_printf_float+0x2f4>
 8005410:	4a1b      	ldr	r2, [pc, #108]	; (8005480 <_printf_float+0x2f0>)
 8005412:	2301      	movs	r3, #1
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f af19 	beq.w	8005252 <_printf_float+0xc2>
 8005420:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005424:	4313      	orrs	r3, r2
 8005426:	d102      	bne.n	800542e <_printf_float+0x29e>
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	07d9      	lsls	r1, r3, #31
 800542c:	d5d8      	bpl.n	80053e0 <_printf_float+0x250>
 800542e:	ee18 3a10 	vmov	r3, s16
 8005432:	4652      	mov	r2, sl
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	47b8      	blx	r7
 800543a:	3001      	adds	r0, #1
 800543c:	f43f af09 	beq.w	8005252 <_printf_float+0xc2>
 8005440:	f04f 0900 	mov.w	r9, #0
 8005444:	f104 0a1a 	add.w	sl, r4, #26
 8005448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800544a:	425b      	negs	r3, r3
 800544c:	454b      	cmp	r3, r9
 800544e:	dc01      	bgt.n	8005454 <_printf_float+0x2c4>
 8005450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005452:	e792      	b.n	800537a <_printf_float+0x1ea>
 8005454:	2301      	movs	r3, #1
 8005456:	4652      	mov	r2, sl
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	47b8      	blx	r7
 800545e:	3001      	adds	r0, #1
 8005460:	f43f aef7 	beq.w	8005252 <_printf_float+0xc2>
 8005464:	f109 0901 	add.w	r9, r9, #1
 8005468:	e7ee      	b.n	8005448 <_printf_float+0x2b8>
 800546a:	bf00      	nop
 800546c:	7fefffff 	.word	0x7fefffff
 8005470:	08007ee0 	.word	0x08007ee0
 8005474:	08007ee4 	.word	0x08007ee4
 8005478:	08007eec 	.word	0x08007eec
 800547c:	08007ee8 	.word	0x08007ee8
 8005480:	08007ef0 	.word	0x08007ef0
 8005484:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005486:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005488:	429a      	cmp	r2, r3
 800548a:	bfa8      	it	ge
 800548c:	461a      	movge	r2, r3
 800548e:	2a00      	cmp	r2, #0
 8005490:	4691      	mov	r9, r2
 8005492:	dc37      	bgt.n	8005504 <_printf_float+0x374>
 8005494:	f04f 0b00 	mov.w	fp, #0
 8005498:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800549c:	f104 021a 	add.w	r2, r4, #26
 80054a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054a2:	9305      	str	r3, [sp, #20]
 80054a4:	eba3 0309 	sub.w	r3, r3, r9
 80054a8:	455b      	cmp	r3, fp
 80054aa:	dc33      	bgt.n	8005514 <_printf_float+0x384>
 80054ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054b0:	429a      	cmp	r2, r3
 80054b2:	db3b      	blt.n	800552c <_printf_float+0x39c>
 80054b4:	6823      	ldr	r3, [r4, #0]
 80054b6:	07da      	lsls	r2, r3, #31
 80054b8:	d438      	bmi.n	800552c <_printf_float+0x39c>
 80054ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054bc:	9a05      	ldr	r2, [sp, #20]
 80054be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80054c0:	1a9a      	subs	r2, r3, r2
 80054c2:	eba3 0901 	sub.w	r9, r3, r1
 80054c6:	4591      	cmp	r9, r2
 80054c8:	bfa8      	it	ge
 80054ca:	4691      	movge	r9, r2
 80054cc:	f1b9 0f00 	cmp.w	r9, #0
 80054d0:	dc35      	bgt.n	800553e <_printf_float+0x3ae>
 80054d2:	f04f 0800 	mov.w	r8, #0
 80054d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054da:	f104 0a1a 	add.w	sl, r4, #26
 80054de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054e2:	1a9b      	subs	r3, r3, r2
 80054e4:	eba3 0309 	sub.w	r3, r3, r9
 80054e8:	4543      	cmp	r3, r8
 80054ea:	f77f af79 	ble.w	80053e0 <_printf_float+0x250>
 80054ee:	2301      	movs	r3, #1
 80054f0:	4652      	mov	r2, sl
 80054f2:	4631      	mov	r1, r6
 80054f4:	4628      	mov	r0, r5
 80054f6:	47b8      	blx	r7
 80054f8:	3001      	adds	r0, #1
 80054fa:	f43f aeaa 	beq.w	8005252 <_printf_float+0xc2>
 80054fe:	f108 0801 	add.w	r8, r8, #1
 8005502:	e7ec      	b.n	80054de <_printf_float+0x34e>
 8005504:	4613      	mov	r3, r2
 8005506:	4631      	mov	r1, r6
 8005508:	4642      	mov	r2, r8
 800550a:	4628      	mov	r0, r5
 800550c:	47b8      	blx	r7
 800550e:	3001      	adds	r0, #1
 8005510:	d1c0      	bne.n	8005494 <_printf_float+0x304>
 8005512:	e69e      	b.n	8005252 <_printf_float+0xc2>
 8005514:	2301      	movs	r3, #1
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	9205      	str	r2, [sp, #20]
 800551c:	47b8      	blx	r7
 800551e:	3001      	adds	r0, #1
 8005520:	f43f ae97 	beq.w	8005252 <_printf_float+0xc2>
 8005524:	9a05      	ldr	r2, [sp, #20]
 8005526:	f10b 0b01 	add.w	fp, fp, #1
 800552a:	e7b9      	b.n	80054a0 <_printf_float+0x310>
 800552c:	ee18 3a10 	vmov	r3, s16
 8005530:	4652      	mov	r2, sl
 8005532:	4631      	mov	r1, r6
 8005534:	4628      	mov	r0, r5
 8005536:	47b8      	blx	r7
 8005538:	3001      	adds	r0, #1
 800553a:	d1be      	bne.n	80054ba <_printf_float+0x32a>
 800553c:	e689      	b.n	8005252 <_printf_float+0xc2>
 800553e:	9a05      	ldr	r2, [sp, #20]
 8005540:	464b      	mov	r3, r9
 8005542:	4442      	add	r2, r8
 8005544:	4631      	mov	r1, r6
 8005546:	4628      	mov	r0, r5
 8005548:	47b8      	blx	r7
 800554a:	3001      	adds	r0, #1
 800554c:	d1c1      	bne.n	80054d2 <_printf_float+0x342>
 800554e:	e680      	b.n	8005252 <_printf_float+0xc2>
 8005550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005552:	2a01      	cmp	r2, #1
 8005554:	dc01      	bgt.n	800555a <_printf_float+0x3ca>
 8005556:	07db      	lsls	r3, r3, #31
 8005558:	d538      	bpl.n	80055cc <_printf_float+0x43c>
 800555a:	2301      	movs	r3, #1
 800555c:	4642      	mov	r2, r8
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	f43f ae74 	beq.w	8005252 <_printf_float+0xc2>
 800556a:	ee18 3a10 	vmov	r3, s16
 800556e:	4652      	mov	r2, sl
 8005570:	4631      	mov	r1, r6
 8005572:	4628      	mov	r0, r5
 8005574:	47b8      	blx	r7
 8005576:	3001      	adds	r0, #1
 8005578:	f43f ae6b 	beq.w	8005252 <_printf_float+0xc2>
 800557c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005580:	2200      	movs	r2, #0
 8005582:	2300      	movs	r3, #0
 8005584:	f7fb faa0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005588:	b9d8      	cbnz	r0, 80055c2 <_printf_float+0x432>
 800558a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800558c:	f108 0201 	add.w	r2, r8, #1
 8005590:	3b01      	subs	r3, #1
 8005592:	4631      	mov	r1, r6
 8005594:	4628      	mov	r0, r5
 8005596:	47b8      	blx	r7
 8005598:	3001      	adds	r0, #1
 800559a:	d10e      	bne.n	80055ba <_printf_float+0x42a>
 800559c:	e659      	b.n	8005252 <_printf_float+0xc2>
 800559e:	2301      	movs	r3, #1
 80055a0:	4652      	mov	r2, sl
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	f43f ae52 	beq.w	8005252 <_printf_float+0xc2>
 80055ae:	f108 0801 	add.w	r8, r8, #1
 80055b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b4:	3b01      	subs	r3, #1
 80055b6:	4543      	cmp	r3, r8
 80055b8:	dcf1      	bgt.n	800559e <_printf_float+0x40e>
 80055ba:	464b      	mov	r3, r9
 80055bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80055c0:	e6dc      	b.n	800537c <_printf_float+0x1ec>
 80055c2:	f04f 0800 	mov.w	r8, #0
 80055c6:	f104 0a1a 	add.w	sl, r4, #26
 80055ca:	e7f2      	b.n	80055b2 <_printf_float+0x422>
 80055cc:	2301      	movs	r3, #1
 80055ce:	4642      	mov	r2, r8
 80055d0:	e7df      	b.n	8005592 <_printf_float+0x402>
 80055d2:	2301      	movs	r3, #1
 80055d4:	464a      	mov	r2, r9
 80055d6:	4631      	mov	r1, r6
 80055d8:	4628      	mov	r0, r5
 80055da:	47b8      	blx	r7
 80055dc:	3001      	adds	r0, #1
 80055de:	f43f ae38 	beq.w	8005252 <_printf_float+0xc2>
 80055e2:	f108 0801 	add.w	r8, r8, #1
 80055e6:	68e3      	ldr	r3, [r4, #12]
 80055e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055ea:	1a5b      	subs	r3, r3, r1
 80055ec:	4543      	cmp	r3, r8
 80055ee:	dcf0      	bgt.n	80055d2 <_printf_float+0x442>
 80055f0:	e6fa      	b.n	80053e8 <_printf_float+0x258>
 80055f2:	f04f 0800 	mov.w	r8, #0
 80055f6:	f104 0919 	add.w	r9, r4, #25
 80055fa:	e7f4      	b.n	80055e6 <_printf_float+0x456>

080055fc <_printf_common>:
 80055fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005600:	4616      	mov	r6, r2
 8005602:	4699      	mov	r9, r3
 8005604:	688a      	ldr	r2, [r1, #8]
 8005606:	690b      	ldr	r3, [r1, #16]
 8005608:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800560c:	4293      	cmp	r3, r2
 800560e:	bfb8      	it	lt
 8005610:	4613      	movlt	r3, r2
 8005612:	6033      	str	r3, [r6, #0]
 8005614:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005618:	4607      	mov	r7, r0
 800561a:	460c      	mov	r4, r1
 800561c:	b10a      	cbz	r2, 8005622 <_printf_common+0x26>
 800561e:	3301      	adds	r3, #1
 8005620:	6033      	str	r3, [r6, #0]
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	0699      	lsls	r1, r3, #26
 8005626:	bf42      	ittt	mi
 8005628:	6833      	ldrmi	r3, [r6, #0]
 800562a:	3302      	addmi	r3, #2
 800562c:	6033      	strmi	r3, [r6, #0]
 800562e:	6825      	ldr	r5, [r4, #0]
 8005630:	f015 0506 	ands.w	r5, r5, #6
 8005634:	d106      	bne.n	8005644 <_printf_common+0x48>
 8005636:	f104 0a19 	add.w	sl, r4, #25
 800563a:	68e3      	ldr	r3, [r4, #12]
 800563c:	6832      	ldr	r2, [r6, #0]
 800563e:	1a9b      	subs	r3, r3, r2
 8005640:	42ab      	cmp	r3, r5
 8005642:	dc26      	bgt.n	8005692 <_printf_common+0x96>
 8005644:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005648:	1e13      	subs	r3, r2, #0
 800564a:	6822      	ldr	r2, [r4, #0]
 800564c:	bf18      	it	ne
 800564e:	2301      	movne	r3, #1
 8005650:	0692      	lsls	r2, r2, #26
 8005652:	d42b      	bmi.n	80056ac <_printf_common+0xb0>
 8005654:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005658:	4649      	mov	r1, r9
 800565a:	4638      	mov	r0, r7
 800565c:	47c0      	blx	r8
 800565e:	3001      	adds	r0, #1
 8005660:	d01e      	beq.n	80056a0 <_printf_common+0xa4>
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	68e5      	ldr	r5, [r4, #12]
 8005666:	6832      	ldr	r2, [r6, #0]
 8005668:	f003 0306 	and.w	r3, r3, #6
 800566c:	2b04      	cmp	r3, #4
 800566e:	bf08      	it	eq
 8005670:	1aad      	subeq	r5, r5, r2
 8005672:	68a3      	ldr	r3, [r4, #8]
 8005674:	6922      	ldr	r2, [r4, #16]
 8005676:	bf0c      	ite	eq
 8005678:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800567c:	2500      	movne	r5, #0
 800567e:	4293      	cmp	r3, r2
 8005680:	bfc4      	itt	gt
 8005682:	1a9b      	subgt	r3, r3, r2
 8005684:	18ed      	addgt	r5, r5, r3
 8005686:	2600      	movs	r6, #0
 8005688:	341a      	adds	r4, #26
 800568a:	42b5      	cmp	r5, r6
 800568c:	d11a      	bne.n	80056c4 <_printf_common+0xc8>
 800568e:	2000      	movs	r0, #0
 8005690:	e008      	b.n	80056a4 <_printf_common+0xa8>
 8005692:	2301      	movs	r3, #1
 8005694:	4652      	mov	r2, sl
 8005696:	4649      	mov	r1, r9
 8005698:	4638      	mov	r0, r7
 800569a:	47c0      	blx	r8
 800569c:	3001      	adds	r0, #1
 800569e:	d103      	bne.n	80056a8 <_printf_common+0xac>
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a8:	3501      	adds	r5, #1
 80056aa:	e7c6      	b.n	800563a <_printf_common+0x3e>
 80056ac:	18e1      	adds	r1, r4, r3
 80056ae:	1c5a      	adds	r2, r3, #1
 80056b0:	2030      	movs	r0, #48	; 0x30
 80056b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056b6:	4422      	add	r2, r4
 80056b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056c0:	3302      	adds	r3, #2
 80056c2:	e7c7      	b.n	8005654 <_printf_common+0x58>
 80056c4:	2301      	movs	r3, #1
 80056c6:	4622      	mov	r2, r4
 80056c8:	4649      	mov	r1, r9
 80056ca:	4638      	mov	r0, r7
 80056cc:	47c0      	blx	r8
 80056ce:	3001      	adds	r0, #1
 80056d0:	d0e6      	beq.n	80056a0 <_printf_common+0xa4>
 80056d2:	3601      	adds	r6, #1
 80056d4:	e7d9      	b.n	800568a <_printf_common+0x8e>
	...

080056d8 <_printf_i>:
 80056d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056dc:	7e0f      	ldrb	r7, [r1, #24]
 80056de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056e0:	2f78      	cmp	r7, #120	; 0x78
 80056e2:	4691      	mov	r9, r2
 80056e4:	4680      	mov	r8, r0
 80056e6:	460c      	mov	r4, r1
 80056e8:	469a      	mov	sl, r3
 80056ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80056ee:	d807      	bhi.n	8005700 <_printf_i+0x28>
 80056f0:	2f62      	cmp	r7, #98	; 0x62
 80056f2:	d80a      	bhi.n	800570a <_printf_i+0x32>
 80056f4:	2f00      	cmp	r7, #0
 80056f6:	f000 80d8 	beq.w	80058aa <_printf_i+0x1d2>
 80056fa:	2f58      	cmp	r7, #88	; 0x58
 80056fc:	f000 80a3 	beq.w	8005846 <_printf_i+0x16e>
 8005700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005704:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005708:	e03a      	b.n	8005780 <_printf_i+0xa8>
 800570a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800570e:	2b15      	cmp	r3, #21
 8005710:	d8f6      	bhi.n	8005700 <_printf_i+0x28>
 8005712:	a101      	add	r1, pc, #4	; (adr r1, 8005718 <_printf_i+0x40>)
 8005714:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005718:	08005771 	.word	0x08005771
 800571c:	08005785 	.word	0x08005785
 8005720:	08005701 	.word	0x08005701
 8005724:	08005701 	.word	0x08005701
 8005728:	08005701 	.word	0x08005701
 800572c:	08005701 	.word	0x08005701
 8005730:	08005785 	.word	0x08005785
 8005734:	08005701 	.word	0x08005701
 8005738:	08005701 	.word	0x08005701
 800573c:	08005701 	.word	0x08005701
 8005740:	08005701 	.word	0x08005701
 8005744:	08005891 	.word	0x08005891
 8005748:	080057b5 	.word	0x080057b5
 800574c:	08005873 	.word	0x08005873
 8005750:	08005701 	.word	0x08005701
 8005754:	08005701 	.word	0x08005701
 8005758:	080058b3 	.word	0x080058b3
 800575c:	08005701 	.word	0x08005701
 8005760:	080057b5 	.word	0x080057b5
 8005764:	08005701 	.word	0x08005701
 8005768:	08005701 	.word	0x08005701
 800576c:	0800587b 	.word	0x0800587b
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	1d1a      	adds	r2, r3, #4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	602a      	str	r2, [r5, #0]
 8005778:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800577c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005780:	2301      	movs	r3, #1
 8005782:	e0a3      	b.n	80058cc <_printf_i+0x1f4>
 8005784:	6820      	ldr	r0, [r4, #0]
 8005786:	6829      	ldr	r1, [r5, #0]
 8005788:	0606      	lsls	r6, r0, #24
 800578a:	f101 0304 	add.w	r3, r1, #4
 800578e:	d50a      	bpl.n	80057a6 <_printf_i+0xce>
 8005790:	680e      	ldr	r6, [r1, #0]
 8005792:	602b      	str	r3, [r5, #0]
 8005794:	2e00      	cmp	r6, #0
 8005796:	da03      	bge.n	80057a0 <_printf_i+0xc8>
 8005798:	232d      	movs	r3, #45	; 0x2d
 800579a:	4276      	negs	r6, r6
 800579c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057a0:	485e      	ldr	r0, [pc, #376]	; (800591c <_printf_i+0x244>)
 80057a2:	230a      	movs	r3, #10
 80057a4:	e019      	b.n	80057da <_printf_i+0x102>
 80057a6:	680e      	ldr	r6, [r1, #0]
 80057a8:	602b      	str	r3, [r5, #0]
 80057aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80057ae:	bf18      	it	ne
 80057b0:	b236      	sxthne	r6, r6
 80057b2:	e7ef      	b.n	8005794 <_printf_i+0xbc>
 80057b4:	682b      	ldr	r3, [r5, #0]
 80057b6:	6820      	ldr	r0, [r4, #0]
 80057b8:	1d19      	adds	r1, r3, #4
 80057ba:	6029      	str	r1, [r5, #0]
 80057bc:	0601      	lsls	r1, r0, #24
 80057be:	d501      	bpl.n	80057c4 <_printf_i+0xec>
 80057c0:	681e      	ldr	r6, [r3, #0]
 80057c2:	e002      	b.n	80057ca <_printf_i+0xf2>
 80057c4:	0646      	lsls	r6, r0, #25
 80057c6:	d5fb      	bpl.n	80057c0 <_printf_i+0xe8>
 80057c8:	881e      	ldrh	r6, [r3, #0]
 80057ca:	4854      	ldr	r0, [pc, #336]	; (800591c <_printf_i+0x244>)
 80057cc:	2f6f      	cmp	r7, #111	; 0x6f
 80057ce:	bf0c      	ite	eq
 80057d0:	2308      	moveq	r3, #8
 80057d2:	230a      	movne	r3, #10
 80057d4:	2100      	movs	r1, #0
 80057d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057da:	6865      	ldr	r5, [r4, #4]
 80057dc:	60a5      	str	r5, [r4, #8]
 80057de:	2d00      	cmp	r5, #0
 80057e0:	bfa2      	ittt	ge
 80057e2:	6821      	ldrge	r1, [r4, #0]
 80057e4:	f021 0104 	bicge.w	r1, r1, #4
 80057e8:	6021      	strge	r1, [r4, #0]
 80057ea:	b90e      	cbnz	r6, 80057f0 <_printf_i+0x118>
 80057ec:	2d00      	cmp	r5, #0
 80057ee:	d04d      	beq.n	800588c <_printf_i+0x1b4>
 80057f0:	4615      	mov	r5, r2
 80057f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80057f6:	fb03 6711 	mls	r7, r3, r1, r6
 80057fa:	5dc7      	ldrb	r7, [r0, r7]
 80057fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005800:	4637      	mov	r7, r6
 8005802:	42bb      	cmp	r3, r7
 8005804:	460e      	mov	r6, r1
 8005806:	d9f4      	bls.n	80057f2 <_printf_i+0x11a>
 8005808:	2b08      	cmp	r3, #8
 800580a:	d10b      	bne.n	8005824 <_printf_i+0x14c>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	07de      	lsls	r6, r3, #31
 8005810:	d508      	bpl.n	8005824 <_printf_i+0x14c>
 8005812:	6923      	ldr	r3, [r4, #16]
 8005814:	6861      	ldr	r1, [r4, #4]
 8005816:	4299      	cmp	r1, r3
 8005818:	bfde      	ittt	le
 800581a:	2330      	movle	r3, #48	; 0x30
 800581c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005820:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005824:	1b52      	subs	r2, r2, r5
 8005826:	6122      	str	r2, [r4, #16]
 8005828:	f8cd a000 	str.w	sl, [sp]
 800582c:	464b      	mov	r3, r9
 800582e:	aa03      	add	r2, sp, #12
 8005830:	4621      	mov	r1, r4
 8005832:	4640      	mov	r0, r8
 8005834:	f7ff fee2 	bl	80055fc <_printf_common>
 8005838:	3001      	adds	r0, #1
 800583a:	d14c      	bne.n	80058d6 <_printf_i+0x1fe>
 800583c:	f04f 30ff 	mov.w	r0, #4294967295
 8005840:	b004      	add	sp, #16
 8005842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005846:	4835      	ldr	r0, [pc, #212]	; (800591c <_printf_i+0x244>)
 8005848:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800584c:	6829      	ldr	r1, [r5, #0]
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	f851 6b04 	ldr.w	r6, [r1], #4
 8005854:	6029      	str	r1, [r5, #0]
 8005856:	061d      	lsls	r5, r3, #24
 8005858:	d514      	bpl.n	8005884 <_printf_i+0x1ac>
 800585a:	07df      	lsls	r7, r3, #31
 800585c:	bf44      	itt	mi
 800585e:	f043 0320 	orrmi.w	r3, r3, #32
 8005862:	6023      	strmi	r3, [r4, #0]
 8005864:	b91e      	cbnz	r6, 800586e <_printf_i+0x196>
 8005866:	6823      	ldr	r3, [r4, #0]
 8005868:	f023 0320 	bic.w	r3, r3, #32
 800586c:	6023      	str	r3, [r4, #0]
 800586e:	2310      	movs	r3, #16
 8005870:	e7b0      	b.n	80057d4 <_printf_i+0xfc>
 8005872:	6823      	ldr	r3, [r4, #0]
 8005874:	f043 0320 	orr.w	r3, r3, #32
 8005878:	6023      	str	r3, [r4, #0]
 800587a:	2378      	movs	r3, #120	; 0x78
 800587c:	4828      	ldr	r0, [pc, #160]	; (8005920 <_printf_i+0x248>)
 800587e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005882:	e7e3      	b.n	800584c <_printf_i+0x174>
 8005884:	0659      	lsls	r1, r3, #25
 8005886:	bf48      	it	mi
 8005888:	b2b6      	uxthmi	r6, r6
 800588a:	e7e6      	b.n	800585a <_printf_i+0x182>
 800588c:	4615      	mov	r5, r2
 800588e:	e7bb      	b.n	8005808 <_printf_i+0x130>
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	6826      	ldr	r6, [r4, #0]
 8005894:	6961      	ldr	r1, [r4, #20]
 8005896:	1d18      	adds	r0, r3, #4
 8005898:	6028      	str	r0, [r5, #0]
 800589a:	0635      	lsls	r5, r6, #24
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	d501      	bpl.n	80058a4 <_printf_i+0x1cc>
 80058a0:	6019      	str	r1, [r3, #0]
 80058a2:	e002      	b.n	80058aa <_printf_i+0x1d2>
 80058a4:	0670      	lsls	r0, r6, #25
 80058a6:	d5fb      	bpl.n	80058a0 <_printf_i+0x1c8>
 80058a8:	8019      	strh	r1, [r3, #0]
 80058aa:	2300      	movs	r3, #0
 80058ac:	6123      	str	r3, [r4, #16]
 80058ae:	4615      	mov	r5, r2
 80058b0:	e7ba      	b.n	8005828 <_printf_i+0x150>
 80058b2:	682b      	ldr	r3, [r5, #0]
 80058b4:	1d1a      	adds	r2, r3, #4
 80058b6:	602a      	str	r2, [r5, #0]
 80058b8:	681d      	ldr	r5, [r3, #0]
 80058ba:	6862      	ldr	r2, [r4, #4]
 80058bc:	2100      	movs	r1, #0
 80058be:	4628      	mov	r0, r5
 80058c0:	f7fa fc8e 	bl	80001e0 <memchr>
 80058c4:	b108      	cbz	r0, 80058ca <_printf_i+0x1f2>
 80058c6:	1b40      	subs	r0, r0, r5
 80058c8:	6060      	str	r0, [r4, #4]
 80058ca:	6863      	ldr	r3, [r4, #4]
 80058cc:	6123      	str	r3, [r4, #16]
 80058ce:	2300      	movs	r3, #0
 80058d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058d4:	e7a8      	b.n	8005828 <_printf_i+0x150>
 80058d6:	6923      	ldr	r3, [r4, #16]
 80058d8:	462a      	mov	r2, r5
 80058da:	4649      	mov	r1, r9
 80058dc:	4640      	mov	r0, r8
 80058de:	47d0      	blx	sl
 80058e0:	3001      	adds	r0, #1
 80058e2:	d0ab      	beq.n	800583c <_printf_i+0x164>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	079b      	lsls	r3, r3, #30
 80058e8:	d413      	bmi.n	8005912 <_printf_i+0x23a>
 80058ea:	68e0      	ldr	r0, [r4, #12]
 80058ec:	9b03      	ldr	r3, [sp, #12]
 80058ee:	4298      	cmp	r0, r3
 80058f0:	bfb8      	it	lt
 80058f2:	4618      	movlt	r0, r3
 80058f4:	e7a4      	b.n	8005840 <_printf_i+0x168>
 80058f6:	2301      	movs	r3, #1
 80058f8:	4632      	mov	r2, r6
 80058fa:	4649      	mov	r1, r9
 80058fc:	4640      	mov	r0, r8
 80058fe:	47d0      	blx	sl
 8005900:	3001      	adds	r0, #1
 8005902:	d09b      	beq.n	800583c <_printf_i+0x164>
 8005904:	3501      	adds	r5, #1
 8005906:	68e3      	ldr	r3, [r4, #12]
 8005908:	9903      	ldr	r1, [sp, #12]
 800590a:	1a5b      	subs	r3, r3, r1
 800590c:	42ab      	cmp	r3, r5
 800590e:	dcf2      	bgt.n	80058f6 <_printf_i+0x21e>
 8005910:	e7eb      	b.n	80058ea <_printf_i+0x212>
 8005912:	2500      	movs	r5, #0
 8005914:	f104 0619 	add.w	r6, r4, #25
 8005918:	e7f5      	b.n	8005906 <_printf_i+0x22e>
 800591a:	bf00      	nop
 800591c:	08007ef2 	.word	0x08007ef2
 8005920:	08007f03 	.word	0x08007f03

08005924 <siprintf>:
 8005924:	b40e      	push	{r1, r2, r3}
 8005926:	b500      	push	{lr}
 8005928:	b09c      	sub	sp, #112	; 0x70
 800592a:	ab1d      	add	r3, sp, #116	; 0x74
 800592c:	9002      	str	r0, [sp, #8]
 800592e:	9006      	str	r0, [sp, #24]
 8005930:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005934:	4809      	ldr	r0, [pc, #36]	; (800595c <siprintf+0x38>)
 8005936:	9107      	str	r1, [sp, #28]
 8005938:	9104      	str	r1, [sp, #16]
 800593a:	4909      	ldr	r1, [pc, #36]	; (8005960 <siprintf+0x3c>)
 800593c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005940:	9105      	str	r1, [sp, #20]
 8005942:	6800      	ldr	r0, [r0, #0]
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	a902      	add	r1, sp, #8
 8005948:	f001 fb78 	bl	800703c <_svfiprintf_r>
 800594c:	9b02      	ldr	r3, [sp, #8]
 800594e:	2200      	movs	r2, #0
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	b01c      	add	sp, #112	; 0x70
 8005954:	f85d eb04 	ldr.w	lr, [sp], #4
 8005958:	b003      	add	sp, #12
 800595a:	4770      	bx	lr
 800595c:	2000000c 	.word	0x2000000c
 8005960:	ffff0208 	.word	0xffff0208

08005964 <quorem>:
 8005964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005968:	6903      	ldr	r3, [r0, #16]
 800596a:	690c      	ldr	r4, [r1, #16]
 800596c:	42a3      	cmp	r3, r4
 800596e:	4607      	mov	r7, r0
 8005970:	f2c0 8081 	blt.w	8005a76 <quorem+0x112>
 8005974:	3c01      	subs	r4, #1
 8005976:	f101 0814 	add.w	r8, r1, #20
 800597a:	f100 0514 	add.w	r5, r0, #20
 800597e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005982:	9301      	str	r3, [sp, #4]
 8005984:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800598c:	3301      	adds	r3, #1
 800598e:	429a      	cmp	r2, r3
 8005990:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005994:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005998:	fbb2 f6f3 	udiv	r6, r2, r3
 800599c:	d331      	bcc.n	8005a02 <quorem+0x9e>
 800599e:	f04f 0e00 	mov.w	lr, #0
 80059a2:	4640      	mov	r0, r8
 80059a4:	46ac      	mov	ip, r5
 80059a6:	46f2      	mov	sl, lr
 80059a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80059ac:	b293      	uxth	r3, r2
 80059ae:	fb06 e303 	mla	r3, r6, r3, lr
 80059b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	ebaa 0303 	sub.w	r3, sl, r3
 80059bc:	f8dc a000 	ldr.w	sl, [ip]
 80059c0:	0c12      	lsrs	r2, r2, #16
 80059c2:	fa13 f38a 	uxtah	r3, r3, sl
 80059c6:	fb06 e202 	mla	r2, r6, r2, lr
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	9b00      	ldr	r3, [sp, #0]
 80059ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059d2:	b292      	uxth	r2, r2
 80059d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059dc:	f8bd 3000 	ldrh.w	r3, [sp]
 80059e0:	4581      	cmp	r9, r0
 80059e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059e6:	f84c 3b04 	str.w	r3, [ip], #4
 80059ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059ee:	d2db      	bcs.n	80059a8 <quorem+0x44>
 80059f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80059f4:	b92b      	cbnz	r3, 8005a02 <quorem+0x9e>
 80059f6:	9b01      	ldr	r3, [sp, #4]
 80059f8:	3b04      	subs	r3, #4
 80059fa:	429d      	cmp	r5, r3
 80059fc:	461a      	mov	r2, r3
 80059fe:	d32e      	bcc.n	8005a5e <quorem+0xfa>
 8005a00:	613c      	str	r4, [r7, #16]
 8005a02:	4638      	mov	r0, r7
 8005a04:	f001 f8c6 	bl	8006b94 <__mcmp>
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	db24      	blt.n	8005a56 <quorem+0xf2>
 8005a0c:	3601      	adds	r6, #1
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f04f 0c00 	mov.w	ip, #0
 8005a14:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a18:	f8d0 e000 	ldr.w	lr, [r0]
 8005a1c:	b293      	uxth	r3, r2
 8005a1e:	ebac 0303 	sub.w	r3, ip, r3
 8005a22:	0c12      	lsrs	r2, r2, #16
 8005a24:	fa13 f38e 	uxtah	r3, r3, lr
 8005a28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a36:	45c1      	cmp	r9, r8
 8005a38:	f840 3b04 	str.w	r3, [r0], #4
 8005a3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a40:	d2e8      	bcs.n	8005a14 <quorem+0xb0>
 8005a42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a4a:	b922      	cbnz	r2, 8005a56 <quorem+0xf2>
 8005a4c:	3b04      	subs	r3, #4
 8005a4e:	429d      	cmp	r5, r3
 8005a50:	461a      	mov	r2, r3
 8005a52:	d30a      	bcc.n	8005a6a <quorem+0x106>
 8005a54:	613c      	str	r4, [r7, #16]
 8005a56:	4630      	mov	r0, r6
 8005a58:	b003      	add	sp, #12
 8005a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a5e:	6812      	ldr	r2, [r2, #0]
 8005a60:	3b04      	subs	r3, #4
 8005a62:	2a00      	cmp	r2, #0
 8005a64:	d1cc      	bne.n	8005a00 <quorem+0x9c>
 8005a66:	3c01      	subs	r4, #1
 8005a68:	e7c7      	b.n	80059fa <quorem+0x96>
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	3b04      	subs	r3, #4
 8005a6e:	2a00      	cmp	r2, #0
 8005a70:	d1f0      	bne.n	8005a54 <quorem+0xf0>
 8005a72:	3c01      	subs	r4, #1
 8005a74:	e7eb      	b.n	8005a4e <quorem+0xea>
 8005a76:	2000      	movs	r0, #0
 8005a78:	e7ee      	b.n	8005a58 <quorem+0xf4>
 8005a7a:	0000      	movs	r0, r0
 8005a7c:	0000      	movs	r0, r0
	...

08005a80 <_dtoa_r>:
 8005a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a84:	ed2d 8b04 	vpush	{d8-d9}
 8005a88:	ec57 6b10 	vmov	r6, r7, d0
 8005a8c:	b093      	sub	sp, #76	; 0x4c
 8005a8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a94:	9106      	str	r1, [sp, #24]
 8005a96:	ee10 aa10 	vmov	sl, s0
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	9209      	str	r2, [sp, #36]	; 0x24
 8005a9e:	930c      	str	r3, [sp, #48]	; 0x30
 8005aa0:	46bb      	mov	fp, r7
 8005aa2:	b975      	cbnz	r5, 8005ac2 <_dtoa_r+0x42>
 8005aa4:	2010      	movs	r0, #16
 8005aa6:	f000 fddd 	bl	8006664 <malloc>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	6260      	str	r0, [r4, #36]	; 0x24
 8005aae:	b920      	cbnz	r0, 8005aba <_dtoa_r+0x3a>
 8005ab0:	4ba7      	ldr	r3, [pc, #668]	; (8005d50 <_dtoa_r+0x2d0>)
 8005ab2:	21ea      	movs	r1, #234	; 0xea
 8005ab4:	48a7      	ldr	r0, [pc, #668]	; (8005d54 <_dtoa_r+0x2d4>)
 8005ab6:	f001 fbd1 	bl	800725c <__assert_func>
 8005aba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005abe:	6005      	str	r5, [r0, #0]
 8005ac0:	60c5      	str	r5, [r0, #12]
 8005ac2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	b151      	cbz	r1, 8005ade <_dtoa_r+0x5e>
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	604a      	str	r2, [r1, #4]
 8005acc:	2301      	movs	r3, #1
 8005ace:	4093      	lsls	r3, r2
 8005ad0:	608b      	str	r3, [r1, #8]
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 fe1c 	bl	8006710 <_Bfree>
 8005ad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ada:	2200      	movs	r2, #0
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	1e3b      	subs	r3, r7, #0
 8005ae0:	bfaa      	itet	ge
 8005ae2:	2300      	movge	r3, #0
 8005ae4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005ae8:	f8c8 3000 	strge.w	r3, [r8]
 8005aec:	4b9a      	ldr	r3, [pc, #616]	; (8005d58 <_dtoa_r+0x2d8>)
 8005aee:	bfbc      	itt	lt
 8005af0:	2201      	movlt	r2, #1
 8005af2:	f8c8 2000 	strlt.w	r2, [r8]
 8005af6:	ea33 030b 	bics.w	r3, r3, fp
 8005afa:	d11b      	bne.n	8005b34 <_dtoa_r+0xb4>
 8005afc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005afe:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b02:	6013      	str	r3, [r2, #0]
 8005b04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b08:	4333      	orrs	r3, r6
 8005b0a:	f000 8592 	beq.w	8006632 <_dtoa_r+0xbb2>
 8005b0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b10:	b963      	cbnz	r3, 8005b2c <_dtoa_r+0xac>
 8005b12:	4b92      	ldr	r3, [pc, #584]	; (8005d5c <_dtoa_r+0x2dc>)
 8005b14:	e022      	b.n	8005b5c <_dtoa_r+0xdc>
 8005b16:	4b92      	ldr	r3, [pc, #584]	; (8005d60 <_dtoa_r+0x2e0>)
 8005b18:	9301      	str	r3, [sp, #4]
 8005b1a:	3308      	adds	r3, #8
 8005b1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	9801      	ldr	r0, [sp, #4]
 8005b22:	b013      	add	sp, #76	; 0x4c
 8005b24:	ecbd 8b04 	vpop	{d8-d9}
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2c:	4b8b      	ldr	r3, [pc, #556]	; (8005d5c <_dtoa_r+0x2dc>)
 8005b2e:	9301      	str	r3, [sp, #4]
 8005b30:	3303      	adds	r3, #3
 8005b32:	e7f3      	b.n	8005b1c <_dtoa_r+0x9c>
 8005b34:	2200      	movs	r2, #0
 8005b36:	2300      	movs	r3, #0
 8005b38:	4650      	mov	r0, sl
 8005b3a:	4659      	mov	r1, fp
 8005b3c:	f7fa ffc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b40:	ec4b ab19 	vmov	d9, sl, fp
 8005b44:	4680      	mov	r8, r0
 8005b46:	b158      	cbz	r0, 8005b60 <_dtoa_r+0xe0>
 8005b48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	f000 856b 	beq.w	800662c <_dtoa_r+0xbac>
 8005b56:	4883      	ldr	r0, [pc, #524]	; (8005d64 <_dtoa_r+0x2e4>)
 8005b58:	6018      	str	r0, [r3, #0]
 8005b5a:	1e43      	subs	r3, r0, #1
 8005b5c:	9301      	str	r3, [sp, #4]
 8005b5e:	e7df      	b.n	8005b20 <_dtoa_r+0xa0>
 8005b60:	ec4b ab10 	vmov	d0, sl, fp
 8005b64:	aa10      	add	r2, sp, #64	; 0x40
 8005b66:	a911      	add	r1, sp, #68	; 0x44
 8005b68:	4620      	mov	r0, r4
 8005b6a:	f001 f8b9 	bl	8006ce0 <__d2b>
 8005b6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005b72:	ee08 0a10 	vmov	s16, r0
 8005b76:	2d00      	cmp	r5, #0
 8005b78:	f000 8084 	beq.w	8005c84 <_dtoa_r+0x204>
 8005b7c:	ee19 3a90 	vmov	r3, s19
 8005b80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b88:	4656      	mov	r6, sl
 8005b8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005b96:	4b74      	ldr	r3, [pc, #464]	; (8005d68 <_dtoa_r+0x2e8>)
 8005b98:	2200      	movs	r2, #0
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	4639      	mov	r1, r7
 8005b9e:	f7fa fb73 	bl	8000288 <__aeabi_dsub>
 8005ba2:	a365      	add	r3, pc, #404	; (adr r3, 8005d38 <_dtoa_r+0x2b8>)
 8005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba8:	f7fa fd26 	bl	80005f8 <__aeabi_dmul>
 8005bac:	a364      	add	r3, pc, #400	; (adr r3, 8005d40 <_dtoa_r+0x2c0>)
 8005bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb2:	f7fa fb6b 	bl	800028c <__adddf3>
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	4628      	mov	r0, r5
 8005bba:	460f      	mov	r7, r1
 8005bbc:	f7fa fcb2 	bl	8000524 <__aeabi_i2d>
 8005bc0:	a361      	add	r3, pc, #388	; (adr r3, 8005d48 <_dtoa_r+0x2c8>)
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	f7fa fd17 	bl	80005f8 <__aeabi_dmul>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4630      	mov	r0, r6
 8005bd0:	4639      	mov	r1, r7
 8005bd2:	f7fa fb5b 	bl	800028c <__adddf3>
 8005bd6:	4606      	mov	r6, r0
 8005bd8:	460f      	mov	r7, r1
 8005bda:	f7fa ffbd 	bl	8000b58 <__aeabi_d2iz>
 8005bde:	2200      	movs	r2, #0
 8005be0:	9000      	str	r0, [sp, #0]
 8005be2:	2300      	movs	r3, #0
 8005be4:	4630      	mov	r0, r6
 8005be6:	4639      	mov	r1, r7
 8005be8:	f7fa ff78 	bl	8000adc <__aeabi_dcmplt>
 8005bec:	b150      	cbz	r0, 8005c04 <_dtoa_r+0x184>
 8005bee:	9800      	ldr	r0, [sp, #0]
 8005bf0:	f7fa fc98 	bl	8000524 <__aeabi_i2d>
 8005bf4:	4632      	mov	r2, r6
 8005bf6:	463b      	mov	r3, r7
 8005bf8:	f7fa ff66 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bfc:	b910      	cbnz	r0, 8005c04 <_dtoa_r+0x184>
 8005bfe:	9b00      	ldr	r3, [sp, #0]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	9b00      	ldr	r3, [sp, #0]
 8005c06:	2b16      	cmp	r3, #22
 8005c08:	d85a      	bhi.n	8005cc0 <_dtoa_r+0x240>
 8005c0a:	9a00      	ldr	r2, [sp, #0]
 8005c0c:	4b57      	ldr	r3, [pc, #348]	; (8005d6c <_dtoa_r+0x2ec>)
 8005c0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c16:	ec51 0b19 	vmov	r0, r1, d9
 8005c1a:	f7fa ff5f 	bl	8000adc <__aeabi_dcmplt>
 8005c1e:	2800      	cmp	r0, #0
 8005c20:	d050      	beq.n	8005cc4 <_dtoa_r+0x244>
 8005c22:	9b00      	ldr	r3, [sp, #0]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	2300      	movs	r3, #0
 8005c2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c2e:	1b5d      	subs	r5, r3, r5
 8005c30:	1e6b      	subs	r3, r5, #1
 8005c32:	9305      	str	r3, [sp, #20]
 8005c34:	bf45      	ittet	mi
 8005c36:	f1c5 0301 	rsbmi	r3, r5, #1
 8005c3a:	9304      	strmi	r3, [sp, #16]
 8005c3c:	2300      	movpl	r3, #0
 8005c3e:	2300      	movmi	r3, #0
 8005c40:	bf4c      	ite	mi
 8005c42:	9305      	strmi	r3, [sp, #20]
 8005c44:	9304      	strpl	r3, [sp, #16]
 8005c46:	9b00      	ldr	r3, [sp, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	db3d      	blt.n	8005cc8 <_dtoa_r+0x248>
 8005c4c:	9b05      	ldr	r3, [sp, #20]
 8005c4e:	9a00      	ldr	r2, [sp, #0]
 8005c50:	920a      	str	r2, [sp, #40]	; 0x28
 8005c52:	4413      	add	r3, r2
 8005c54:	9305      	str	r3, [sp, #20]
 8005c56:	2300      	movs	r3, #0
 8005c58:	9307      	str	r3, [sp, #28]
 8005c5a:	9b06      	ldr	r3, [sp, #24]
 8005c5c:	2b09      	cmp	r3, #9
 8005c5e:	f200 8089 	bhi.w	8005d74 <_dtoa_r+0x2f4>
 8005c62:	2b05      	cmp	r3, #5
 8005c64:	bfc4      	itt	gt
 8005c66:	3b04      	subgt	r3, #4
 8005c68:	9306      	strgt	r3, [sp, #24]
 8005c6a:	9b06      	ldr	r3, [sp, #24]
 8005c6c:	f1a3 0302 	sub.w	r3, r3, #2
 8005c70:	bfcc      	ite	gt
 8005c72:	2500      	movgt	r5, #0
 8005c74:	2501      	movle	r5, #1
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	f200 8087 	bhi.w	8005d8a <_dtoa_r+0x30a>
 8005c7c:	e8df f003 	tbb	[pc, r3]
 8005c80:	59383a2d 	.word	0x59383a2d
 8005c84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c88:	441d      	add	r5, r3
 8005c8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c8e:	2b20      	cmp	r3, #32
 8005c90:	bfc1      	itttt	gt
 8005c92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005c9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005c9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005ca2:	bfda      	itte	le
 8005ca4:	f1c3 0320 	rsble	r3, r3, #32
 8005ca8:	fa06 f003 	lslle.w	r0, r6, r3
 8005cac:	4318      	orrgt	r0, r3
 8005cae:	f7fa fc29 	bl	8000504 <__aeabi_ui2d>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4606      	mov	r6, r0
 8005cb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005cba:	3d01      	subs	r5, #1
 8005cbc:	930e      	str	r3, [sp, #56]	; 0x38
 8005cbe:	e76a      	b.n	8005b96 <_dtoa_r+0x116>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e7b2      	b.n	8005c2a <_dtoa_r+0x1aa>
 8005cc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cc6:	e7b1      	b.n	8005c2c <_dtoa_r+0x1ac>
 8005cc8:	9b04      	ldr	r3, [sp, #16]
 8005cca:	9a00      	ldr	r2, [sp, #0]
 8005ccc:	1a9b      	subs	r3, r3, r2
 8005cce:	9304      	str	r3, [sp, #16]
 8005cd0:	4253      	negs	r3, r2
 8005cd2:	9307      	str	r3, [sp, #28]
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	930a      	str	r3, [sp, #40]	; 0x28
 8005cd8:	e7bf      	b.n	8005c5a <_dtoa_r+0x1da>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	9308      	str	r3, [sp, #32]
 8005cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	dc55      	bgt.n	8005d90 <_dtoa_r+0x310>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005cea:	461a      	mov	r2, r3
 8005cec:	9209      	str	r2, [sp, #36]	; 0x24
 8005cee:	e00c      	b.n	8005d0a <_dtoa_r+0x28a>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e7f3      	b.n	8005cdc <_dtoa_r+0x25c>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cf8:	9308      	str	r3, [sp, #32]
 8005cfa:	9b00      	ldr	r3, [sp, #0]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	9302      	str	r3, [sp, #8]
 8005d00:	3301      	adds	r3, #1
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	9303      	str	r3, [sp, #12]
 8005d06:	bfb8      	it	lt
 8005d08:	2301      	movlt	r3, #1
 8005d0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	6042      	str	r2, [r0, #4]
 8005d10:	2204      	movs	r2, #4
 8005d12:	f102 0614 	add.w	r6, r2, #20
 8005d16:	429e      	cmp	r6, r3
 8005d18:	6841      	ldr	r1, [r0, #4]
 8005d1a:	d93d      	bls.n	8005d98 <_dtoa_r+0x318>
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 fcb7 	bl	8006690 <_Balloc>
 8005d22:	9001      	str	r0, [sp, #4]
 8005d24:	2800      	cmp	r0, #0
 8005d26:	d13b      	bne.n	8005da0 <_dtoa_r+0x320>
 8005d28:	4b11      	ldr	r3, [pc, #68]	; (8005d70 <_dtoa_r+0x2f0>)
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d30:	e6c0      	b.n	8005ab4 <_dtoa_r+0x34>
 8005d32:	2301      	movs	r3, #1
 8005d34:	e7df      	b.n	8005cf6 <_dtoa_r+0x276>
 8005d36:	bf00      	nop
 8005d38:	636f4361 	.word	0x636f4361
 8005d3c:	3fd287a7 	.word	0x3fd287a7
 8005d40:	8b60c8b3 	.word	0x8b60c8b3
 8005d44:	3fc68a28 	.word	0x3fc68a28
 8005d48:	509f79fb 	.word	0x509f79fb
 8005d4c:	3fd34413 	.word	0x3fd34413
 8005d50:	08007f21 	.word	0x08007f21
 8005d54:	08007f38 	.word	0x08007f38
 8005d58:	7ff00000 	.word	0x7ff00000
 8005d5c:	08007f1d 	.word	0x08007f1d
 8005d60:	08007f14 	.word	0x08007f14
 8005d64:	08007ef1 	.word	0x08007ef1
 8005d68:	3ff80000 	.word	0x3ff80000
 8005d6c:	08008028 	.word	0x08008028
 8005d70:	08007f93 	.word	0x08007f93
 8005d74:	2501      	movs	r5, #1
 8005d76:	2300      	movs	r3, #0
 8005d78:	9306      	str	r3, [sp, #24]
 8005d7a:	9508      	str	r5, [sp, #32]
 8005d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005d80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d84:	2200      	movs	r2, #0
 8005d86:	2312      	movs	r3, #18
 8005d88:	e7b0      	b.n	8005cec <_dtoa_r+0x26c>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	9308      	str	r3, [sp, #32]
 8005d8e:	e7f5      	b.n	8005d7c <_dtoa_r+0x2fc>
 8005d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d96:	e7b8      	b.n	8005d0a <_dtoa_r+0x28a>
 8005d98:	3101      	adds	r1, #1
 8005d9a:	6041      	str	r1, [r0, #4]
 8005d9c:	0052      	lsls	r2, r2, #1
 8005d9e:	e7b8      	b.n	8005d12 <_dtoa_r+0x292>
 8005da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005da2:	9a01      	ldr	r2, [sp, #4]
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	9b03      	ldr	r3, [sp, #12]
 8005da8:	2b0e      	cmp	r3, #14
 8005daa:	f200 809d 	bhi.w	8005ee8 <_dtoa_r+0x468>
 8005dae:	2d00      	cmp	r5, #0
 8005db0:	f000 809a 	beq.w	8005ee8 <_dtoa_r+0x468>
 8005db4:	9b00      	ldr	r3, [sp, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	dd32      	ble.n	8005e20 <_dtoa_r+0x3a0>
 8005dba:	4ab7      	ldr	r2, [pc, #732]	; (8006098 <_dtoa_r+0x618>)
 8005dbc:	f003 030f 	and.w	r3, r3, #15
 8005dc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005dc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dc8:	9b00      	ldr	r3, [sp, #0]
 8005dca:	05d8      	lsls	r0, r3, #23
 8005dcc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005dd0:	d516      	bpl.n	8005e00 <_dtoa_r+0x380>
 8005dd2:	4bb2      	ldr	r3, [pc, #712]	; (800609c <_dtoa_r+0x61c>)
 8005dd4:	ec51 0b19 	vmov	r0, r1, d9
 8005dd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ddc:	f7fa fd36 	bl	800084c <__aeabi_ddiv>
 8005de0:	f007 070f 	and.w	r7, r7, #15
 8005de4:	4682      	mov	sl, r0
 8005de6:	468b      	mov	fp, r1
 8005de8:	2503      	movs	r5, #3
 8005dea:	4eac      	ldr	r6, [pc, #688]	; (800609c <_dtoa_r+0x61c>)
 8005dec:	b957      	cbnz	r7, 8005e04 <_dtoa_r+0x384>
 8005dee:	4642      	mov	r2, r8
 8005df0:	464b      	mov	r3, r9
 8005df2:	4650      	mov	r0, sl
 8005df4:	4659      	mov	r1, fp
 8005df6:	f7fa fd29 	bl	800084c <__aeabi_ddiv>
 8005dfa:	4682      	mov	sl, r0
 8005dfc:	468b      	mov	fp, r1
 8005dfe:	e028      	b.n	8005e52 <_dtoa_r+0x3d2>
 8005e00:	2502      	movs	r5, #2
 8005e02:	e7f2      	b.n	8005dea <_dtoa_r+0x36a>
 8005e04:	07f9      	lsls	r1, r7, #31
 8005e06:	d508      	bpl.n	8005e1a <_dtoa_r+0x39a>
 8005e08:	4640      	mov	r0, r8
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e10:	f7fa fbf2 	bl	80005f8 <__aeabi_dmul>
 8005e14:	3501      	adds	r5, #1
 8005e16:	4680      	mov	r8, r0
 8005e18:	4689      	mov	r9, r1
 8005e1a:	107f      	asrs	r7, r7, #1
 8005e1c:	3608      	adds	r6, #8
 8005e1e:	e7e5      	b.n	8005dec <_dtoa_r+0x36c>
 8005e20:	f000 809b 	beq.w	8005f5a <_dtoa_r+0x4da>
 8005e24:	9b00      	ldr	r3, [sp, #0]
 8005e26:	4f9d      	ldr	r7, [pc, #628]	; (800609c <_dtoa_r+0x61c>)
 8005e28:	425e      	negs	r6, r3
 8005e2a:	4b9b      	ldr	r3, [pc, #620]	; (8006098 <_dtoa_r+0x618>)
 8005e2c:	f006 020f 	and.w	r2, r6, #15
 8005e30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e38:	ec51 0b19 	vmov	r0, r1, d9
 8005e3c:	f7fa fbdc 	bl	80005f8 <__aeabi_dmul>
 8005e40:	1136      	asrs	r6, r6, #4
 8005e42:	4682      	mov	sl, r0
 8005e44:	468b      	mov	fp, r1
 8005e46:	2300      	movs	r3, #0
 8005e48:	2502      	movs	r5, #2
 8005e4a:	2e00      	cmp	r6, #0
 8005e4c:	d17a      	bne.n	8005f44 <_dtoa_r+0x4c4>
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1d3      	bne.n	8005dfa <_dtoa_r+0x37a>
 8005e52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f000 8082 	beq.w	8005f5e <_dtoa_r+0x4de>
 8005e5a:	4b91      	ldr	r3, [pc, #580]	; (80060a0 <_dtoa_r+0x620>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	4650      	mov	r0, sl
 8005e60:	4659      	mov	r1, fp
 8005e62:	f7fa fe3b 	bl	8000adc <__aeabi_dcmplt>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d079      	beq.n	8005f5e <_dtoa_r+0x4de>
 8005e6a:	9b03      	ldr	r3, [sp, #12]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d076      	beq.n	8005f5e <_dtoa_r+0x4de>
 8005e70:	9b02      	ldr	r3, [sp, #8]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	dd36      	ble.n	8005ee4 <_dtoa_r+0x464>
 8005e76:	9b00      	ldr	r3, [sp, #0]
 8005e78:	4650      	mov	r0, sl
 8005e7a:	4659      	mov	r1, fp
 8005e7c:	1e5f      	subs	r7, r3, #1
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4b88      	ldr	r3, [pc, #544]	; (80060a4 <_dtoa_r+0x624>)
 8005e82:	f7fa fbb9 	bl	80005f8 <__aeabi_dmul>
 8005e86:	9e02      	ldr	r6, [sp, #8]
 8005e88:	4682      	mov	sl, r0
 8005e8a:	468b      	mov	fp, r1
 8005e8c:	3501      	adds	r5, #1
 8005e8e:	4628      	mov	r0, r5
 8005e90:	f7fa fb48 	bl	8000524 <__aeabi_i2d>
 8005e94:	4652      	mov	r2, sl
 8005e96:	465b      	mov	r3, fp
 8005e98:	f7fa fbae 	bl	80005f8 <__aeabi_dmul>
 8005e9c:	4b82      	ldr	r3, [pc, #520]	; (80060a8 <_dtoa_r+0x628>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f7fa f9f4 	bl	800028c <__adddf3>
 8005ea4:	46d0      	mov	r8, sl
 8005ea6:	46d9      	mov	r9, fp
 8005ea8:	4682      	mov	sl, r0
 8005eaa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005eae:	2e00      	cmp	r6, #0
 8005eb0:	d158      	bne.n	8005f64 <_dtoa_r+0x4e4>
 8005eb2:	4b7e      	ldr	r3, [pc, #504]	; (80060ac <_dtoa_r+0x62c>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	4649      	mov	r1, r9
 8005eba:	f7fa f9e5 	bl	8000288 <__aeabi_dsub>
 8005ebe:	4652      	mov	r2, sl
 8005ec0:	465b      	mov	r3, fp
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	4689      	mov	r9, r1
 8005ec6:	f7fa fe27 	bl	8000b18 <__aeabi_dcmpgt>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	f040 8295 	bne.w	80063fa <_dtoa_r+0x97a>
 8005ed0:	4652      	mov	r2, sl
 8005ed2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005ed6:	4640      	mov	r0, r8
 8005ed8:	4649      	mov	r1, r9
 8005eda:	f7fa fdff 	bl	8000adc <__aeabi_dcmplt>
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	f040 8289 	bne.w	80063f6 <_dtoa_r+0x976>
 8005ee4:	ec5b ab19 	vmov	sl, fp, d9
 8005ee8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f2c0 8148 	blt.w	8006180 <_dtoa_r+0x700>
 8005ef0:	9a00      	ldr	r2, [sp, #0]
 8005ef2:	2a0e      	cmp	r2, #14
 8005ef4:	f300 8144 	bgt.w	8006180 <_dtoa_r+0x700>
 8005ef8:	4b67      	ldr	r3, [pc, #412]	; (8006098 <_dtoa_r+0x618>)
 8005efa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005efe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f280 80d5 	bge.w	80060b4 <_dtoa_r+0x634>
 8005f0a:	9b03      	ldr	r3, [sp, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f300 80d1 	bgt.w	80060b4 <_dtoa_r+0x634>
 8005f12:	f040 826f 	bne.w	80063f4 <_dtoa_r+0x974>
 8005f16:	4b65      	ldr	r3, [pc, #404]	; (80060ac <_dtoa_r+0x62c>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	4640      	mov	r0, r8
 8005f1c:	4649      	mov	r1, r9
 8005f1e:	f7fa fb6b 	bl	80005f8 <__aeabi_dmul>
 8005f22:	4652      	mov	r2, sl
 8005f24:	465b      	mov	r3, fp
 8005f26:	f7fa fded 	bl	8000b04 <__aeabi_dcmpge>
 8005f2a:	9e03      	ldr	r6, [sp, #12]
 8005f2c:	4637      	mov	r7, r6
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f040 8245 	bne.w	80063be <_dtoa_r+0x93e>
 8005f34:	9d01      	ldr	r5, [sp, #4]
 8005f36:	2331      	movs	r3, #49	; 0x31
 8005f38:	f805 3b01 	strb.w	r3, [r5], #1
 8005f3c:	9b00      	ldr	r3, [sp, #0]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	e240      	b.n	80063c6 <_dtoa_r+0x946>
 8005f44:	07f2      	lsls	r2, r6, #31
 8005f46:	d505      	bpl.n	8005f54 <_dtoa_r+0x4d4>
 8005f48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f4c:	f7fa fb54 	bl	80005f8 <__aeabi_dmul>
 8005f50:	3501      	adds	r5, #1
 8005f52:	2301      	movs	r3, #1
 8005f54:	1076      	asrs	r6, r6, #1
 8005f56:	3708      	adds	r7, #8
 8005f58:	e777      	b.n	8005e4a <_dtoa_r+0x3ca>
 8005f5a:	2502      	movs	r5, #2
 8005f5c:	e779      	b.n	8005e52 <_dtoa_r+0x3d2>
 8005f5e:	9f00      	ldr	r7, [sp, #0]
 8005f60:	9e03      	ldr	r6, [sp, #12]
 8005f62:	e794      	b.n	8005e8e <_dtoa_r+0x40e>
 8005f64:	9901      	ldr	r1, [sp, #4]
 8005f66:	4b4c      	ldr	r3, [pc, #304]	; (8006098 <_dtoa_r+0x618>)
 8005f68:	4431      	add	r1, r6
 8005f6a:	910d      	str	r1, [sp, #52]	; 0x34
 8005f6c:	9908      	ldr	r1, [sp, #32]
 8005f6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f76:	2900      	cmp	r1, #0
 8005f78:	d043      	beq.n	8006002 <_dtoa_r+0x582>
 8005f7a:	494d      	ldr	r1, [pc, #308]	; (80060b0 <_dtoa_r+0x630>)
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	f7fa fc65 	bl	800084c <__aeabi_ddiv>
 8005f82:	4652      	mov	r2, sl
 8005f84:	465b      	mov	r3, fp
 8005f86:	f7fa f97f 	bl	8000288 <__aeabi_dsub>
 8005f8a:	9d01      	ldr	r5, [sp, #4]
 8005f8c:	4682      	mov	sl, r0
 8005f8e:	468b      	mov	fp, r1
 8005f90:	4649      	mov	r1, r9
 8005f92:	4640      	mov	r0, r8
 8005f94:	f7fa fde0 	bl	8000b58 <__aeabi_d2iz>
 8005f98:	4606      	mov	r6, r0
 8005f9a:	f7fa fac3 	bl	8000524 <__aeabi_i2d>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	f7fa f96f 	bl	8000288 <__aeabi_dsub>
 8005faa:	3630      	adds	r6, #48	; 0x30
 8005fac:	f805 6b01 	strb.w	r6, [r5], #1
 8005fb0:	4652      	mov	r2, sl
 8005fb2:	465b      	mov	r3, fp
 8005fb4:	4680      	mov	r8, r0
 8005fb6:	4689      	mov	r9, r1
 8005fb8:	f7fa fd90 	bl	8000adc <__aeabi_dcmplt>
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	d163      	bne.n	8006088 <_dtoa_r+0x608>
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	4936      	ldr	r1, [pc, #216]	; (80060a0 <_dtoa_r+0x620>)
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	f7fa f95e 	bl	8000288 <__aeabi_dsub>
 8005fcc:	4652      	mov	r2, sl
 8005fce:	465b      	mov	r3, fp
 8005fd0:	f7fa fd84 	bl	8000adc <__aeabi_dcmplt>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	f040 80b5 	bne.w	8006144 <_dtoa_r+0x6c4>
 8005fda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fdc:	429d      	cmp	r5, r3
 8005fde:	d081      	beq.n	8005ee4 <_dtoa_r+0x464>
 8005fe0:	4b30      	ldr	r3, [pc, #192]	; (80060a4 <_dtoa_r+0x624>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	4650      	mov	r0, sl
 8005fe6:	4659      	mov	r1, fp
 8005fe8:	f7fa fb06 	bl	80005f8 <__aeabi_dmul>
 8005fec:	4b2d      	ldr	r3, [pc, #180]	; (80060a4 <_dtoa_r+0x624>)
 8005fee:	4682      	mov	sl, r0
 8005ff0:	468b      	mov	fp, r1
 8005ff2:	4640      	mov	r0, r8
 8005ff4:	4649      	mov	r1, r9
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f7fa fafe 	bl	80005f8 <__aeabi_dmul>
 8005ffc:	4680      	mov	r8, r0
 8005ffe:	4689      	mov	r9, r1
 8006000:	e7c6      	b.n	8005f90 <_dtoa_r+0x510>
 8006002:	4650      	mov	r0, sl
 8006004:	4659      	mov	r1, fp
 8006006:	f7fa faf7 	bl	80005f8 <__aeabi_dmul>
 800600a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800600c:	9d01      	ldr	r5, [sp, #4]
 800600e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006010:	4682      	mov	sl, r0
 8006012:	468b      	mov	fp, r1
 8006014:	4649      	mov	r1, r9
 8006016:	4640      	mov	r0, r8
 8006018:	f7fa fd9e 	bl	8000b58 <__aeabi_d2iz>
 800601c:	4606      	mov	r6, r0
 800601e:	f7fa fa81 	bl	8000524 <__aeabi_i2d>
 8006022:	3630      	adds	r6, #48	; 0x30
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4640      	mov	r0, r8
 800602a:	4649      	mov	r1, r9
 800602c:	f7fa f92c 	bl	8000288 <__aeabi_dsub>
 8006030:	f805 6b01 	strb.w	r6, [r5], #1
 8006034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006036:	429d      	cmp	r5, r3
 8006038:	4680      	mov	r8, r0
 800603a:	4689      	mov	r9, r1
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	d124      	bne.n	800608c <_dtoa_r+0x60c>
 8006042:	4b1b      	ldr	r3, [pc, #108]	; (80060b0 <_dtoa_r+0x630>)
 8006044:	4650      	mov	r0, sl
 8006046:	4659      	mov	r1, fp
 8006048:	f7fa f920 	bl	800028c <__adddf3>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4640      	mov	r0, r8
 8006052:	4649      	mov	r1, r9
 8006054:	f7fa fd60 	bl	8000b18 <__aeabi_dcmpgt>
 8006058:	2800      	cmp	r0, #0
 800605a:	d173      	bne.n	8006144 <_dtoa_r+0x6c4>
 800605c:	4652      	mov	r2, sl
 800605e:	465b      	mov	r3, fp
 8006060:	4913      	ldr	r1, [pc, #76]	; (80060b0 <_dtoa_r+0x630>)
 8006062:	2000      	movs	r0, #0
 8006064:	f7fa f910 	bl	8000288 <__aeabi_dsub>
 8006068:	4602      	mov	r2, r0
 800606a:	460b      	mov	r3, r1
 800606c:	4640      	mov	r0, r8
 800606e:	4649      	mov	r1, r9
 8006070:	f7fa fd34 	bl	8000adc <__aeabi_dcmplt>
 8006074:	2800      	cmp	r0, #0
 8006076:	f43f af35 	beq.w	8005ee4 <_dtoa_r+0x464>
 800607a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800607c:	1e6b      	subs	r3, r5, #1
 800607e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006080:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006084:	2b30      	cmp	r3, #48	; 0x30
 8006086:	d0f8      	beq.n	800607a <_dtoa_r+0x5fa>
 8006088:	9700      	str	r7, [sp, #0]
 800608a:	e049      	b.n	8006120 <_dtoa_r+0x6a0>
 800608c:	4b05      	ldr	r3, [pc, #20]	; (80060a4 <_dtoa_r+0x624>)
 800608e:	f7fa fab3 	bl	80005f8 <__aeabi_dmul>
 8006092:	4680      	mov	r8, r0
 8006094:	4689      	mov	r9, r1
 8006096:	e7bd      	b.n	8006014 <_dtoa_r+0x594>
 8006098:	08008028 	.word	0x08008028
 800609c:	08008000 	.word	0x08008000
 80060a0:	3ff00000 	.word	0x3ff00000
 80060a4:	40240000 	.word	0x40240000
 80060a8:	401c0000 	.word	0x401c0000
 80060ac:	40140000 	.word	0x40140000
 80060b0:	3fe00000 	.word	0x3fe00000
 80060b4:	9d01      	ldr	r5, [sp, #4]
 80060b6:	4656      	mov	r6, sl
 80060b8:	465f      	mov	r7, fp
 80060ba:	4642      	mov	r2, r8
 80060bc:	464b      	mov	r3, r9
 80060be:	4630      	mov	r0, r6
 80060c0:	4639      	mov	r1, r7
 80060c2:	f7fa fbc3 	bl	800084c <__aeabi_ddiv>
 80060c6:	f7fa fd47 	bl	8000b58 <__aeabi_d2iz>
 80060ca:	4682      	mov	sl, r0
 80060cc:	f7fa fa2a 	bl	8000524 <__aeabi_i2d>
 80060d0:	4642      	mov	r2, r8
 80060d2:	464b      	mov	r3, r9
 80060d4:	f7fa fa90 	bl	80005f8 <__aeabi_dmul>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	4630      	mov	r0, r6
 80060de:	4639      	mov	r1, r7
 80060e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80060e4:	f7fa f8d0 	bl	8000288 <__aeabi_dsub>
 80060e8:	f805 6b01 	strb.w	r6, [r5], #1
 80060ec:	9e01      	ldr	r6, [sp, #4]
 80060ee:	9f03      	ldr	r7, [sp, #12]
 80060f0:	1bae      	subs	r6, r5, r6
 80060f2:	42b7      	cmp	r7, r6
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	d135      	bne.n	8006166 <_dtoa_r+0x6e6>
 80060fa:	f7fa f8c7 	bl	800028c <__adddf3>
 80060fe:	4642      	mov	r2, r8
 8006100:	464b      	mov	r3, r9
 8006102:	4606      	mov	r6, r0
 8006104:	460f      	mov	r7, r1
 8006106:	f7fa fd07 	bl	8000b18 <__aeabi_dcmpgt>
 800610a:	b9d0      	cbnz	r0, 8006142 <_dtoa_r+0x6c2>
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	4630      	mov	r0, r6
 8006112:	4639      	mov	r1, r7
 8006114:	f7fa fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006118:	b110      	cbz	r0, 8006120 <_dtoa_r+0x6a0>
 800611a:	f01a 0f01 	tst.w	sl, #1
 800611e:	d110      	bne.n	8006142 <_dtoa_r+0x6c2>
 8006120:	4620      	mov	r0, r4
 8006122:	ee18 1a10 	vmov	r1, s16
 8006126:	f000 faf3 	bl	8006710 <_Bfree>
 800612a:	2300      	movs	r3, #0
 800612c:	9800      	ldr	r0, [sp, #0]
 800612e:	702b      	strb	r3, [r5, #0]
 8006130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006132:	3001      	adds	r0, #1
 8006134:	6018      	str	r0, [r3, #0]
 8006136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006138:	2b00      	cmp	r3, #0
 800613a:	f43f acf1 	beq.w	8005b20 <_dtoa_r+0xa0>
 800613e:	601d      	str	r5, [r3, #0]
 8006140:	e4ee      	b.n	8005b20 <_dtoa_r+0xa0>
 8006142:	9f00      	ldr	r7, [sp, #0]
 8006144:	462b      	mov	r3, r5
 8006146:	461d      	mov	r5, r3
 8006148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800614c:	2a39      	cmp	r2, #57	; 0x39
 800614e:	d106      	bne.n	800615e <_dtoa_r+0x6de>
 8006150:	9a01      	ldr	r2, [sp, #4]
 8006152:	429a      	cmp	r2, r3
 8006154:	d1f7      	bne.n	8006146 <_dtoa_r+0x6c6>
 8006156:	9901      	ldr	r1, [sp, #4]
 8006158:	2230      	movs	r2, #48	; 0x30
 800615a:	3701      	adds	r7, #1
 800615c:	700a      	strb	r2, [r1, #0]
 800615e:	781a      	ldrb	r2, [r3, #0]
 8006160:	3201      	adds	r2, #1
 8006162:	701a      	strb	r2, [r3, #0]
 8006164:	e790      	b.n	8006088 <_dtoa_r+0x608>
 8006166:	4ba6      	ldr	r3, [pc, #664]	; (8006400 <_dtoa_r+0x980>)
 8006168:	2200      	movs	r2, #0
 800616a:	f7fa fa45 	bl	80005f8 <__aeabi_dmul>
 800616e:	2200      	movs	r2, #0
 8006170:	2300      	movs	r3, #0
 8006172:	4606      	mov	r6, r0
 8006174:	460f      	mov	r7, r1
 8006176:	f7fa fca7 	bl	8000ac8 <__aeabi_dcmpeq>
 800617a:	2800      	cmp	r0, #0
 800617c:	d09d      	beq.n	80060ba <_dtoa_r+0x63a>
 800617e:	e7cf      	b.n	8006120 <_dtoa_r+0x6a0>
 8006180:	9a08      	ldr	r2, [sp, #32]
 8006182:	2a00      	cmp	r2, #0
 8006184:	f000 80d7 	beq.w	8006336 <_dtoa_r+0x8b6>
 8006188:	9a06      	ldr	r2, [sp, #24]
 800618a:	2a01      	cmp	r2, #1
 800618c:	f300 80ba 	bgt.w	8006304 <_dtoa_r+0x884>
 8006190:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006192:	2a00      	cmp	r2, #0
 8006194:	f000 80b2 	beq.w	80062fc <_dtoa_r+0x87c>
 8006198:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800619c:	9e07      	ldr	r6, [sp, #28]
 800619e:	9d04      	ldr	r5, [sp, #16]
 80061a0:	9a04      	ldr	r2, [sp, #16]
 80061a2:	441a      	add	r2, r3
 80061a4:	9204      	str	r2, [sp, #16]
 80061a6:	9a05      	ldr	r2, [sp, #20]
 80061a8:	2101      	movs	r1, #1
 80061aa:	441a      	add	r2, r3
 80061ac:	4620      	mov	r0, r4
 80061ae:	9205      	str	r2, [sp, #20]
 80061b0:	f000 fb66 	bl	8006880 <__i2b>
 80061b4:	4607      	mov	r7, r0
 80061b6:	2d00      	cmp	r5, #0
 80061b8:	dd0c      	ble.n	80061d4 <_dtoa_r+0x754>
 80061ba:	9b05      	ldr	r3, [sp, #20]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	dd09      	ble.n	80061d4 <_dtoa_r+0x754>
 80061c0:	42ab      	cmp	r3, r5
 80061c2:	9a04      	ldr	r2, [sp, #16]
 80061c4:	bfa8      	it	ge
 80061c6:	462b      	movge	r3, r5
 80061c8:	1ad2      	subs	r2, r2, r3
 80061ca:	9204      	str	r2, [sp, #16]
 80061cc:	9a05      	ldr	r2, [sp, #20]
 80061ce:	1aed      	subs	r5, r5, r3
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	9305      	str	r3, [sp, #20]
 80061d4:	9b07      	ldr	r3, [sp, #28]
 80061d6:	b31b      	cbz	r3, 8006220 <_dtoa_r+0x7a0>
 80061d8:	9b08      	ldr	r3, [sp, #32]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 80af 	beq.w	800633e <_dtoa_r+0x8be>
 80061e0:	2e00      	cmp	r6, #0
 80061e2:	dd13      	ble.n	800620c <_dtoa_r+0x78c>
 80061e4:	4639      	mov	r1, r7
 80061e6:	4632      	mov	r2, r6
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 fc09 	bl	8006a00 <__pow5mult>
 80061ee:	ee18 2a10 	vmov	r2, s16
 80061f2:	4601      	mov	r1, r0
 80061f4:	4607      	mov	r7, r0
 80061f6:	4620      	mov	r0, r4
 80061f8:	f000 fb58 	bl	80068ac <__multiply>
 80061fc:	ee18 1a10 	vmov	r1, s16
 8006200:	4680      	mov	r8, r0
 8006202:	4620      	mov	r0, r4
 8006204:	f000 fa84 	bl	8006710 <_Bfree>
 8006208:	ee08 8a10 	vmov	s16, r8
 800620c:	9b07      	ldr	r3, [sp, #28]
 800620e:	1b9a      	subs	r2, r3, r6
 8006210:	d006      	beq.n	8006220 <_dtoa_r+0x7a0>
 8006212:	ee18 1a10 	vmov	r1, s16
 8006216:	4620      	mov	r0, r4
 8006218:	f000 fbf2 	bl	8006a00 <__pow5mult>
 800621c:	ee08 0a10 	vmov	s16, r0
 8006220:	2101      	movs	r1, #1
 8006222:	4620      	mov	r0, r4
 8006224:	f000 fb2c 	bl	8006880 <__i2b>
 8006228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800622a:	2b00      	cmp	r3, #0
 800622c:	4606      	mov	r6, r0
 800622e:	f340 8088 	ble.w	8006342 <_dtoa_r+0x8c2>
 8006232:	461a      	mov	r2, r3
 8006234:	4601      	mov	r1, r0
 8006236:	4620      	mov	r0, r4
 8006238:	f000 fbe2 	bl	8006a00 <__pow5mult>
 800623c:	9b06      	ldr	r3, [sp, #24]
 800623e:	2b01      	cmp	r3, #1
 8006240:	4606      	mov	r6, r0
 8006242:	f340 8081 	ble.w	8006348 <_dtoa_r+0x8c8>
 8006246:	f04f 0800 	mov.w	r8, #0
 800624a:	6933      	ldr	r3, [r6, #16]
 800624c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006250:	6918      	ldr	r0, [r3, #16]
 8006252:	f000 fac5 	bl	80067e0 <__hi0bits>
 8006256:	f1c0 0020 	rsb	r0, r0, #32
 800625a:	9b05      	ldr	r3, [sp, #20]
 800625c:	4418      	add	r0, r3
 800625e:	f010 001f 	ands.w	r0, r0, #31
 8006262:	f000 8092 	beq.w	800638a <_dtoa_r+0x90a>
 8006266:	f1c0 0320 	rsb	r3, r0, #32
 800626a:	2b04      	cmp	r3, #4
 800626c:	f340 808a 	ble.w	8006384 <_dtoa_r+0x904>
 8006270:	f1c0 001c 	rsb	r0, r0, #28
 8006274:	9b04      	ldr	r3, [sp, #16]
 8006276:	4403      	add	r3, r0
 8006278:	9304      	str	r3, [sp, #16]
 800627a:	9b05      	ldr	r3, [sp, #20]
 800627c:	4403      	add	r3, r0
 800627e:	4405      	add	r5, r0
 8006280:	9305      	str	r3, [sp, #20]
 8006282:	9b04      	ldr	r3, [sp, #16]
 8006284:	2b00      	cmp	r3, #0
 8006286:	dd07      	ble.n	8006298 <_dtoa_r+0x818>
 8006288:	ee18 1a10 	vmov	r1, s16
 800628c:	461a      	mov	r2, r3
 800628e:	4620      	mov	r0, r4
 8006290:	f000 fc10 	bl	8006ab4 <__lshift>
 8006294:	ee08 0a10 	vmov	s16, r0
 8006298:	9b05      	ldr	r3, [sp, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	dd05      	ble.n	80062aa <_dtoa_r+0x82a>
 800629e:	4631      	mov	r1, r6
 80062a0:	461a      	mov	r2, r3
 80062a2:	4620      	mov	r0, r4
 80062a4:	f000 fc06 	bl	8006ab4 <__lshift>
 80062a8:	4606      	mov	r6, r0
 80062aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d06e      	beq.n	800638e <_dtoa_r+0x90e>
 80062b0:	ee18 0a10 	vmov	r0, s16
 80062b4:	4631      	mov	r1, r6
 80062b6:	f000 fc6d 	bl	8006b94 <__mcmp>
 80062ba:	2800      	cmp	r0, #0
 80062bc:	da67      	bge.n	800638e <_dtoa_r+0x90e>
 80062be:	9b00      	ldr	r3, [sp, #0]
 80062c0:	3b01      	subs	r3, #1
 80062c2:	ee18 1a10 	vmov	r1, s16
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	220a      	movs	r2, #10
 80062ca:	2300      	movs	r3, #0
 80062cc:	4620      	mov	r0, r4
 80062ce:	f000 fa41 	bl	8006754 <__multadd>
 80062d2:	9b08      	ldr	r3, [sp, #32]
 80062d4:	ee08 0a10 	vmov	s16, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 81b1 	beq.w	8006640 <_dtoa_r+0xbc0>
 80062de:	2300      	movs	r3, #0
 80062e0:	4639      	mov	r1, r7
 80062e2:	220a      	movs	r2, #10
 80062e4:	4620      	mov	r0, r4
 80062e6:	f000 fa35 	bl	8006754 <__multadd>
 80062ea:	9b02      	ldr	r3, [sp, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	4607      	mov	r7, r0
 80062f0:	f300 808e 	bgt.w	8006410 <_dtoa_r+0x990>
 80062f4:	9b06      	ldr	r3, [sp, #24]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	dc51      	bgt.n	800639e <_dtoa_r+0x91e>
 80062fa:	e089      	b.n	8006410 <_dtoa_r+0x990>
 80062fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006302:	e74b      	b.n	800619c <_dtoa_r+0x71c>
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	1e5e      	subs	r6, r3, #1
 8006308:	9b07      	ldr	r3, [sp, #28]
 800630a:	42b3      	cmp	r3, r6
 800630c:	bfbf      	itttt	lt
 800630e:	9b07      	ldrlt	r3, [sp, #28]
 8006310:	9607      	strlt	r6, [sp, #28]
 8006312:	1af2      	sublt	r2, r6, r3
 8006314:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006316:	bfb6      	itet	lt
 8006318:	189b      	addlt	r3, r3, r2
 800631a:	1b9e      	subge	r6, r3, r6
 800631c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800631e:	9b03      	ldr	r3, [sp, #12]
 8006320:	bfb8      	it	lt
 8006322:	2600      	movlt	r6, #0
 8006324:	2b00      	cmp	r3, #0
 8006326:	bfb7      	itett	lt
 8006328:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800632c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006330:	1a9d      	sublt	r5, r3, r2
 8006332:	2300      	movlt	r3, #0
 8006334:	e734      	b.n	80061a0 <_dtoa_r+0x720>
 8006336:	9e07      	ldr	r6, [sp, #28]
 8006338:	9d04      	ldr	r5, [sp, #16]
 800633a:	9f08      	ldr	r7, [sp, #32]
 800633c:	e73b      	b.n	80061b6 <_dtoa_r+0x736>
 800633e:	9a07      	ldr	r2, [sp, #28]
 8006340:	e767      	b.n	8006212 <_dtoa_r+0x792>
 8006342:	9b06      	ldr	r3, [sp, #24]
 8006344:	2b01      	cmp	r3, #1
 8006346:	dc18      	bgt.n	800637a <_dtoa_r+0x8fa>
 8006348:	f1ba 0f00 	cmp.w	sl, #0
 800634c:	d115      	bne.n	800637a <_dtoa_r+0x8fa>
 800634e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006352:	b993      	cbnz	r3, 800637a <_dtoa_r+0x8fa>
 8006354:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006358:	0d1b      	lsrs	r3, r3, #20
 800635a:	051b      	lsls	r3, r3, #20
 800635c:	b183      	cbz	r3, 8006380 <_dtoa_r+0x900>
 800635e:	9b04      	ldr	r3, [sp, #16]
 8006360:	3301      	adds	r3, #1
 8006362:	9304      	str	r3, [sp, #16]
 8006364:	9b05      	ldr	r3, [sp, #20]
 8006366:	3301      	adds	r3, #1
 8006368:	9305      	str	r3, [sp, #20]
 800636a:	f04f 0801 	mov.w	r8, #1
 800636e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006370:	2b00      	cmp	r3, #0
 8006372:	f47f af6a 	bne.w	800624a <_dtoa_r+0x7ca>
 8006376:	2001      	movs	r0, #1
 8006378:	e76f      	b.n	800625a <_dtoa_r+0x7da>
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	e7f6      	b.n	800636e <_dtoa_r+0x8ee>
 8006380:	4698      	mov	r8, r3
 8006382:	e7f4      	b.n	800636e <_dtoa_r+0x8ee>
 8006384:	f43f af7d 	beq.w	8006282 <_dtoa_r+0x802>
 8006388:	4618      	mov	r0, r3
 800638a:	301c      	adds	r0, #28
 800638c:	e772      	b.n	8006274 <_dtoa_r+0x7f4>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	dc37      	bgt.n	8006404 <_dtoa_r+0x984>
 8006394:	9b06      	ldr	r3, [sp, #24]
 8006396:	2b02      	cmp	r3, #2
 8006398:	dd34      	ble.n	8006404 <_dtoa_r+0x984>
 800639a:	9b03      	ldr	r3, [sp, #12]
 800639c:	9302      	str	r3, [sp, #8]
 800639e:	9b02      	ldr	r3, [sp, #8]
 80063a0:	b96b      	cbnz	r3, 80063be <_dtoa_r+0x93e>
 80063a2:	4631      	mov	r1, r6
 80063a4:	2205      	movs	r2, #5
 80063a6:	4620      	mov	r0, r4
 80063a8:	f000 f9d4 	bl	8006754 <__multadd>
 80063ac:	4601      	mov	r1, r0
 80063ae:	4606      	mov	r6, r0
 80063b0:	ee18 0a10 	vmov	r0, s16
 80063b4:	f000 fbee 	bl	8006b94 <__mcmp>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	f73f adbb 	bgt.w	8005f34 <_dtoa_r+0x4b4>
 80063be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c0:	9d01      	ldr	r5, [sp, #4]
 80063c2:	43db      	mvns	r3, r3
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	f04f 0800 	mov.w	r8, #0
 80063ca:	4631      	mov	r1, r6
 80063cc:	4620      	mov	r0, r4
 80063ce:	f000 f99f 	bl	8006710 <_Bfree>
 80063d2:	2f00      	cmp	r7, #0
 80063d4:	f43f aea4 	beq.w	8006120 <_dtoa_r+0x6a0>
 80063d8:	f1b8 0f00 	cmp.w	r8, #0
 80063dc:	d005      	beq.n	80063ea <_dtoa_r+0x96a>
 80063de:	45b8      	cmp	r8, r7
 80063e0:	d003      	beq.n	80063ea <_dtoa_r+0x96a>
 80063e2:	4641      	mov	r1, r8
 80063e4:	4620      	mov	r0, r4
 80063e6:	f000 f993 	bl	8006710 <_Bfree>
 80063ea:	4639      	mov	r1, r7
 80063ec:	4620      	mov	r0, r4
 80063ee:	f000 f98f 	bl	8006710 <_Bfree>
 80063f2:	e695      	b.n	8006120 <_dtoa_r+0x6a0>
 80063f4:	2600      	movs	r6, #0
 80063f6:	4637      	mov	r7, r6
 80063f8:	e7e1      	b.n	80063be <_dtoa_r+0x93e>
 80063fa:	9700      	str	r7, [sp, #0]
 80063fc:	4637      	mov	r7, r6
 80063fe:	e599      	b.n	8005f34 <_dtoa_r+0x4b4>
 8006400:	40240000 	.word	0x40240000
 8006404:	9b08      	ldr	r3, [sp, #32]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 80ca 	beq.w	80065a0 <_dtoa_r+0xb20>
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	9302      	str	r3, [sp, #8]
 8006410:	2d00      	cmp	r5, #0
 8006412:	dd05      	ble.n	8006420 <_dtoa_r+0x9a0>
 8006414:	4639      	mov	r1, r7
 8006416:	462a      	mov	r2, r5
 8006418:	4620      	mov	r0, r4
 800641a:	f000 fb4b 	bl	8006ab4 <__lshift>
 800641e:	4607      	mov	r7, r0
 8006420:	f1b8 0f00 	cmp.w	r8, #0
 8006424:	d05b      	beq.n	80064de <_dtoa_r+0xa5e>
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	4620      	mov	r0, r4
 800642a:	f000 f931 	bl	8006690 <_Balloc>
 800642e:	4605      	mov	r5, r0
 8006430:	b928      	cbnz	r0, 800643e <_dtoa_r+0x9be>
 8006432:	4b87      	ldr	r3, [pc, #540]	; (8006650 <_dtoa_r+0xbd0>)
 8006434:	4602      	mov	r2, r0
 8006436:	f240 21ea 	movw	r1, #746	; 0x2ea
 800643a:	f7ff bb3b 	b.w	8005ab4 <_dtoa_r+0x34>
 800643e:	693a      	ldr	r2, [r7, #16]
 8006440:	3202      	adds	r2, #2
 8006442:	0092      	lsls	r2, r2, #2
 8006444:	f107 010c 	add.w	r1, r7, #12
 8006448:	300c      	adds	r0, #12
 800644a:	f000 f913 	bl	8006674 <memcpy>
 800644e:	2201      	movs	r2, #1
 8006450:	4629      	mov	r1, r5
 8006452:	4620      	mov	r0, r4
 8006454:	f000 fb2e 	bl	8006ab4 <__lshift>
 8006458:	9b01      	ldr	r3, [sp, #4]
 800645a:	f103 0901 	add.w	r9, r3, #1
 800645e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006462:	4413      	add	r3, r2
 8006464:	9305      	str	r3, [sp, #20]
 8006466:	f00a 0301 	and.w	r3, sl, #1
 800646a:	46b8      	mov	r8, r7
 800646c:	9304      	str	r3, [sp, #16]
 800646e:	4607      	mov	r7, r0
 8006470:	4631      	mov	r1, r6
 8006472:	ee18 0a10 	vmov	r0, s16
 8006476:	f7ff fa75 	bl	8005964 <quorem>
 800647a:	4641      	mov	r1, r8
 800647c:	9002      	str	r0, [sp, #8]
 800647e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006482:	ee18 0a10 	vmov	r0, s16
 8006486:	f000 fb85 	bl	8006b94 <__mcmp>
 800648a:	463a      	mov	r2, r7
 800648c:	9003      	str	r0, [sp, #12]
 800648e:	4631      	mov	r1, r6
 8006490:	4620      	mov	r0, r4
 8006492:	f000 fb9b 	bl	8006bcc <__mdiff>
 8006496:	68c2      	ldr	r2, [r0, #12]
 8006498:	f109 3bff 	add.w	fp, r9, #4294967295
 800649c:	4605      	mov	r5, r0
 800649e:	bb02      	cbnz	r2, 80064e2 <_dtoa_r+0xa62>
 80064a0:	4601      	mov	r1, r0
 80064a2:	ee18 0a10 	vmov	r0, s16
 80064a6:	f000 fb75 	bl	8006b94 <__mcmp>
 80064aa:	4602      	mov	r2, r0
 80064ac:	4629      	mov	r1, r5
 80064ae:	4620      	mov	r0, r4
 80064b0:	9207      	str	r2, [sp, #28]
 80064b2:	f000 f92d 	bl	8006710 <_Bfree>
 80064b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80064ba:	ea43 0102 	orr.w	r1, r3, r2
 80064be:	9b04      	ldr	r3, [sp, #16]
 80064c0:	430b      	orrs	r3, r1
 80064c2:	464d      	mov	r5, r9
 80064c4:	d10f      	bne.n	80064e6 <_dtoa_r+0xa66>
 80064c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80064ca:	d02a      	beq.n	8006522 <_dtoa_r+0xaa2>
 80064cc:	9b03      	ldr	r3, [sp, #12]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	dd02      	ble.n	80064d8 <_dtoa_r+0xa58>
 80064d2:	9b02      	ldr	r3, [sp, #8]
 80064d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80064d8:	f88b a000 	strb.w	sl, [fp]
 80064dc:	e775      	b.n	80063ca <_dtoa_r+0x94a>
 80064de:	4638      	mov	r0, r7
 80064e0:	e7ba      	b.n	8006458 <_dtoa_r+0x9d8>
 80064e2:	2201      	movs	r2, #1
 80064e4:	e7e2      	b.n	80064ac <_dtoa_r+0xa2c>
 80064e6:	9b03      	ldr	r3, [sp, #12]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	db04      	blt.n	80064f6 <_dtoa_r+0xa76>
 80064ec:	9906      	ldr	r1, [sp, #24]
 80064ee:	430b      	orrs	r3, r1
 80064f0:	9904      	ldr	r1, [sp, #16]
 80064f2:	430b      	orrs	r3, r1
 80064f4:	d122      	bne.n	800653c <_dtoa_r+0xabc>
 80064f6:	2a00      	cmp	r2, #0
 80064f8:	ddee      	ble.n	80064d8 <_dtoa_r+0xa58>
 80064fa:	ee18 1a10 	vmov	r1, s16
 80064fe:	2201      	movs	r2, #1
 8006500:	4620      	mov	r0, r4
 8006502:	f000 fad7 	bl	8006ab4 <__lshift>
 8006506:	4631      	mov	r1, r6
 8006508:	ee08 0a10 	vmov	s16, r0
 800650c:	f000 fb42 	bl	8006b94 <__mcmp>
 8006510:	2800      	cmp	r0, #0
 8006512:	dc03      	bgt.n	800651c <_dtoa_r+0xa9c>
 8006514:	d1e0      	bne.n	80064d8 <_dtoa_r+0xa58>
 8006516:	f01a 0f01 	tst.w	sl, #1
 800651a:	d0dd      	beq.n	80064d8 <_dtoa_r+0xa58>
 800651c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006520:	d1d7      	bne.n	80064d2 <_dtoa_r+0xa52>
 8006522:	2339      	movs	r3, #57	; 0x39
 8006524:	f88b 3000 	strb.w	r3, [fp]
 8006528:	462b      	mov	r3, r5
 800652a:	461d      	mov	r5, r3
 800652c:	3b01      	subs	r3, #1
 800652e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006532:	2a39      	cmp	r2, #57	; 0x39
 8006534:	d071      	beq.n	800661a <_dtoa_r+0xb9a>
 8006536:	3201      	adds	r2, #1
 8006538:	701a      	strb	r2, [r3, #0]
 800653a:	e746      	b.n	80063ca <_dtoa_r+0x94a>
 800653c:	2a00      	cmp	r2, #0
 800653e:	dd07      	ble.n	8006550 <_dtoa_r+0xad0>
 8006540:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006544:	d0ed      	beq.n	8006522 <_dtoa_r+0xaa2>
 8006546:	f10a 0301 	add.w	r3, sl, #1
 800654a:	f88b 3000 	strb.w	r3, [fp]
 800654e:	e73c      	b.n	80063ca <_dtoa_r+0x94a>
 8006550:	9b05      	ldr	r3, [sp, #20]
 8006552:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006556:	4599      	cmp	r9, r3
 8006558:	d047      	beq.n	80065ea <_dtoa_r+0xb6a>
 800655a:	ee18 1a10 	vmov	r1, s16
 800655e:	2300      	movs	r3, #0
 8006560:	220a      	movs	r2, #10
 8006562:	4620      	mov	r0, r4
 8006564:	f000 f8f6 	bl	8006754 <__multadd>
 8006568:	45b8      	cmp	r8, r7
 800656a:	ee08 0a10 	vmov	s16, r0
 800656e:	f04f 0300 	mov.w	r3, #0
 8006572:	f04f 020a 	mov.w	r2, #10
 8006576:	4641      	mov	r1, r8
 8006578:	4620      	mov	r0, r4
 800657a:	d106      	bne.n	800658a <_dtoa_r+0xb0a>
 800657c:	f000 f8ea 	bl	8006754 <__multadd>
 8006580:	4680      	mov	r8, r0
 8006582:	4607      	mov	r7, r0
 8006584:	f109 0901 	add.w	r9, r9, #1
 8006588:	e772      	b.n	8006470 <_dtoa_r+0x9f0>
 800658a:	f000 f8e3 	bl	8006754 <__multadd>
 800658e:	4639      	mov	r1, r7
 8006590:	4680      	mov	r8, r0
 8006592:	2300      	movs	r3, #0
 8006594:	220a      	movs	r2, #10
 8006596:	4620      	mov	r0, r4
 8006598:	f000 f8dc 	bl	8006754 <__multadd>
 800659c:	4607      	mov	r7, r0
 800659e:	e7f1      	b.n	8006584 <_dtoa_r+0xb04>
 80065a0:	9b03      	ldr	r3, [sp, #12]
 80065a2:	9302      	str	r3, [sp, #8]
 80065a4:	9d01      	ldr	r5, [sp, #4]
 80065a6:	ee18 0a10 	vmov	r0, s16
 80065aa:	4631      	mov	r1, r6
 80065ac:	f7ff f9da 	bl	8005964 <quorem>
 80065b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	f805 ab01 	strb.w	sl, [r5], #1
 80065ba:	1aea      	subs	r2, r5, r3
 80065bc:	9b02      	ldr	r3, [sp, #8]
 80065be:	4293      	cmp	r3, r2
 80065c0:	dd09      	ble.n	80065d6 <_dtoa_r+0xb56>
 80065c2:	ee18 1a10 	vmov	r1, s16
 80065c6:	2300      	movs	r3, #0
 80065c8:	220a      	movs	r2, #10
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 f8c2 	bl	8006754 <__multadd>
 80065d0:	ee08 0a10 	vmov	s16, r0
 80065d4:	e7e7      	b.n	80065a6 <_dtoa_r+0xb26>
 80065d6:	9b02      	ldr	r3, [sp, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	bfc8      	it	gt
 80065dc:	461d      	movgt	r5, r3
 80065de:	9b01      	ldr	r3, [sp, #4]
 80065e0:	bfd8      	it	le
 80065e2:	2501      	movle	r5, #1
 80065e4:	441d      	add	r5, r3
 80065e6:	f04f 0800 	mov.w	r8, #0
 80065ea:	ee18 1a10 	vmov	r1, s16
 80065ee:	2201      	movs	r2, #1
 80065f0:	4620      	mov	r0, r4
 80065f2:	f000 fa5f 	bl	8006ab4 <__lshift>
 80065f6:	4631      	mov	r1, r6
 80065f8:	ee08 0a10 	vmov	s16, r0
 80065fc:	f000 faca 	bl	8006b94 <__mcmp>
 8006600:	2800      	cmp	r0, #0
 8006602:	dc91      	bgt.n	8006528 <_dtoa_r+0xaa8>
 8006604:	d102      	bne.n	800660c <_dtoa_r+0xb8c>
 8006606:	f01a 0f01 	tst.w	sl, #1
 800660a:	d18d      	bne.n	8006528 <_dtoa_r+0xaa8>
 800660c:	462b      	mov	r3, r5
 800660e:	461d      	mov	r5, r3
 8006610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006614:	2a30      	cmp	r2, #48	; 0x30
 8006616:	d0fa      	beq.n	800660e <_dtoa_r+0xb8e>
 8006618:	e6d7      	b.n	80063ca <_dtoa_r+0x94a>
 800661a:	9a01      	ldr	r2, [sp, #4]
 800661c:	429a      	cmp	r2, r3
 800661e:	d184      	bne.n	800652a <_dtoa_r+0xaaa>
 8006620:	9b00      	ldr	r3, [sp, #0]
 8006622:	3301      	adds	r3, #1
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	2331      	movs	r3, #49	; 0x31
 8006628:	7013      	strb	r3, [r2, #0]
 800662a:	e6ce      	b.n	80063ca <_dtoa_r+0x94a>
 800662c:	4b09      	ldr	r3, [pc, #36]	; (8006654 <_dtoa_r+0xbd4>)
 800662e:	f7ff ba95 	b.w	8005b5c <_dtoa_r+0xdc>
 8006632:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006634:	2b00      	cmp	r3, #0
 8006636:	f47f aa6e 	bne.w	8005b16 <_dtoa_r+0x96>
 800663a:	4b07      	ldr	r3, [pc, #28]	; (8006658 <_dtoa_r+0xbd8>)
 800663c:	f7ff ba8e 	b.w	8005b5c <_dtoa_r+0xdc>
 8006640:	9b02      	ldr	r3, [sp, #8]
 8006642:	2b00      	cmp	r3, #0
 8006644:	dcae      	bgt.n	80065a4 <_dtoa_r+0xb24>
 8006646:	9b06      	ldr	r3, [sp, #24]
 8006648:	2b02      	cmp	r3, #2
 800664a:	f73f aea8 	bgt.w	800639e <_dtoa_r+0x91e>
 800664e:	e7a9      	b.n	80065a4 <_dtoa_r+0xb24>
 8006650:	08007f93 	.word	0x08007f93
 8006654:	08007ef0 	.word	0x08007ef0
 8006658:	08007f14 	.word	0x08007f14

0800665c <_localeconv_r>:
 800665c:	4800      	ldr	r0, [pc, #0]	; (8006660 <_localeconv_r+0x4>)
 800665e:	4770      	bx	lr
 8006660:	20000160 	.word	0x20000160

08006664 <malloc>:
 8006664:	4b02      	ldr	r3, [pc, #8]	; (8006670 <malloc+0xc>)
 8006666:	4601      	mov	r1, r0
 8006668:	6818      	ldr	r0, [r3, #0]
 800666a:	f000 bc17 	b.w	8006e9c <_malloc_r>
 800666e:	bf00      	nop
 8006670:	2000000c 	.word	0x2000000c

08006674 <memcpy>:
 8006674:	440a      	add	r2, r1
 8006676:	4291      	cmp	r1, r2
 8006678:	f100 33ff 	add.w	r3, r0, #4294967295
 800667c:	d100      	bne.n	8006680 <memcpy+0xc>
 800667e:	4770      	bx	lr
 8006680:	b510      	push	{r4, lr}
 8006682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006686:	f803 4f01 	strb.w	r4, [r3, #1]!
 800668a:	4291      	cmp	r1, r2
 800668c:	d1f9      	bne.n	8006682 <memcpy+0xe>
 800668e:	bd10      	pop	{r4, pc}

08006690 <_Balloc>:
 8006690:	b570      	push	{r4, r5, r6, lr}
 8006692:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	b976      	cbnz	r6, 80066b8 <_Balloc+0x28>
 800669a:	2010      	movs	r0, #16
 800669c:	f7ff ffe2 	bl	8006664 <malloc>
 80066a0:	4602      	mov	r2, r0
 80066a2:	6260      	str	r0, [r4, #36]	; 0x24
 80066a4:	b920      	cbnz	r0, 80066b0 <_Balloc+0x20>
 80066a6:	4b18      	ldr	r3, [pc, #96]	; (8006708 <_Balloc+0x78>)
 80066a8:	4818      	ldr	r0, [pc, #96]	; (800670c <_Balloc+0x7c>)
 80066aa:	2166      	movs	r1, #102	; 0x66
 80066ac:	f000 fdd6 	bl	800725c <__assert_func>
 80066b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066b4:	6006      	str	r6, [r0, #0]
 80066b6:	60c6      	str	r6, [r0, #12]
 80066b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80066ba:	68f3      	ldr	r3, [r6, #12]
 80066bc:	b183      	cbz	r3, 80066e0 <_Balloc+0x50>
 80066be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066c6:	b9b8      	cbnz	r0, 80066f8 <_Balloc+0x68>
 80066c8:	2101      	movs	r1, #1
 80066ca:	fa01 f605 	lsl.w	r6, r1, r5
 80066ce:	1d72      	adds	r2, r6, #5
 80066d0:	0092      	lsls	r2, r2, #2
 80066d2:	4620      	mov	r0, r4
 80066d4:	f000 fb60 	bl	8006d98 <_calloc_r>
 80066d8:	b160      	cbz	r0, 80066f4 <_Balloc+0x64>
 80066da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066de:	e00e      	b.n	80066fe <_Balloc+0x6e>
 80066e0:	2221      	movs	r2, #33	; 0x21
 80066e2:	2104      	movs	r1, #4
 80066e4:	4620      	mov	r0, r4
 80066e6:	f000 fb57 	bl	8006d98 <_calloc_r>
 80066ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066ec:	60f0      	str	r0, [r6, #12]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1e4      	bne.n	80066be <_Balloc+0x2e>
 80066f4:	2000      	movs	r0, #0
 80066f6:	bd70      	pop	{r4, r5, r6, pc}
 80066f8:	6802      	ldr	r2, [r0, #0]
 80066fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80066fe:	2300      	movs	r3, #0
 8006700:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006704:	e7f7      	b.n	80066f6 <_Balloc+0x66>
 8006706:	bf00      	nop
 8006708:	08007f21 	.word	0x08007f21
 800670c:	08007fa4 	.word	0x08007fa4

08006710 <_Bfree>:
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006714:	4605      	mov	r5, r0
 8006716:	460c      	mov	r4, r1
 8006718:	b976      	cbnz	r6, 8006738 <_Bfree+0x28>
 800671a:	2010      	movs	r0, #16
 800671c:	f7ff ffa2 	bl	8006664 <malloc>
 8006720:	4602      	mov	r2, r0
 8006722:	6268      	str	r0, [r5, #36]	; 0x24
 8006724:	b920      	cbnz	r0, 8006730 <_Bfree+0x20>
 8006726:	4b09      	ldr	r3, [pc, #36]	; (800674c <_Bfree+0x3c>)
 8006728:	4809      	ldr	r0, [pc, #36]	; (8006750 <_Bfree+0x40>)
 800672a:	218a      	movs	r1, #138	; 0x8a
 800672c:	f000 fd96 	bl	800725c <__assert_func>
 8006730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006734:	6006      	str	r6, [r0, #0]
 8006736:	60c6      	str	r6, [r0, #12]
 8006738:	b13c      	cbz	r4, 800674a <_Bfree+0x3a>
 800673a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800673c:	6862      	ldr	r2, [r4, #4]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006744:	6021      	str	r1, [r4, #0]
 8006746:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	08007f21 	.word	0x08007f21
 8006750:	08007fa4 	.word	0x08007fa4

08006754 <__multadd>:
 8006754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006758:	690d      	ldr	r5, [r1, #16]
 800675a:	4607      	mov	r7, r0
 800675c:	460c      	mov	r4, r1
 800675e:	461e      	mov	r6, r3
 8006760:	f101 0c14 	add.w	ip, r1, #20
 8006764:	2000      	movs	r0, #0
 8006766:	f8dc 3000 	ldr.w	r3, [ip]
 800676a:	b299      	uxth	r1, r3
 800676c:	fb02 6101 	mla	r1, r2, r1, r6
 8006770:	0c1e      	lsrs	r6, r3, #16
 8006772:	0c0b      	lsrs	r3, r1, #16
 8006774:	fb02 3306 	mla	r3, r2, r6, r3
 8006778:	b289      	uxth	r1, r1
 800677a:	3001      	adds	r0, #1
 800677c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006780:	4285      	cmp	r5, r0
 8006782:	f84c 1b04 	str.w	r1, [ip], #4
 8006786:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800678a:	dcec      	bgt.n	8006766 <__multadd+0x12>
 800678c:	b30e      	cbz	r6, 80067d2 <__multadd+0x7e>
 800678e:	68a3      	ldr	r3, [r4, #8]
 8006790:	42ab      	cmp	r3, r5
 8006792:	dc19      	bgt.n	80067c8 <__multadd+0x74>
 8006794:	6861      	ldr	r1, [r4, #4]
 8006796:	4638      	mov	r0, r7
 8006798:	3101      	adds	r1, #1
 800679a:	f7ff ff79 	bl	8006690 <_Balloc>
 800679e:	4680      	mov	r8, r0
 80067a0:	b928      	cbnz	r0, 80067ae <__multadd+0x5a>
 80067a2:	4602      	mov	r2, r0
 80067a4:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <__multadd+0x84>)
 80067a6:	480d      	ldr	r0, [pc, #52]	; (80067dc <__multadd+0x88>)
 80067a8:	21b5      	movs	r1, #181	; 0xb5
 80067aa:	f000 fd57 	bl	800725c <__assert_func>
 80067ae:	6922      	ldr	r2, [r4, #16]
 80067b0:	3202      	adds	r2, #2
 80067b2:	f104 010c 	add.w	r1, r4, #12
 80067b6:	0092      	lsls	r2, r2, #2
 80067b8:	300c      	adds	r0, #12
 80067ba:	f7ff ff5b 	bl	8006674 <memcpy>
 80067be:	4621      	mov	r1, r4
 80067c0:	4638      	mov	r0, r7
 80067c2:	f7ff ffa5 	bl	8006710 <_Bfree>
 80067c6:	4644      	mov	r4, r8
 80067c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067cc:	3501      	adds	r5, #1
 80067ce:	615e      	str	r6, [r3, #20]
 80067d0:	6125      	str	r5, [r4, #16]
 80067d2:	4620      	mov	r0, r4
 80067d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067d8:	08007f93 	.word	0x08007f93
 80067dc:	08007fa4 	.word	0x08007fa4

080067e0 <__hi0bits>:
 80067e0:	0c03      	lsrs	r3, r0, #16
 80067e2:	041b      	lsls	r3, r3, #16
 80067e4:	b9d3      	cbnz	r3, 800681c <__hi0bits+0x3c>
 80067e6:	0400      	lsls	r0, r0, #16
 80067e8:	2310      	movs	r3, #16
 80067ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80067ee:	bf04      	itt	eq
 80067f0:	0200      	lsleq	r0, r0, #8
 80067f2:	3308      	addeq	r3, #8
 80067f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80067f8:	bf04      	itt	eq
 80067fa:	0100      	lsleq	r0, r0, #4
 80067fc:	3304      	addeq	r3, #4
 80067fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006802:	bf04      	itt	eq
 8006804:	0080      	lsleq	r0, r0, #2
 8006806:	3302      	addeq	r3, #2
 8006808:	2800      	cmp	r0, #0
 800680a:	db05      	blt.n	8006818 <__hi0bits+0x38>
 800680c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006810:	f103 0301 	add.w	r3, r3, #1
 8006814:	bf08      	it	eq
 8006816:	2320      	moveq	r3, #32
 8006818:	4618      	mov	r0, r3
 800681a:	4770      	bx	lr
 800681c:	2300      	movs	r3, #0
 800681e:	e7e4      	b.n	80067ea <__hi0bits+0xa>

08006820 <__lo0bits>:
 8006820:	6803      	ldr	r3, [r0, #0]
 8006822:	f013 0207 	ands.w	r2, r3, #7
 8006826:	4601      	mov	r1, r0
 8006828:	d00b      	beq.n	8006842 <__lo0bits+0x22>
 800682a:	07da      	lsls	r2, r3, #31
 800682c:	d423      	bmi.n	8006876 <__lo0bits+0x56>
 800682e:	0798      	lsls	r0, r3, #30
 8006830:	bf49      	itett	mi
 8006832:	085b      	lsrmi	r3, r3, #1
 8006834:	089b      	lsrpl	r3, r3, #2
 8006836:	2001      	movmi	r0, #1
 8006838:	600b      	strmi	r3, [r1, #0]
 800683a:	bf5c      	itt	pl
 800683c:	600b      	strpl	r3, [r1, #0]
 800683e:	2002      	movpl	r0, #2
 8006840:	4770      	bx	lr
 8006842:	b298      	uxth	r0, r3
 8006844:	b9a8      	cbnz	r0, 8006872 <__lo0bits+0x52>
 8006846:	0c1b      	lsrs	r3, r3, #16
 8006848:	2010      	movs	r0, #16
 800684a:	b2da      	uxtb	r2, r3
 800684c:	b90a      	cbnz	r2, 8006852 <__lo0bits+0x32>
 800684e:	3008      	adds	r0, #8
 8006850:	0a1b      	lsrs	r3, r3, #8
 8006852:	071a      	lsls	r2, r3, #28
 8006854:	bf04      	itt	eq
 8006856:	091b      	lsreq	r3, r3, #4
 8006858:	3004      	addeq	r0, #4
 800685a:	079a      	lsls	r2, r3, #30
 800685c:	bf04      	itt	eq
 800685e:	089b      	lsreq	r3, r3, #2
 8006860:	3002      	addeq	r0, #2
 8006862:	07da      	lsls	r2, r3, #31
 8006864:	d403      	bmi.n	800686e <__lo0bits+0x4e>
 8006866:	085b      	lsrs	r3, r3, #1
 8006868:	f100 0001 	add.w	r0, r0, #1
 800686c:	d005      	beq.n	800687a <__lo0bits+0x5a>
 800686e:	600b      	str	r3, [r1, #0]
 8006870:	4770      	bx	lr
 8006872:	4610      	mov	r0, r2
 8006874:	e7e9      	b.n	800684a <__lo0bits+0x2a>
 8006876:	2000      	movs	r0, #0
 8006878:	4770      	bx	lr
 800687a:	2020      	movs	r0, #32
 800687c:	4770      	bx	lr
	...

08006880 <__i2b>:
 8006880:	b510      	push	{r4, lr}
 8006882:	460c      	mov	r4, r1
 8006884:	2101      	movs	r1, #1
 8006886:	f7ff ff03 	bl	8006690 <_Balloc>
 800688a:	4602      	mov	r2, r0
 800688c:	b928      	cbnz	r0, 800689a <__i2b+0x1a>
 800688e:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <__i2b+0x24>)
 8006890:	4805      	ldr	r0, [pc, #20]	; (80068a8 <__i2b+0x28>)
 8006892:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006896:	f000 fce1 	bl	800725c <__assert_func>
 800689a:	2301      	movs	r3, #1
 800689c:	6144      	str	r4, [r0, #20]
 800689e:	6103      	str	r3, [r0, #16]
 80068a0:	bd10      	pop	{r4, pc}
 80068a2:	bf00      	nop
 80068a4:	08007f93 	.word	0x08007f93
 80068a8:	08007fa4 	.word	0x08007fa4

080068ac <__multiply>:
 80068ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b0:	4691      	mov	r9, r2
 80068b2:	690a      	ldr	r2, [r1, #16]
 80068b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	bfb8      	it	lt
 80068bc:	460b      	movlt	r3, r1
 80068be:	460c      	mov	r4, r1
 80068c0:	bfbc      	itt	lt
 80068c2:	464c      	movlt	r4, r9
 80068c4:	4699      	movlt	r9, r3
 80068c6:	6927      	ldr	r7, [r4, #16]
 80068c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068cc:	68a3      	ldr	r3, [r4, #8]
 80068ce:	6861      	ldr	r1, [r4, #4]
 80068d0:	eb07 060a 	add.w	r6, r7, sl
 80068d4:	42b3      	cmp	r3, r6
 80068d6:	b085      	sub	sp, #20
 80068d8:	bfb8      	it	lt
 80068da:	3101      	addlt	r1, #1
 80068dc:	f7ff fed8 	bl	8006690 <_Balloc>
 80068e0:	b930      	cbnz	r0, 80068f0 <__multiply+0x44>
 80068e2:	4602      	mov	r2, r0
 80068e4:	4b44      	ldr	r3, [pc, #272]	; (80069f8 <__multiply+0x14c>)
 80068e6:	4845      	ldr	r0, [pc, #276]	; (80069fc <__multiply+0x150>)
 80068e8:	f240 115d 	movw	r1, #349	; 0x15d
 80068ec:	f000 fcb6 	bl	800725c <__assert_func>
 80068f0:	f100 0514 	add.w	r5, r0, #20
 80068f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80068f8:	462b      	mov	r3, r5
 80068fa:	2200      	movs	r2, #0
 80068fc:	4543      	cmp	r3, r8
 80068fe:	d321      	bcc.n	8006944 <__multiply+0x98>
 8006900:	f104 0314 	add.w	r3, r4, #20
 8006904:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006908:	f109 0314 	add.w	r3, r9, #20
 800690c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006910:	9202      	str	r2, [sp, #8]
 8006912:	1b3a      	subs	r2, r7, r4
 8006914:	3a15      	subs	r2, #21
 8006916:	f022 0203 	bic.w	r2, r2, #3
 800691a:	3204      	adds	r2, #4
 800691c:	f104 0115 	add.w	r1, r4, #21
 8006920:	428f      	cmp	r7, r1
 8006922:	bf38      	it	cc
 8006924:	2204      	movcc	r2, #4
 8006926:	9201      	str	r2, [sp, #4]
 8006928:	9a02      	ldr	r2, [sp, #8]
 800692a:	9303      	str	r3, [sp, #12]
 800692c:	429a      	cmp	r2, r3
 800692e:	d80c      	bhi.n	800694a <__multiply+0x9e>
 8006930:	2e00      	cmp	r6, #0
 8006932:	dd03      	ble.n	800693c <__multiply+0x90>
 8006934:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006938:	2b00      	cmp	r3, #0
 800693a:	d05a      	beq.n	80069f2 <__multiply+0x146>
 800693c:	6106      	str	r6, [r0, #16]
 800693e:	b005      	add	sp, #20
 8006940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006944:	f843 2b04 	str.w	r2, [r3], #4
 8006948:	e7d8      	b.n	80068fc <__multiply+0x50>
 800694a:	f8b3 a000 	ldrh.w	sl, [r3]
 800694e:	f1ba 0f00 	cmp.w	sl, #0
 8006952:	d024      	beq.n	800699e <__multiply+0xf2>
 8006954:	f104 0e14 	add.w	lr, r4, #20
 8006958:	46a9      	mov	r9, r5
 800695a:	f04f 0c00 	mov.w	ip, #0
 800695e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006962:	f8d9 1000 	ldr.w	r1, [r9]
 8006966:	fa1f fb82 	uxth.w	fp, r2
 800696a:	b289      	uxth	r1, r1
 800696c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006970:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006974:	f8d9 2000 	ldr.w	r2, [r9]
 8006978:	4461      	add	r1, ip
 800697a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800697e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006982:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006986:	b289      	uxth	r1, r1
 8006988:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800698c:	4577      	cmp	r7, lr
 800698e:	f849 1b04 	str.w	r1, [r9], #4
 8006992:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006996:	d8e2      	bhi.n	800695e <__multiply+0xb2>
 8006998:	9a01      	ldr	r2, [sp, #4]
 800699a:	f845 c002 	str.w	ip, [r5, r2]
 800699e:	9a03      	ldr	r2, [sp, #12]
 80069a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80069a4:	3304      	adds	r3, #4
 80069a6:	f1b9 0f00 	cmp.w	r9, #0
 80069aa:	d020      	beq.n	80069ee <__multiply+0x142>
 80069ac:	6829      	ldr	r1, [r5, #0]
 80069ae:	f104 0c14 	add.w	ip, r4, #20
 80069b2:	46ae      	mov	lr, r5
 80069b4:	f04f 0a00 	mov.w	sl, #0
 80069b8:	f8bc b000 	ldrh.w	fp, [ip]
 80069bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80069c0:	fb09 220b 	mla	r2, r9, fp, r2
 80069c4:	4492      	add	sl, r2
 80069c6:	b289      	uxth	r1, r1
 80069c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80069cc:	f84e 1b04 	str.w	r1, [lr], #4
 80069d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069d4:	f8be 1000 	ldrh.w	r1, [lr]
 80069d8:	0c12      	lsrs	r2, r2, #16
 80069da:	fb09 1102 	mla	r1, r9, r2, r1
 80069de:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80069e2:	4567      	cmp	r7, ip
 80069e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80069e8:	d8e6      	bhi.n	80069b8 <__multiply+0x10c>
 80069ea:	9a01      	ldr	r2, [sp, #4]
 80069ec:	50a9      	str	r1, [r5, r2]
 80069ee:	3504      	adds	r5, #4
 80069f0:	e79a      	b.n	8006928 <__multiply+0x7c>
 80069f2:	3e01      	subs	r6, #1
 80069f4:	e79c      	b.n	8006930 <__multiply+0x84>
 80069f6:	bf00      	nop
 80069f8:	08007f93 	.word	0x08007f93
 80069fc:	08007fa4 	.word	0x08007fa4

08006a00 <__pow5mult>:
 8006a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a04:	4615      	mov	r5, r2
 8006a06:	f012 0203 	ands.w	r2, r2, #3
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	460f      	mov	r7, r1
 8006a0e:	d007      	beq.n	8006a20 <__pow5mult+0x20>
 8006a10:	4c25      	ldr	r4, [pc, #148]	; (8006aa8 <__pow5mult+0xa8>)
 8006a12:	3a01      	subs	r2, #1
 8006a14:	2300      	movs	r3, #0
 8006a16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a1a:	f7ff fe9b 	bl	8006754 <__multadd>
 8006a1e:	4607      	mov	r7, r0
 8006a20:	10ad      	asrs	r5, r5, #2
 8006a22:	d03d      	beq.n	8006aa0 <__pow5mult+0xa0>
 8006a24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a26:	b97c      	cbnz	r4, 8006a48 <__pow5mult+0x48>
 8006a28:	2010      	movs	r0, #16
 8006a2a:	f7ff fe1b 	bl	8006664 <malloc>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	6270      	str	r0, [r6, #36]	; 0x24
 8006a32:	b928      	cbnz	r0, 8006a40 <__pow5mult+0x40>
 8006a34:	4b1d      	ldr	r3, [pc, #116]	; (8006aac <__pow5mult+0xac>)
 8006a36:	481e      	ldr	r0, [pc, #120]	; (8006ab0 <__pow5mult+0xb0>)
 8006a38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006a3c:	f000 fc0e 	bl	800725c <__assert_func>
 8006a40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a44:	6004      	str	r4, [r0, #0]
 8006a46:	60c4      	str	r4, [r0, #12]
 8006a48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a50:	b94c      	cbnz	r4, 8006a66 <__pow5mult+0x66>
 8006a52:	f240 2171 	movw	r1, #625	; 0x271
 8006a56:	4630      	mov	r0, r6
 8006a58:	f7ff ff12 	bl	8006880 <__i2b>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a62:	4604      	mov	r4, r0
 8006a64:	6003      	str	r3, [r0, #0]
 8006a66:	f04f 0900 	mov.w	r9, #0
 8006a6a:	07eb      	lsls	r3, r5, #31
 8006a6c:	d50a      	bpl.n	8006a84 <__pow5mult+0x84>
 8006a6e:	4639      	mov	r1, r7
 8006a70:	4622      	mov	r2, r4
 8006a72:	4630      	mov	r0, r6
 8006a74:	f7ff ff1a 	bl	80068ac <__multiply>
 8006a78:	4639      	mov	r1, r7
 8006a7a:	4680      	mov	r8, r0
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	f7ff fe47 	bl	8006710 <_Bfree>
 8006a82:	4647      	mov	r7, r8
 8006a84:	106d      	asrs	r5, r5, #1
 8006a86:	d00b      	beq.n	8006aa0 <__pow5mult+0xa0>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	b938      	cbnz	r0, 8006a9c <__pow5mult+0x9c>
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4621      	mov	r1, r4
 8006a90:	4630      	mov	r0, r6
 8006a92:	f7ff ff0b 	bl	80068ac <__multiply>
 8006a96:	6020      	str	r0, [r4, #0]
 8006a98:	f8c0 9000 	str.w	r9, [r0]
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	e7e4      	b.n	8006a6a <__pow5mult+0x6a>
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa6:	bf00      	nop
 8006aa8:	080080f0 	.word	0x080080f0
 8006aac:	08007f21 	.word	0x08007f21
 8006ab0:	08007fa4 	.word	0x08007fa4

08006ab4 <__lshift>:
 8006ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab8:	460c      	mov	r4, r1
 8006aba:	6849      	ldr	r1, [r1, #4]
 8006abc:	6923      	ldr	r3, [r4, #16]
 8006abe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ac2:	68a3      	ldr	r3, [r4, #8]
 8006ac4:	4607      	mov	r7, r0
 8006ac6:	4691      	mov	r9, r2
 8006ac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006acc:	f108 0601 	add.w	r6, r8, #1
 8006ad0:	42b3      	cmp	r3, r6
 8006ad2:	db0b      	blt.n	8006aec <__lshift+0x38>
 8006ad4:	4638      	mov	r0, r7
 8006ad6:	f7ff fddb 	bl	8006690 <_Balloc>
 8006ada:	4605      	mov	r5, r0
 8006adc:	b948      	cbnz	r0, 8006af2 <__lshift+0x3e>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	4b2a      	ldr	r3, [pc, #168]	; (8006b8c <__lshift+0xd8>)
 8006ae2:	482b      	ldr	r0, [pc, #172]	; (8006b90 <__lshift+0xdc>)
 8006ae4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006ae8:	f000 fbb8 	bl	800725c <__assert_func>
 8006aec:	3101      	adds	r1, #1
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	e7ee      	b.n	8006ad0 <__lshift+0x1c>
 8006af2:	2300      	movs	r3, #0
 8006af4:	f100 0114 	add.w	r1, r0, #20
 8006af8:	f100 0210 	add.w	r2, r0, #16
 8006afc:	4618      	mov	r0, r3
 8006afe:	4553      	cmp	r3, sl
 8006b00:	db37      	blt.n	8006b72 <__lshift+0xbe>
 8006b02:	6920      	ldr	r0, [r4, #16]
 8006b04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b08:	f104 0314 	add.w	r3, r4, #20
 8006b0c:	f019 091f 	ands.w	r9, r9, #31
 8006b10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006b18:	d02f      	beq.n	8006b7a <__lshift+0xc6>
 8006b1a:	f1c9 0e20 	rsb	lr, r9, #32
 8006b1e:	468a      	mov	sl, r1
 8006b20:	f04f 0c00 	mov.w	ip, #0
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	fa02 f209 	lsl.w	r2, r2, r9
 8006b2a:	ea42 020c 	orr.w	r2, r2, ip
 8006b2e:	f84a 2b04 	str.w	r2, [sl], #4
 8006b32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b36:	4298      	cmp	r0, r3
 8006b38:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006b3c:	d8f2      	bhi.n	8006b24 <__lshift+0x70>
 8006b3e:	1b03      	subs	r3, r0, r4
 8006b40:	3b15      	subs	r3, #21
 8006b42:	f023 0303 	bic.w	r3, r3, #3
 8006b46:	3304      	adds	r3, #4
 8006b48:	f104 0215 	add.w	r2, r4, #21
 8006b4c:	4290      	cmp	r0, r2
 8006b4e:	bf38      	it	cc
 8006b50:	2304      	movcc	r3, #4
 8006b52:	f841 c003 	str.w	ip, [r1, r3]
 8006b56:	f1bc 0f00 	cmp.w	ip, #0
 8006b5a:	d001      	beq.n	8006b60 <__lshift+0xac>
 8006b5c:	f108 0602 	add.w	r6, r8, #2
 8006b60:	3e01      	subs	r6, #1
 8006b62:	4638      	mov	r0, r7
 8006b64:	612e      	str	r6, [r5, #16]
 8006b66:	4621      	mov	r1, r4
 8006b68:	f7ff fdd2 	bl	8006710 <_Bfree>
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b72:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b76:	3301      	adds	r3, #1
 8006b78:	e7c1      	b.n	8006afe <__lshift+0x4a>
 8006b7a:	3904      	subs	r1, #4
 8006b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b80:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b84:	4298      	cmp	r0, r3
 8006b86:	d8f9      	bhi.n	8006b7c <__lshift+0xc8>
 8006b88:	e7ea      	b.n	8006b60 <__lshift+0xac>
 8006b8a:	bf00      	nop
 8006b8c:	08007f93 	.word	0x08007f93
 8006b90:	08007fa4 	.word	0x08007fa4

08006b94 <__mcmp>:
 8006b94:	b530      	push	{r4, r5, lr}
 8006b96:	6902      	ldr	r2, [r0, #16]
 8006b98:	690c      	ldr	r4, [r1, #16]
 8006b9a:	1b12      	subs	r2, r2, r4
 8006b9c:	d10e      	bne.n	8006bbc <__mcmp+0x28>
 8006b9e:	f100 0314 	add.w	r3, r0, #20
 8006ba2:	3114      	adds	r1, #20
 8006ba4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006ba8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006bac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006bb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006bb4:	42a5      	cmp	r5, r4
 8006bb6:	d003      	beq.n	8006bc0 <__mcmp+0x2c>
 8006bb8:	d305      	bcc.n	8006bc6 <__mcmp+0x32>
 8006bba:	2201      	movs	r2, #1
 8006bbc:	4610      	mov	r0, r2
 8006bbe:	bd30      	pop	{r4, r5, pc}
 8006bc0:	4283      	cmp	r3, r0
 8006bc2:	d3f3      	bcc.n	8006bac <__mcmp+0x18>
 8006bc4:	e7fa      	b.n	8006bbc <__mcmp+0x28>
 8006bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bca:	e7f7      	b.n	8006bbc <__mcmp+0x28>

08006bcc <__mdiff>:
 8006bcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	460c      	mov	r4, r1
 8006bd2:	4606      	mov	r6, r0
 8006bd4:	4611      	mov	r1, r2
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	4690      	mov	r8, r2
 8006bda:	f7ff ffdb 	bl	8006b94 <__mcmp>
 8006bde:	1e05      	subs	r5, r0, #0
 8006be0:	d110      	bne.n	8006c04 <__mdiff+0x38>
 8006be2:	4629      	mov	r1, r5
 8006be4:	4630      	mov	r0, r6
 8006be6:	f7ff fd53 	bl	8006690 <_Balloc>
 8006bea:	b930      	cbnz	r0, 8006bfa <__mdiff+0x2e>
 8006bec:	4b3a      	ldr	r3, [pc, #232]	; (8006cd8 <__mdiff+0x10c>)
 8006bee:	4602      	mov	r2, r0
 8006bf0:	f240 2132 	movw	r1, #562	; 0x232
 8006bf4:	4839      	ldr	r0, [pc, #228]	; (8006cdc <__mdiff+0x110>)
 8006bf6:	f000 fb31 	bl	800725c <__assert_func>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c04:	bfa4      	itt	ge
 8006c06:	4643      	movge	r3, r8
 8006c08:	46a0      	movge	r8, r4
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c10:	bfa6      	itte	ge
 8006c12:	461c      	movge	r4, r3
 8006c14:	2500      	movge	r5, #0
 8006c16:	2501      	movlt	r5, #1
 8006c18:	f7ff fd3a 	bl	8006690 <_Balloc>
 8006c1c:	b920      	cbnz	r0, 8006c28 <__mdiff+0x5c>
 8006c1e:	4b2e      	ldr	r3, [pc, #184]	; (8006cd8 <__mdiff+0x10c>)
 8006c20:	4602      	mov	r2, r0
 8006c22:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c26:	e7e5      	b.n	8006bf4 <__mdiff+0x28>
 8006c28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c2c:	6926      	ldr	r6, [r4, #16]
 8006c2e:	60c5      	str	r5, [r0, #12]
 8006c30:	f104 0914 	add.w	r9, r4, #20
 8006c34:	f108 0514 	add.w	r5, r8, #20
 8006c38:	f100 0e14 	add.w	lr, r0, #20
 8006c3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006c40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006c44:	f108 0210 	add.w	r2, r8, #16
 8006c48:	46f2      	mov	sl, lr
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006c54:	fa1f f883 	uxth.w	r8, r3
 8006c58:	fa11 f18b 	uxtah	r1, r1, fp
 8006c5c:	0c1b      	lsrs	r3, r3, #16
 8006c5e:	eba1 0808 	sub.w	r8, r1, r8
 8006c62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006c66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006c6a:	fa1f f888 	uxth.w	r8, r8
 8006c6e:	1419      	asrs	r1, r3, #16
 8006c70:	454e      	cmp	r6, r9
 8006c72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c76:	f84a 3b04 	str.w	r3, [sl], #4
 8006c7a:	d8e7      	bhi.n	8006c4c <__mdiff+0x80>
 8006c7c:	1b33      	subs	r3, r6, r4
 8006c7e:	3b15      	subs	r3, #21
 8006c80:	f023 0303 	bic.w	r3, r3, #3
 8006c84:	3304      	adds	r3, #4
 8006c86:	3415      	adds	r4, #21
 8006c88:	42a6      	cmp	r6, r4
 8006c8a:	bf38      	it	cc
 8006c8c:	2304      	movcc	r3, #4
 8006c8e:	441d      	add	r5, r3
 8006c90:	4473      	add	r3, lr
 8006c92:	469e      	mov	lr, r3
 8006c94:	462e      	mov	r6, r5
 8006c96:	4566      	cmp	r6, ip
 8006c98:	d30e      	bcc.n	8006cb8 <__mdiff+0xec>
 8006c9a:	f10c 0203 	add.w	r2, ip, #3
 8006c9e:	1b52      	subs	r2, r2, r5
 8006ca0:	f022 0203 	bic.w	r2, r2, #3
 8006ca4:	3d03      	subs	r5, #3
 8006ca6:	45ac      	cmp	ip, r5
 8006ca8:	bf38      	it	cc
 8006caa:	2200      	movcc	r2, #0
 8006cac:	441a      	add	r2, r3
 8006cae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006cb2:	b17b      	cbz	r3, 8006cd4 <__mdiff+0x108>
 8006cb4:	6107      	str	r7, [r0, #16]
 8006cb6:	e7a3      	b.n	8006c00 <__mdiff+0x34>
 8006cb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8006cbc:	fa11 f288 	uxtah	r2, r1, r8
 8006cc0:	1414      	asrs	r4, r2, #16
 8006cc2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006cc6:	b292      	uxth	r2, r2
 8006cc8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006ccc:	f84e 2b04 	str.w	r2, [lr], #4
 8006cd0:	1421      	asrs	r1, r4, #16
 8006cd2:	e7e0      	b.n	8006c96 <__mdiff+0xca>
 8006cd4:	3f01      	subs	r7, #1
 8006cd6:	e7ea      	b.n	8006cae <__mdiff+0xe2>
 8006cd8:	08007f93 	.word	0x08007f93
 8006cdc:	08007fa4 	.word	0x08007fa4

08006ce0 <__d2b>:
 8006ce0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ce4:	4689      	mov	r9, r1
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	ec57 6b10 	vmov	r6, r7, d0
 8006cec:	4690      	mov	r8, r2
 8006cee:	f7ff fccf 	bl	8006690 <_Balloc>
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	b930      	cbnz	r0, 8006d04 <__d2b+0x24>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	4b25      	ldr	r3, [pc, #148]	; (8006d90 <__d2b+0xb0>)
 8006cfa:	4826      	ldr	r0, [pc, #152]	; (8006d94 <__d2b+0xb4>)
 8006cfc:	f240 310a 	movw	r1, #778	; 0x30a
 8006d00:	f000 faac 	bl	800725c <__assert_func>
 8006d04:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006d08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d0c:	bb35      	cbnz	r5, 8006d5c <__d2b+0x7c>
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	9301      	str	r3, [sp, #4]
 8006d12:	d028      	beq.n	8006d66 <__d2b+0x86>
 8006d14:	4668      	mov	r0, sp
 8006d16:	9600      	str	r6, [sp, #0]
 8006d18:	f7ff fd82 	bl	8006820 <__lo0bits>
 8006d1c:	9900      	ldr	r1, [sp, #0]
 8006d1e:	b300      	cbz	r0, 8006d62 <__d2b+0x82>
 8006d20:	9a01      	ldr	r2, [sp, #4]
 8006d22:	f1c0 0320 	rsb	r3, r0, #32
 8006d26:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2a:	430b      	orrs	r3, r1
 8006d2c:	40c2      	lsrs	r2, r0
 8006d2e:	6163      	str	r3, [r4, #20]
 8006d30:	9201      	str	r2, [sp, #4]
 8006d32:	9b01      	ldr	r3, [sp, #4]
 8006d34:	61a3      	str	r3, [r4, #24]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	bf14      	ite	ne
 8006d3a:	2202      	movne	r2, #2
 8006d3c:	2201      	moveq	r2, #1
 8006d3e:	6122      	str	r2, [r4, #16]
 8006d40:	b1d5      	cbz	r5, 8006d78 <__d2b+0x98>
 8006d42:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d46:	4405      	add	r5, r0
 8006d48:	f8c9 5000 	str.w	r5, [r9]
 8006d4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d50:	f8c8 0000 	str.w	r0, [r8]
 8006d54:	4620      	mov	r0, r4
 8006d56:	b003      	add	sp, #12
 8006d58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d60:	e7d5      	b.n	8006d0e <__d2b+0x2e>
 8006d62:	6161      	str	r1, [r4, #20]
 8006d64:	e7e5      	b.n	8006d32 <__d2b+0x52>
 8006d66:	a801      	add	r0, sp, #4
 8006d68:	f7ff fd5a 	bl	8006820 <__lo0bits>
 8006d6c:	9b01      	ldr	r3, [sp, #4]
 8006d6e:	6163      	str	r3, [r4, #20]
 8006d70:	2201      	movs	r2, #1
 8006d72:	6122      	str	r2, [r4, #16]
 8006d74:	3020      	adds	r0, #32
 8006d76:	e7e3      	b.n	8006d40 <__d2b+0x60>
 8006d78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d80:	f8c9 0000 	str.w	r0, [r9]
 8006d84:	6918      	ldr	r0, [r3, #16]
 8006d86:	f7ff fd2b 	bl	80067e0 <__hi0bits>
 8006d8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d8e:	e7df      	b.n	8006d50 <__d2b+0x70>
 8006d90:	08007f93 	.word	0x08007f93
 8006d94:	08007fa4 	.word	0x08007fa4

08006d98 <_calloc_r>:
 8006d98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d9a:	fba1 2402 	umull	r2, r4, r1, r2
 8006d9e:	b94c      	cbnz	r4, 8006db4 <_calloc_r+0x1c>
 8006da0:	4611      	mov	r1, r2
 8006da2:	9201      	str	r2, [sp, #4]
 8006da4:	f000 f87a 	bl	8006e9c <_malloc_r>
 8006da8:	9a01      	ldr	r2, [sp, #4]
 8006daa:	4605      	mov	r5, r0
 8006dac:	b930      	cbnz	r0, 8006dbc <_calloc_r+0x24>
 8006dae:	4628      	mov	r0, r5
 8006db0:	b003      	add	sp, #12
 8006db2:	bd30      	pop	{r4, r5, pc}
 8006db4:	220c      	movs	r2, #12
 8006db6:	6002      	str	r2, [r0, #0]
 8006db8:	2500      	movs	r5, #0
 8006dba:	e7f8      	b.n	8006dae <_calloc_r+0x16>
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	f7fe f93f 	bl	8005040 <memset>
 8006dc2:	e7f4      	b.n	8006dae <_calloc_r+0x16>

08006dc4 <_free_r>:
 8006dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dc6:	2900      	cmp	r1, #0
 8006dc8:	d044      	beq.n	8006e54 <_free_r+0x90>
 8006dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dce:	9001      	str	r0, [sp, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8006dd6:	bfb8      	it	lt
 8006dd8:	18e4      	addlt	r4, r4, r3
 8006dda:	f000 fa9b 	bl	8007314 <__malloc_lock>
 8006dde:	4a1e      	ldr	r2, [pc, #120]	; (8006e58 <_free_r+0x94>)
 8006de0:	9801      	ldr	r0, [sp, #4]
 8006de2:	6813      	ldr	r3, [r2, #0]
 8006de4:	b933      	cbnz	r3, 8006df4 <_free_r+0x30>
 8006de6:	6063      	str	r3, [r4, #4]
 8006de8:	6014      	str	r4, [r2, #0]
 8006dea:	b003      	add	sp, #12
 8006dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006df0:	f000 ba96 	b.w	8007320 <__malloc_unlock>
 8006df4:	42a3      	cmp	r3, r4
 8006df6:	d908      	bls.n	8006e0a <_free_r+0x46>
 8006df8:	6825      	ldr	r5, [r4, #0]
 8006dfa:	1961      	adds	r1, r4, r5
 8006dfc:	428b      	cmp	r3, r1
 8006dfe:	bf01      	itttt	eq
 8006e00:	6819      	ldreq	r1, [r3, #0]
 8006e02:	685b      	ldreq	r3, [r3, #4]
 8006e04:	1949      	addeq	r1, r1, r5
 8006e06:	6021      	streq	r1, [r4, #0]
 8006e08:	e7ed      	b.n	8006de6 <_free_r+0x22>
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	b10b      	cbz	r3, 8006e14 <_free_r+0x50>
 8006e10:	42a3      	cmp	r3, r4
 8006e12:	d9fa      	bls.n	8006e0a <_free_r+0x46>
 8006e14:	6811      	ldr	r1, [r2, #0]
 8006e16:	1855      	adds	r5, r2, r1
 8006e18:	42a5      	cmp	r5, r4
 8006e1a:	d10b      	bne.n	8006e34 <_free_r+0x70>
 8006e1c:	6824      	ldr	r4, [r4, #0]
 8006e1e:	4421      	add	r1, r4
 8006e20:	1854      	adds	r4, r2, r1
 8006e22:	42a3      	cmp	r3, r4
 8006e24:	6011      	str	r1, [r2, #0]
 8006e26:	d1e0      	bne.n	8006dea <_free_r+0x26>
 8006e28:	681c      	ldr	r4, [r3, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	6053      	str	r3, [r2, #4]
 8006e2e:	4421      	add	r1, r4
 8006e30:	6011      	str	r1, [r2, #0]
 8006e32:	e7da      	b.n	8006dea <_free_r+0x26>
 8006e34:	d902      	bls.n	8006e3c <_free_r+0x78>
 8006e36:	230c      	movs	r3, #12
 8006e38:	6003      	str	r3, [r0, #0]
 8006e3a:	e7d6      	b.n	8006dea <_free_r+0x26>
 8006e3c:	6825      	ldr	r5, [r4, #0]
 8006e3e:	1961      	adds	r1, r4, r5
 8006e40:	428b      	cmp	r3, r1
 8006e42:	bf04      	itt	eq
 8006e44:	6819      	ldreq	r1, [r3, #0]
 8006e46:	685b      	ldreq	r3, [r3, #4]
 8006e48:	6063      	str	r3, [r4, #4]
 8006e4a:	bf04      	itt	eq
 8006e4c:	1949      	addeq	r1, r1, r5
 8006e4e:	6021      	streq	r1, [r4, #0]
 8006e50:	6054      	str	r4, [r2, #4]
 8006e52:	e7ca      	b.n	8006dea <_free_r+0x26>
 8006e54:	b003      	add	sp, #12
 8006e56:	bd30      	pop	{r4, r5, pc}
 8006e58:	20000334 	.word	0x20000334

08006e5c <sbrk_aligned>:
 8006e5c:	b570      	push	{r4, r5, r6, lr}
 8006e5e:	4e0e      	ldr	r6, [pc, #56]	; (8006e98 <sbrk_aligned+0x3c>)
 8006e60:	460c      	mov	r4, r1
 8006e62:	6831      	ldr	r1, [r6, #0]
 8006e64:	4605      	mov	r5, r0
 8006e66:	b911      	cbnz	r1, 8006e6e <sbrk_aligned+0x12>
 8006e68:	f000 f9e8 	bl	800723c <_sbrk_r>
 8006e6c:	6030      	str	r0, [r6, #0]
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4628      	mov	r0, r5
 8006e72:	f000 f9e3 	bl	800723c <_sbrk_r>
 8006e76:	1c43      	adds	r3, r0, #1
 8006e78:	d00a      	beq.n	8006e90 <sbrk_aligned+0x34>
 8006e7a:	1cc4      	adds	r4, r0, #3
 8006e7c:	f024 0403 	bic.w	r4, r4, #3
 8006e80:	42a0      	cmp	r0, r4
 8006e82:	d007      	beq.n	8006e94 <sbrk_aligned+0x38>
 8006e84:	1a21      	subs	r1, r4, r0
 8006e86:	4628      	mov	r0, r5
 8006e88:	f000 f9d8 	bl	800723c <_sbrk_r>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d101      	bne.n	8006e94 <sbrk_aligned+0x38>
 8006e90:	f04f 34ff 	mov.w	r4, #4294967295
 8006e94:	4620      	mov	r0, r4
 8006e96:	bd70      	pop	{r4, r5, r6, pc}
 8006e98:	20000338 	.word	0x20000338

08006e9c <_malloc_r>:
 8006e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea0:	1ccd      	adds	r5, r1, #3
 8006ea2:	f025 0503 	bic.w	r5, r5, #3
 8006ea6:	3508      	adds	r5, #8
 8006ea8:	2d0c      	cmp	r5, #12
 8006eaa:	bf38      	it	cc
 8006eac:	250c      	movcc	r5, #12
 8006eae:	2d00      	cmp	r5, #0
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	db01      	blt.n	8006eb8 <_malloc_r+0x1c>
 8006eb4:	42a9      	cmp	r1, r5
 8006eb6:	d905      	bls.n	8006ec4 <_malloc_r+0x28>
 8006eb8:	230c      	movs	r3, #12
 8006eba:	603b      	str	r3, [r7, #0]
 8006ebc:	2600      	movs	r6, #0
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec4:	4e2e      	ldr	r6, [pc, #184]	; (8006f80 <_malloc_r+0xe4>)
 8006ec6:	f000 fa25 	bl	8007314 <__malloc_lock>
 8006eca:	6833      	ldr	r3, [r6, #0]
 8006ecc:	461c      	mov	r4, r3
 8006ece:	bb34      	cbnz	r4, 8006f1e <_malloc_r+0x82>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f7ff ffc2 	bl	8006e5c <sbrk_aligned>
 8006ed8:	1c43      	adds	r3, r0, #1
 8006eda:	4604      	mov	r4, r0
 8006edc:	d14d      	bne.n	8006f7a <_malloc_r+0xde>
 8006ede:	6834      	ldr	r4, [r6, #0]
 8006ee0:	4626      	mov	r6, r4
 8006ee2:	2e00      	cmp	r6, #0
 8006ee4:	d140      	bne.n	8006f68 <_malloc_r+0xcc>
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	4631      	mov	r1, r6
 8006eea:	4638      	mov	r0, r7
 8006eec:	eb04 0803 	add.w	r8, r4, r3
 8006ef0:	f000 f9a4 	bl	800723c <_sbrk_r>
 8006ef4:	4580      	cmp	r8, r0
 8006ef6:	d13a      	bne.n	8006f6e <_malloc_r+0xd2>
 8006ef8:	6821      	ldr	r1, [r4, #0]
 8006efa:	3503      	adds	r5, #3
 8006efc:	1a6d      	subs	r5, r5, r1
 8006efe:	f025 0503 	bic.w	r5, r5, #3
 8006f02:	3508      	adds	r5, #8
 8006f04:	2d0c      	cmp	r5, #12
 8006f06:	bf38      	it	cc
 8006f08:	250c      	movcc	r5, #12
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	f7ff ffa5 	bl	8006e5c <sbrk_aligned>
 8006f12:	3001      	adds	r0, #1
 8006f14:	d02b      	beq.n	8006f6e <_malloc_r+0xd2>
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	442b      	add	r3, r5
 8006f1a:	6023      	str	r3, [r4, #0]
 8006f1c:	e00e      	b.n	8006f3c <_malloc_r+0xa0>
 8006f1e:	6822      	ldr	r2, [r4, #0]
 8006f20:	1b52      	subs	r2, r2, r5
 8006f22:	d41e      	bmi.n	8006f62 <_malloc_r+0xc6>
 8006f24:	2a0b      	cmp	r2, #11
 8006f26:	d916      	bls.n	8006f56 <_malloc_r+0xba>
 8006f28:	1961      	adds	r1, r4, r5
 8006f2a:	42a3      	cmp	r3, r4
 8006f2c:	6025      	str	r5, [r4, #0]
 8006f2e:	bf18      	it	ne
 8006f30:	6059      	strne	r1, [r3, #4]
 8006f32:	6863      	ldr	r3, [r4, #4]
 8006f34:	bf08      	it	eq
 8006f36:	6031      	streq	r1, [r6, #0]
 8006f38:	5162      	str	r2, [r4, r5]
 8006f3a:	604b      	str	r3, [r1, #4]
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	f104 060b 	add.w	r6, r4, #11
 8006f42:	f000 f9ed 	bl	8007320 <__malloc_unlock>
 8006f46:	f026 0607 	bic.w	r6, r6, #7
 8006f4a:	1d23      	adds	r3, r4, #4
 8006f4c:	1af2      	subs	r2, r6, r3
 8006f4e:	d0b6      	beq.n	8006ebe <_malloc_r+0x22>
 8006f50:	1b9b      	subs	r3, r3, r6
 8006f52:	50a3      	str	r3, [r4, r2]
 8006f54:	e7b3      	b.n	8006ebe <_malloc_r+0x22>
 8006f56:	6862      	ldr	r2, [r4, #4]
 8006f58:	42a3      	cmp	r3, r4
 8006f5a:	bf0c      	ite	eq
 8006f5c:	6032      	streq	r2, [r6, #0]
 8006f5e:	605a      	strne	r2, [r3, #4]
 8006f60:	e7ec      	b.n	8006f3c <_malloc_r+0xa0>
 8006f62:	4623      	mov	r3, r4
 8006f64:	6864      	ldr	r4, [r4, #4]
 8006f66:	e7b2      	b.n	8006ece <_malloc_r+0x32>
 8006f68:	4634      	mov	r4, r6
 8006f6a:	6876      	ldr	r6, [r6, #4]
 8006f6c:	e7b9      	b.n	8006ee2 <_malloc_r+0x46>
 8006f6e:	230c      	movs	r3, #12
 8006f70:	603b      	str	r3, [r7, #0]
 8006f72:	4638      	mov	r0, r7
 8006f74:	f000 f9d4 	bl	8007320 <__malloc_unlock>
 8006f78:	e7a1      	b.n	8006ebe <_malloc_r+0x22>
 8006f7a:	6025      	str	r5, [r4, #0]
 8006f7c:	e7de      	b.n	8006f3c <_malloc_r+0xa0>
 8006f7e:	bf00      	nop
 8006f80:	20000334 	.word	0x20000334

08006f84 <__ssputs_r>:
 8006f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f88:	688e      	ldr	r6, [r1, #8]
 8006f8a:	429e      	cmp	r6, r3
 8006f8c:	4682      	mov	sl, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	4690      	mov	r8, r2
 8006f92:	461f      	mov	r7, r3
 8006f94:	d838      	bhi.n	8007008 <__ssputs_r+0x84>
 8006f96:	898a      	ldrh	r2, [r1, #12]
 8006f98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f9c:	d032      	beq.n	8007004 <__ssputs_r+0x80>
 8006f9e:	6825      	ldr	r5, [r4, #0]
 8006fa0:	6909      	ldr	r1, [r1, #16]
 8006fa2:	eba5 0901 	sub.w	r9, r5, r1
 8006fa6:	6965      	ldr	r5, [r4, #20]
 8006fa8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	444b      	add	r3, r9
 8006fb4:	106d      	asrs	r5, r5, #1
 8006fb6:	429d      	cmp	r5, r3
 8006fb8:	bf38      	it	cc
 8006fba:	461d      	movcc	r5, r3
 8006fbc:	0553      	lsls	r3, r2, #21
 8006fbe:	d531      	bpl.n	8007024 <__ssputs_r+0xa0>
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	f7ff ff6b 	bl	8006e9c <_malloc_r>
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	b950      	cbnz	r0, 8006fe0 <__ssputs_r+0x5c>
 8006fca:	230c      	movs	r3, #12
 8006fcc:	f8ca 3000 	str.w	r3, [sl]
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fd6:	81a3      	strh	r3, [r4, #12]
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe0:	6921      	ldr	r1, [r4, #16]
 8006fe2:	464a      	mov	r2, r9
 8006fe4:	f7ff fb46 	bl	8006674 <memcpy>
 8006fe8:	89a3      	ldrh	r3, [r4, #12]
 8006fea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff2:	81a3      	strh	r3, [r4, #12]
 8006ff4:	6126      	str	r6, [r4, #16]
 8006ff6:	6165      	str	r5, [r4, #20]
 8006ff8:	444e      	add	r6, r9
 8006ffa:	eba5 0509 	sub.w	r5, r5, r9
 8006ffe:	6026      	str	r6, [r4, #0]
 8007000:	60a5      	str	r5, [r4, #8]
 8007002:	463e      	mov	r6, r7
 8007004:	42be      	cmp	r6, r7
 8007006:	d900      	bls.n	800700a <__ssputs_r+0x86>
 8007008:	463e      	mov	r6, r7
 800700a:	6820      	ldr	r0, [r4, #0]
 800700c:	4632      	mov	r2, r6
 800700e:	4641      	mov	r1, r8
 8007010:	f000 f966 	bl	80072e0 <memmove>
 8007014:	68a3      	ldr	r3, [r4, #8]
 8007016:	1b9b      	subs	r3, r3, r6
 8007018:	60a3      	str	r3, [r4, #8]
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	4433      	add	r3, r6
 800701e:	6023      	str	r3, [r4, #0]
 8007020:	2000      	movs	r0, #0
 8007022:	e7db      	b.n	8006fdc <__ssputs_r+0x58>
 8007024:	462a      	mov	r2, r5
 8007026:	f000 f981 	bl	800732c <_realloc_r>
 800702a:	4606      	mov	r6, r0
 800702c:	2800      	cmp	r0, #0
 800702e:	d1e1      	bne.n	8006ff4 <__ssputs_r+0x70>
 8007030:	6921      	ldr	r1, [r4, #16]
 8007032:	4650      	mov	r0, sl
 8007034:	f7ff fec6 	bl	8006dc4 <_free_r>
 8007038:	e7c7      	b.n	8006fca <__ssputs_r+0x46>
	...

0800703c <_svfiprintf_r>:
 800703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	4698      	mov	r8, r3
 8007042:	898b      	ldrh	r3, [r1, #12]
 8007044:	061b      	lsls	r3, r3, #24
 8007046:	b09d      	sub	sp, #116	; 0x74
 8007048:	4607      	mov	r7, r0
 800704a:	460d      	mov	r5, r1
 800704c:	4614      	mov	r4, r2
 800704e:	d50e      	bpl.n	800706e <_svfiprintf_r+0x32>
 8007050:	690b      	ldr	r3, [r1, #16]
 8007052:	b963      	cbnz	r3, 800706e <_svfiprintf_r+0x32>
 8007054:	2140      	movs	r1, #64	; 0x40
 8007056:	f7ff ff21 	bl	8006e9c <_malloc_r>
 800705a:	6028      	str	r0, [r5, #0]
 800705c:	6128      	str	r0, [r5, #16]
 800705e:	b920      	cbnz	r0, 800706a <_svfiprintf_r+0x2e>
 8007060:	230c      	movs	r3, #12
 8007062:	603b      	str	r3, [r7, #0]
 8007064:	f04f 30ff 	mov.w	r0, #4294967295
 8007068:	e0d1      	b.n	800720e <_svfiprintf_r+0x1d2>
 800706a:	2340      	movs	r3, #64	; 0x40
 800706c:	616b      	str	r3, [r5, #20]
 800706e:	2300      	movs	r3, #0
 8007070:	9309      	str	r3, [sp, #36]	; 0x24
 8007072:	2320      	movs	r3, #32
 8007074:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007078:	f8cd 800c 	str.w	r8, [sp, #12]
 800707c:	2330      	movs	r3, #48	; 0x30
 800707e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007228 <_svfiprintf_r+0x1ec>
 8007082:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007086:	f04f 0901 	mov.w	r9, #1
 800708a:	4623      	mov	r3, r4
 800708c:	469a      	mov	sl, r3
 800708e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007092:	b10a      	cbz	r2, 8007098 <_svfiprintf_r+0x5c>
 8007094:	2a25      	cmp	r2, #37	; 0x25
 8007096:	d1f9      	bne.n	800708c <_svfiprintf_r+0x50>
 8007098:	ebba 0b04 	subs.w	fp, sl, r4
 800709c:	d00b      	beq.n	80070b6 <_svfiprintf_r+0x7a>
 800709e:	465b      	mov	r3, fp
 80070a0:	4622      	mov	r2, r4
 80070a2:	4629      	mov	r1, r5
 80070a4:	4638      	mov	r0, r7
 80070a6:	f7ff ff6d 	bl	8006f84 <__ssputs_r>
 80070aa:	3001      	adds	r0, #1
 80070ac:	f000 80aa 	beq.w	8007204 <_svfiprintf_r+0x1c8>
 80070b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070b2:	445a      	add	r2, fp
 80070b4:	9209      	str	r2, [sp, #36]	; 0x24
 80070b6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 80a2 	beq.w	8007204 <_svfiprintf_r+0x1c8>
 80070c0:	2300      	movs	r3, #0
 80070c2:	f04f 32ff 	mov.w	r2, #4294967295
 80070c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ca:	f10a 0a01 	add.w	sl, sl, #1
 80070ce:	9304      	str	r3, [sp, #16]
 80070d0:	9307      	str	r3, [sp, #28]
 80070d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070d6:	931a      	str	r3, [sp, #104]	; 0x68
 80070d8:	4654      	mov	r4, sl
 80070da:	2205      	movs	r2, #5
 80070dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e0:	4851      	ldr	r0, [pc, #324]	; (8007228 <_svfiprintf_r+0x1ec>)
 80070e2:	f7f9 f87d 	bl	80001e0 <memchr>
 80070e6:	9a04      	ldr	r2, [sp, #16]
 80070e8:	b9d8      	cbnz	r0, 8007122 <_svfiprintf_r+0xe6>
 80070ea:	06d0      	lsls	r0, r2, #27
 80070ec:	bf44      	itt	mi
 80070ee:	2320      	movmi	r3, #32
 80070f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070f4:	0711      	lsls	r1, r2, #28
 80070f6:	bf44      	itt	mi
 80070f8:	232b      	movmi	r3, #43	; 0x2b
 80070fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007102:	2b2a      	cmp	r3, #42	; 0x2a
 8007104:	d015      	beq.n	8007132 <_svfiprintf_r+0xf6>
 8007106:	9a07      	ldr	r2, [sp, #28]
 8007108:	4654      	mov	r4, sl
 800710a:	2000      	movs	r0, #0
 800710c:	f04f 0c0a 	mov.w	ip, #10
 8007110:	4621      	mov	r1, r4
 8007112:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007116:	3b30      	subs	r3, #48	; 0x30
 8007118:	2b09      	cmp	r3, #9
 800711a:	d94e      	bls.n	80071ba <_svfiprintf_r+0x17e>
 800711c:	b1b0      	cbz	r0, 800714c <_svfiprintf_r+0x110>
 800711e:	9207      	str	r2, [sp, #28]
 8007120:	e014      	b.n	800714c <_svfiprintf_r+0x110>
 8007122:	eba0 0308 	sub.w	r3, r0, r8
 8007126:	fa09 f303 	lsl.w	r3, r9, r3
 800712a:	4313      	orrs	r3, r2
 800712c:	9304      	str	r3, [sp, #16]
 800712e:	46a2      	mov	sl, r4
 8007130:	e7d2      	b.n	80070d8 <_svfiprintf_r+0x9c>
 8007132:	9b03      	ldr	r3, [sp, #12]
 8007134:	1d19      	adds	r1, r3, #4
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	9103      	str	r1, [sp, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	bfbb      	ittet	lt
 800713e:	425b      	neglt	r3, r3
 8007140:	f042 0202 	orrlt.w	r2, r2, #2
 8007144:	9307      	strge	r3, [sp, #28]
 8007146:	9307      	strlt	r3, [sp, #28]
 8007148:	bfb8      	it	lt
 800714a:	9204      	strlt	r2, [sp, #16]
 800714c:	7823      	ldrb	r3, [r4, #0]
 800714e:	2b2e      	cmp	r3, #46	; 0x2e
 8007150:	d10c      	bne.n	800716c <_svfiprintf_r+0x130>
 8007152:	7863      	ldrb	r3, [r4, #1]
 8007154:	2b2a      	cmp	r3, #42	; 0x2a
 8007156:	d135      	bne.n	80071c4 <_svfiprintf_r+0x188>
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	1d1a      	adds	r2, r3, #4
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	9203      	str	r2, [sp, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	bfb8      	it	lt
 8007164:	f04f 33ff 	movlt.w	r3, #4294967295
 8007168:	3402      	adds	r4, #2
 800716a:	9305      	str	r3, [sp, #20]
 800716c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007238 <_svfiprintf_r+0x1fc>
 8007170:	7821      	ldrb	r1, [r4, #0]
 8007172:	2203      	movs	r2, #3
 8007174:	4650      	mov	r0, sl
 8007176:	f7f9 f833 	bl	80001e0 <memchr>
 800717a:	b140      	cbz	r0, 800718e <_svfiprintf_r+0x152>
 800717c:	2340      	movs	r3, #64	; 0x40
 800717e:	eba0 000a 	sub.w	r0, r0, sl
 8007182:	fa03 f000 	lsl.w	r0, r3, r0
 8007186:	9b04      	ldr	r3, [sp, #16]
 8007188:	4303      	orrs	r3, r0
 800718a:	3401      	adds	r4, #1
 800718c:	9304      	str	r3, [sp, #16]
 800718e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007192:	4826      	ldr	r0, [pc, #152]	; (800722c <_svfiprintf_r+0x1f0>)
 8007194:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007198:	2206      	movs	r2, #6
 800719a:	f7f9 f821 	bl	80001e0 <memchr>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d038      	beq.n	8007214 <_svfiprintf_r+0x1d8>
 80071a2:	4b23      	ldr	r3, [pc, #140]	; (8007230 <_svfiprintf_r+0x1f4>)
 80071a4:	bb1b      	cbnz	r3, 80071ee <_svfiprintf_r+0x1b2>
 80071a6:	9b03      	ldr	r3, [sp, #12]
 80071a8:	3307      	adds	r3, #7
 80071aa:	f023 0307 	bic.w	r3, r3, #7
 80071ae:	3308      	adds	r3, #8
 80071b0:	9303      	str	r3, [sp, #12]
 80071b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071b4:	4433      	add	r3, r6
 80071b6:	9309      	str	r3, [sp, #36]	; 0x24
 80071b8:	e767      	b.n	800708a <_svfiprintf_r+0x4e>
 80071ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80071be:	460c      	mov	r4, r1
 80071c0:	2001      	movs	r0, #1
 80071c2:	e7a5      	b.n	8007110 <_svfiprintf_r+0xd4>
 80071c4:	2300      	movs	r3, #0
 80071c6:	3401      	adds	r4, #1
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	4619      	mov	r1, r3
 80071cc:	f04f 0c0a 	mov.w	ip, #10
 80071d0:	4620      	mov	r0, r4
 80071d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071d6:	3a30      	subs	r2, #48	; 0x30
 80071d8:	2a09      	cmp	r2, #9
 80071da:	d903      	bls.n	80071e4 <_svfiprintf_r+0x1a8>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0c5      	beq.n	800716c <_svfiprintf_r+0x130>
 80071e0:	9105      	str	r1, [sp, #20]
 80071e2:	e7c3      	b.n	800716c <_svfiprintf_r+0x130>
 80071e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80071e8:	4604      	mov	r4, r0
 80071ea:	2301      	movs	r3, #1
 80071ec:	e7f0      	b.n	80071d0 <_svfiprintf_r+0x194>
 80071ee:	ab03      	add	r3, sp, #12
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	462a      	mov	r2, r5
 80071f4:	4b0f      	ldr	r3, [pc, #60]	; (8007234 <_svfiprintf_r+0x1f8>)
 80071f6:	a904      	add	r1, sp, #16
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7fd ffc9 	bl	8005190 <_printf_float>
 80071fe:	1c42      	adds	r2, r0, #1
 8007200:	4606      	mov	r6, r0
 8007202:	d1d6      	bne.n	80071b2 <_svfiprintf_r+0x176>
 8007204:	89ab      	ldrh	r3, [r5, #12]
 8007206:	065b      	lsls	r3, r3, #25
 8007208:	f53f af2c 	bmi.w	8007064 <_svfiprintf_r+0x28>
 800720c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800720e:	b01d      	add	sp, #116	; 0x74
 8007210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007214:	ab03      	add	r3, sp, #12
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	462a      	mov	r2, r5
 800721a:	4b06      	ldr	r3, [pc, #24]	; (8007234 <_svfiprintf_r+0x1f8>)
 800721c:	a904      	add	r1, sp, #16
 800721e:	4638      	mov	r0, r7
 8007220:	f7fe fa5a 	bl	80056d8 <_printf_i>
 8007224:	e7eb      	b.n	80071fe <_svfiprintf_r+0x1c2>
 8007226:	bf00      	nop
 8007228:	080080fc 	.word	0x080080fc
 800722c:	08008106 	.word	0x08008106
 8007230:	08005191 	.word	0x08005191
 8007234:	08006f85 	.word	0x08006f85
 8007238:	08008102 	.word	0x08008102

0800723c <_sbrk_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d06      	ldr	r5, [pc, #24]	; (8007258 <_sbrk_r+0x1c>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	f7fa faa0 	bl	800178c <_sbrk>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_sbrk_r+0x1a>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_sbrk_r+0x1a>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	2000033c 	.word	0x2000033c

0800725c <__assert_func>:
 800725c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800725e:	4614      	mov	r4, r2
 8007260:	461a      	mov	r2, r3
 8007262:	4b09      	ldr	r3, [pc, #36]	; (8007288 <__assert_func+0x2c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4605      	mov	r5, r0
 8007268:	68d8      	ldr	r0, [r3, #12]
 800726a:	b14c      	cbz	r4, 8007280 <__assert_func+0x24>
 800726c:	4b07      	ldr	r3, [pc, #28]	; (800728c <__assert_func+0x30>)
 800726e:	9100      	str	r1, [sp, #0]
 8007270:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007274:	4906      	ldr	r1, [pc, #24]	; (8007290 <__assert_func+0x34>)
 8007276:	462b      	mov	r3, r5
 8007278:	f000 f80e 	bl	8007298 <fiprintf>
 800727c:	f000 faac 	bl	80077d8 <abort>
 8007280:	4b04      	ldr	r3, [pc, #16]	; (8007294 <__assert_func+0x38>)
 8007282:	461c      	mov	r4, r3
 8007284:	e7f3      	b.n	800726e <__assert_func+0x12>
 8007286:	bf00      	nop
 8007288:	2000000c 	.word	0x2000000c
 800728c:	0800810d 	.word	0x0800810d
 8007290:	0800811a 	.word	0x0800811a
 8007294:	08008148 	.word	0x08008148

08007298 <fiprintf>:
 8007298:	b40e      	push	{r1, r2, r3}
 800729a:	b503      	push	{r0, r1, lr}
 800729c:	4601      	mov	r1, r0
 800729e:	ab03      	add	r3, sp, #12
 80072a0:	4805      	ldr	r0, [pc, #20]	; (80072b8 <fiprintf+0x20>)
 80072a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072a6:	6800      	ldr	r0, [r0, #0]
 80072a8:	9301      	str	r3, [sp, #4]
 80072aa:	f000 f897 	bl	80073dc <_vfiprintf_r>
 80072ae:	b002      	add	sp, #8
 80072b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072b4:	b003      	add	sp, #12
 80072b6:	4770      	bx	lr
 80072b8:	2000000c 	.word	0x2000000c

080072bc <__ascii_mbtowc>:
 80072bc:	b082      	sub	sp, #8
 80072be:	b901      	cbnz	r1, 80072c2 <__ascii_mbtowc+0x6>
 80072c0:	a901      	add	r1, sp, #4
 80072c2:	b142      	cbz	r2, 80072d6 <__ascii_mbtowc+0x1a>
 80072c4:	b14b      	cbz	r3, 80072da <__ascii_mbtowc+0x1e>
 80072c6:	7813      	ldrb	r3, [r2, #0]
 80072c8:	600b      	str	r3, [r1, #0]
 80072ca:	7812      	ldrb	r2, [r2, #0]
 80072cc:	1e10      	subs	r0, r2, #0
 80072ce:	bf18      	it	ne
 80072d0:	2001      	movne	r0, #1
 80072d2:	b002      	add	sp, #8
 80072d4:	4770      	bx	lr
 80072d6:	4610      	mov	r0, r2
 80072d8:	e7fb      	b.n	80072d2 <__ascii_mbtowc+0x16>
 80072da:	f06f 0001 	mvn.w	r0, #1
 80072de:	e7f8      	b.n	80072d2 <__ascii_mbtowc+0x16>

080072e0 <memmove>:
 80072e0:	4288      	cmp	r0, r1
 80072e2:	b510      	push	{r4, lr}
 80072e4:	eb01 0402 	add.w	r4, r1, r2
 80072e8:	d902      	bls.n	80072f0 <memmove+0x10>
 80072ea:	4284      	cmp	r4, r0
 80072ec:	4623      	mov	r3, r4
 80072ee:	d807      	bhi.n	8007300 <memmove+0x20>
 80072f0:	1e43      	subs	r3, r0, #1
 80072f2:	42a1      	cmp	r1, r4
 80072f4:	d008      	beq.n	8007308 <memmove+0x28>
 80072f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072fe:	e7f8      	b.n	80072f2 <memmove+0x12>
 8007300:	4402      	add	r2, r0
 8007302:	4601      	mov	r1, r0
 8007304:	428a      	cmp	r2, r1
 8007306:	d100      	bne.n	800730a <memmove+0x2a>
 8007308:	bd10      	pop	{r4, pc}
 800730a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800730e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007312:	e7f7      	b.n	8007304 <memmove+0x24>

08007314 <__malloc_lock>:
 8007314:	4801      	ldr	r0, [pc, #4]	; (800731c <__malloc_lock+0x8>)
 8007316:	f000 bc1f 	b.w	8007b58 <__retarget_lock_acquire_recursive>
 800731a:	bf00      	nop
 800731c:	20000340 	.word	0x20000340

08007320 <__malloc_unlock>:
 8007320:	4801      	ldr	r0, [pc, #4]	; (8007328 <__malloc_unlock+0x8>)
 8007322:	f000 bc1a 	b.w	8007b5a <__retarget_lock_release_recursive>
 8007326:	bf00      	nop
 8007328:	20000340 	.word	0x20000340

0800732c <_realloc_r>:
 800732c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007330:	4680      	mov	r8, r0
 8007332:	4614      	mov	r4, r2
 8007334:	460e      	mov	r6, r1
 8007336:	b921      	cbnz	r1, 8007342 <_realloc_r+0x16>
 8007338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800733c:	4611      	mov	r1, r2
 800733e:	f7ff bdad 	b.w	8006e9c <_malloc_r>
 8007342:	b92a      	cbnz	r2, 8007350 <_realloc_r+0x24>
 8007344:	f7ff fd3e 	bl	8006dc4 <_free_r>
 8007348:	4625      	mov	r5, r4
 800734a:	4628      	mov	r0, r5
 800734c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007350:	f000 fc6a 	bl	8007c28 <_malloc_usable_size_r>
 8007354:	4284      	cmp	r4, r0
 8007356:	4607      	mov	r7, r0
 8007358:	d802      	bhi.n	8007360 <_realloc_r+0x34>
 800735a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800735e:	d812      	bhi.n	8007386 <_realloc_r+0x5a>
 8007360:	4621      	mov	r1, r4
 8007362:	4640      	mov	r0, r8
 8007364:	f7ff fd9a 	bl	8006e9c <_malloc_r>
 8007368:	4605      	mov	r5, r0
 800736a:	2800      	cmp	r0, #0
 800736c:	d0ed      	beq.n	800734a <_realloc_r+0x1e>
 800736e:	42bc      	cmp	r4, r7
 8007370:	4622      	mov	r2, r4
 8007372:	4631      	mov	r1, r6
 8007374:	bf28      	it	cs
 8007376:	463a      	movcs	r2, r7
 8007378:	f7ff f97c 	bl	8006674 <memcpy>
 800737c:	4631      	mov	r1, r6
 800737e:	4640      	mov	r0, r8
 8007380:	f7ff fd20 	bl	8006dc4 <_free_r>
 8007384:	e7e1      	b.n	800734a <_realloc_r+0x1e>
 8007386:	4635      	mov	r5, r6
 8007388:	e7df      	b.n	800734a <_realloc_r+0x1e>

0800738a <__sfputc_r>:
 800738a:	6893      	ldr	r3, [r2, #8]
 800738c:	3b01      	subs	r3, #1
 800738e:	2b00      	cmp	r3, #0
 8007390:	b410      	push	{r4}
 8007392:	6093      	str	r3, [r2, #8]
 8007394:	da08      	bge.n	80073a8 <__sfputc_r+0x1e>
 8007396:	6994      	ldr	r4, [r2, #24]
 8007398:	42a3      	cmp	r3, r4
 800739a:	db01      	blt.n	80073a0 <__sfputc_r+0x16>
 800739c:	290a      	cmp	r1, #10
 800739e:	d103      	bne.n	80073a8 <__sfputc_r+0x1e>
 80073a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073a4:	f000 b94a 	b.w	800763c <__swbuf_r>
 80073a8:	6813      	ldr	r3, [r2, #0]
 80073aa:	1c58      	adds	r0, r3, #1
 80073ac:	6010      	str	r0, [r2, #0]
 80073ae:	7019      	strb	r1, [r3, #0]
 80073b0:	4608      	mov	r0, r1
 80073b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <__sfputs_r>:
 80073b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ba:	4606      	mov	r6, r0
 80073bc:	460f      	mov	r7, r1
 80073be:	4614      	mov	r4, r2
 80073c0:	18d5      	adds	r5, r2, r3
 80073c2:	42ac      	cmp	r4, r5
 80073c4:	d101      	bne.n	80073ca <__sfputs_r+0x12>
 80073c6:	2000      	movs	r0, #0
 80073c8:	e007      	b.n	80073da <__sfputs_r+0x22>
 80073ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ce:	463a      	mov	r2, r7
 80073d0:	4630      	mov	r0, r6
 80073d2:	f7ff ffda 	bl	800738a <__sfputc_r>
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d1f3      	bne.n	80073c2 <__sfputs_r+0xa>
 80073da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073dc <_vfiprintf_r>:
 80073dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e0:	460d      	mov	r5, r1
 80073e2:	b09d      	sub	sp, #116	; 0x74
 80073e4:	4614      	mov	r4, r2
 80073e6:	4698      	mov	r8, r3
 80073e8:	4606      	mov	r6, r0
 80073ea:	b118      	cbz	r0, 80073f4 <_vfiprintf_r+0x18>
 80073ec:	6983      	ldr	r3, [r0, #24]
 80073ee:	b90b      	cbnz	r3, 80073f4 <_vfiprintf_r+0x18>
 80073f0:	f000 fb14 	bl	8007a1c <__sinit>
 80073f4:	4b89      	ldr	r3, [pc, #548]	; (800761c <_vfiprintf_r+0x240>)
 80073f6:	429d      	cmp	r5, r3
 80073f8:	d11b      	bne.n	8007432 <_vfiprintf_r+0x56>
 80073fa:	6875      	ldr	r5, [r6, #4]
 80073fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073fe:	07d9      	lsls	r1, r3, #31
 8007400:	d405      	bmi.n	800740e <_vfiprintf_r+0x32>
 8007402:	89ab      	ldrh	r3, [r5, #12]
 8007404:	059a      	lsls	r2, r3, #22
 8007406:	d402      	bmi.n	800740e <_vfiprintf_r+0x32>
 8007408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800740a:	f000 fba5 	bl	8007b58 <__retarget_lock_acquire_recursive>
 800740e:	89ab      	ldrh	r3, [r5, #12]
 8007410:	071b      	lsls	r3, r3, #28
 8007412:	d501      	bpl.n	8007418 <_vfiprintf_r+0x3c>
 8007414:	692b      	ldr	r3, [r5, #16]
 8007416:	b9eb      	cbnz	r3, 8007454 <_vfiprintf_r+0x78>
 8007418:	4629      	mov	r1, r5
 800741a:	4630      	mov	r0, r6
 800741c:	f000 f96e 	bl	80076fc <__swsetup_r>
 8007420:	b1c0      	cbz	r0, 8007454 <_vfiprintf_r+0x78>
 8007422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007424:	07dc      	lsls	r4, r3, #31
 8007426:	d50e      	bpl.n	8007446 <_vfiprintf_r+0x6a>
 8007428:	f04f 30ff 	mov.w	r0, #4294967295
 800742c:	b01d      	add	sp, #116	; 0x74
 800742e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007432:	4b7b      	ldr	r3, [pc, #492]	; (8007620 <_vfiprintf_r+0x244>)
 8007434:	429d      	cmp	r5, r3
 8007436:	d101      	bne.n	800743c <_vfiprintf_r+0x60>
 8007438:	68b5      	ldr	r5, [r6, #8]
 800743a:	e7df      	b.n	80073fc <_vfiprintf_r+0x20>
 800743c:	4b79      	ldr	r3, [pc, #484]	; (8007624 <_vfiprintf_r+0x248>)
 800743e:	429d      	cmp	r5, r3
 8007440:	bf08      	it	eq
 8007442:	68f5      	ldreq	r5, [r6, #12]
 8007444:	e7da      	b.n	80073fc <_vfiprintf_r+0x20>
 8007446:	89ab      	ldrh	r3, [r5, #12]
 8007448:	0598      	lsls	r0, r3, #22
 800744a:	d4ed      	bmi.n	8007428 <_vfiprintf_r+0x4c>
 800744c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800744e:	f000 fb84 	bl	8007b5a <__retarget_lock_release_recursive>
 8007452:	e7e9      	b.n	8007428 <_vfiprintf_r+0x4c>
 8007454:	2300      	movs	r3, #0
 8007456:	9309      	str	r3, [sp, #36]	; 0x24
 8007458:	2320      	movs	r3, #32
 800745a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800745e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007462:	2330      	movs	r3, #48	; 0x30
 8007464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007628 <_vfiprintf_r+0x24c>
 8007468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800746c:	f04f 0901 	mov.w	r9, #1
 8007470:	4623      	mov	r3, r4
 8007472:	469a      	mov	sl, r3
 8007474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007478:	b10a      	cbz	r2, 800747e <_vfiprintf_r+0xa2>
 800747a:	2a25      	cmp	r2, #37	; 0x25
 800747c:	d1f9      	bne.n	8007472 <_vfiprintf_r+0x96>
 800747e:	ebba 0b04 	subs.w	fp, sl, r4
 8007482:	d00b      	beq.n	800749c <_vfiprintf_r+0xc0>
 8007484:	465b      	mov	r3, fp
 8007486:	4622      	mov	r2, r4
 8007488:	4629      	mov	r1, r5
 800748a:	4630      	mov	r0, r6
 800748c:	f7ff ff94 	bl	80073b8 <__sfputs_r>
 8007490:	3001      	adds	r0, #1
 8007492:	f000 80aa 	beq.w	80075ea <_vfiprintf_r+0x20e>
 8007496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007498:	445a      	add	r2, fp
 800749a:	9209      	str	r2, [sp, #36]	; 0x24
 800749c:	f89a 3000 	ldrb.w	r3, [sl]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f000 80a2 	beq.w	80075ea <_vfiprintf_r+0x20e>
 80074a6:	2300      	movs	r3, #0
 80074a8:	f04f 32ff 	mov.w	r2, #4294967295
 80074ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074b0:	f10a 0a01 	add.w	sl, sl, #1
 80074b4:	9304      	str	r3, [sp, #16]
 80074b6:	9307      	str	r3, [sp, #28]
 80074b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074bc:	931a      	str	r3, [sp, #104]	; 0x68
 80074be:	4654      	mov	r4, sl
 80074c0:	2205      	movs	r2, #5
 80074c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c6:	4858      	ldr	r0, [pc, #352]	; (8007628 <_vfiprintf_r+0x24c>)
 80074c8:	f7f8 fe8a 	bl	80001e0 <memchr>
 80074cc:	9a04      	ldr	r2, [sp, #16]
 80074ce:	b9d8      	cbnz	r0, 8007508 <_vfiprintf_r+0x12c>
 80074d0:	06d1      	lsls	r1, r2, #27
 80074d2:	bf44      	itt	mi
 80074d4:	2320      	movmi	r3, #32
 80074d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074da:	0713      	lsls	r3, r2, #28
 80074dc:	bf44      	itt	mi
 80074de:	232b      	movmi	r3, #43	; 0x2b
 80074e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074e4:	f89a 3000 	ldrb.w	r3, [sl]
 80074e8:	2b2a      	cmp	r3, #42	; 0x2a
 80074ea:	d015      	beq.n	8007518 <_vfiprintf_r+0x13c>
 80074ec:	9a07      	ldr	r2, [sp, #28]
 80074ee:	4654      	mov	r4, sl
 80074f0:	2000      	movs	r0, #0
 80074f2:	f04f 0c0a 	mov.w	ip, #10
 80074f6:	4621      	mov	r1, r4
 80074f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074fc:	3b30      	subs	r3, #48	; 0x30
 80074fe:	2b09      	cmp	r3, #9
 8007500:	d94e      	bls.n	80075a0 <_vfiprintf_r+0x1c4>
 8007502:	b1b0      	cbz	r0, 8007532 <_vfiprintf_r+0x156>
 8007504:	9207      	str	r2, [sp, #28]
 8007506:	e014      	b.n	8007532 <_vfiprintf_r+0x156>
 8007508:	eba0 0308 	sub.w	r3, r0, r8
 800750c:	fa09 f303 	lsl.w	r3, r9, r3
 8007510:	4313      	orrs	r3, r2
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	46a2      	mov	sl, r4
 8007516:	e7d2      	b.n	80074be <_vfiprintf_r+0xe2>
 8007518:	9b03      	ldr	r3, [sp, #12]
 800751a:	1d19      	adds	r1, r3, #4
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	9103      	str	r1, [sp, #12]
 8007520:	2b00      	cmp	r3, #0
 8007522:	bfbb      	ittet	lt
 8007524:	425b      	neglt	r3, r3
 8007526:	f042 0202 	orrlt.w	r2, r2, #2
 800752a:	9307      	strge	r3, [sp, #28]
 800752c:	9307      	strlt	r3, [sp, #28]
 800752e:	bfb8      	it	lt
 8007530:	9204      	strlt	r2, [sp, #16]
 8007532:	7823      	ldrb	r3, [r4, #0]
 8007534:	2b2e      	cmp	r3, #46	; 0x2e
 8007536:	d10c      	bne.n	8007552 <_vfiprintf_r+0x176>
 8007538:	7863      	ldrb	r3, [r4, #1]
 800753a:	2b2a      	cmp	r3, #42	; 0x2a
 800753c:	d135      	bne.n	80075aa <_vfiprintf_r+0x1ce>
 800753e:	9b03      	ldr	r3, [sp, #12]
 8007540:	1d1a      	adds	r2, r3, #4
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	9203      	str	r2, [sp, #12]
 8007546:	2b00      	cmp	r3, #0
 8007548:	bfb8      	it	lt
 800754a:	f04f 33ff 	movlt.w	r3, #4294967295
 800754e:	3402      	adds	r4, #2
 8007550:	9305      	str	r3, [sp, #20]
 8007552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007638 <_vfiprintf_r+0x25c>
 8007556:	7821      	ldrb	r1, [r4, #0]
 8007558:	2203      	movs	r2, #3
 800755a:	4650      	mov	r0, sl
 800755c:	f7f8 fe40 	bl	80001e0 <memchr>
 8007560:	b140      	cbz	r0, 8007574 <_vfiprintf_r+0x198>
 8007562:	2340      	movs	r3, #64	; 0x40
 8007564:	eba0 000a 	sub.w	r0, r0, sl
 8007568:	fa03 f000 	lsl.w	r0, r3, r0
 800756c:	9b04      	ldr	r3, [sp, #16]
 800756e:	4303      	orrs	r3, r0
 8007570:	3401      	adds	r4, #1
 8007572:	9304      	str	r3, [sp, #16]
 8007574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007578:	482c      	ldr	r0, [pc, #176]	; (800762c <_vfiprintf_r+0x250>)
 800757a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800757e:	2206      	movs	r2, #6
 8007580:	f7f8 fe2e 	bl	80001e0 <memchr>
 8007584:	2800      	cmp	r0, #0
 8007586:	d03f      	beq.n	8007608 <_vfiprintf_r+0x22c>
 8007588:	4b29      	ldr	r3, [pc, #164]	; (8007630 <_vfiprintf_r+0x254>)
 800758a:	bb1b      	cbnz	r3, 80075d4 <_vfiprintf_r+0x1f8>
 800758c:	9b03      	ldr	r3, [sp, #12]
 800758e:	3307      	adds	r3, #7
 8007590:	f023 0307 	bic.w	r3, r3, #7
 8007594:	3308      	adds	r3, #8
 8007596:	9303      	str	r3, [sp, #12]
 8007598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800759a:	443b      	add	r3, r7
 800759c:	9309      	str	r3, [sp, #36]	; 0x24
 800759e:	e767      	b.n	8007470 <_vfiprintf_r+0x94>
 80075a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80075a4:	460c      	mov	r4, r1
 80075a6:	2001      	movs	r0, #1
 80075a8:	e7a5      	b.n	80074f6 <_vfiprintf_r+0x11a>
 80075aa:	2300      	movs	r3, #0
 80075ac:	3401      	adds	r4, #1
 80075ae:	9305      	str	r3, [sp, #20]
 80075b0:	4619      	mov	r1, r3
 80075b2:	f04f 0c0a 	mov.w	ip, #10
 80075b6:	4620      	mov	r0, r4
 80075b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075bc:	3a30      	subs	r2, #48	; 0x30
 80075be:	2a09      	cmp	r2, #9
 80075c0:	d903      	bls.n	80075ca <_vfiprintf_r+0x1ee>
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0c5      	beq.n	8007552 <_vfiprintf_r+0x176>
 80075c6:	9105      	str	r1, [sp, #20]
 80075c8:	e7c3      	b.n	8007552 <_vfiprintf_r+0x176>
 80075ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ce:	4604      	mov	r4, r0
 80075d0:	2301      	movs	r3, #1
 80075d2:	e7f0      	b.n	80075b6 <_vfiprintf_r+0x1da>
 80075d4:	ab03      	add	r3, sp, #12
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	462a      	mov	r2, r5
 80075da:	4b16      	ldr	r3, [pc, #88]	; (8007634 <_vfiprintf_r+0x258>)
 80075dc:	a904      	add	r1, sp, #16
 80075de:	4630      	mov	r0, r6
 80075e0:	f7fd fdd6 	bl	8005190 <_printf_float>
 80075e4:	4607      	mov	r7, r0
 80075e6:	1c78      	adds	r0, r7, #1
 80075e8:	d1d6      	bne.n	8007598 <_vfiprintf_r+0x1bc>
 80075ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075ec:	07d9      	lsls	r1, r3, #31
 80075ee:	d405      	bmi.n	80075fc <_vfiprintf_r+0x220>
 80075f0:	89ab      	ldrh	r3, [r5, #12]
 80075f2:	059a      	lsls	r2, r3, #22
 80075f4:	d402      	bmi.n	80075fc <_vfiprintf_r+0x220>
 80075f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075f8:	f000 faaf 	bl	8007b5a <__retarget_lock_release_recursive>
 80075fc:	89ab      	ldrh	r3, [r5, #12]
 80075fe:	065b      	lsls	r3, r3, #25
 8007600:	f53f af12 	bmi.w	8007428 <_vfiprintf_r+0x4c>
 8007604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007606:	e711      	b.n	800742c <_vfiprintf_r+0x50>
 8007608:	ab03      	add	r3, sp, #12
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	462a      	mov	r2, r5
 800760e:	4b09      	ldr	r3, [pc, #36]	; (8007634 <_vfiprintf_r+0x258>)
 8007610:	a904      	add	r1, sp, #16
 8007612:	4630      	mov	r0, r6
 8007614:	f7fe f860 	bl	80056d8 <_printf_i>
 8007618:	e7e4      	b.n	80075e4 <_vfiprintf_r+0x208>
 800761a:	bf00      	nop
 800761c:	08008274 	.word	0x08008274
 8007620:	08008294 	.word	0x08008294
 8007624:	08008254 	.word	0x08008254
 8007628:	080080fc 	.word	0x080080fc
 800762c:	08008106 	.word	0x08008106
 8007630:	08005191 	.word	0x08005191
 8007634:	080073b9 	.word	0x080073b9
 8007638:	08008102 	.word	0x08008102

0800763c <__swbuf_r>:
 800763c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763e:	460e      	mov	r6, r1
 8007640:	4614      	mov	r4, r2
 8007642:	4605      	mov	r5, r0
 8007644:	b118      	cbz	r0, 800764e <__swbuf_r+0x12>
 8007646:	6983      	ldr	r3, [r0, #24]
 8007648:	b90b      	cbnz	r3, 800764e <__swbuf_r+0x12>
 800764a:	f000 f9e7 	bl	8007a1c <__sinit>
 800764e:	4b21      	ldr	r3, [pc, #132]	; (80076d4 <__swbuf_r+0x98>)
 8007650:	429c      	cmp	r4, r3
 8007652:	d12b      	bne.n	80076ac <__swbuf_r+0x70>
 8007654:	686c      	ldr	r4, [r5, #4]
 8007656:	69a3      	ldr	r3, [r4, #24]
 8007658:	60a3      	str	r3, [r4, #8]
 800765a:	89a3      	ldrh	r3, [r4, #12]
 800765c:	071a      	lsls	r2, r3, #28
 800765e:	d52f      	bpl.n	80076c0 <__swbuf_r+0x84>
 8007660:	6923      	ldr	r3, [r4, #16]
 8007662:	b36b      	cbz	r3, 80076c0 <__swbuf_r+0x84>
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	6820      	ldr	r0, [r4, #0]
 8007668:	1ac0      	subs	r0, r0, r3
 800766a:	6963      	ldr	r3, [r4, #20]
 800766c:	b2f6      	uxtb	r6, r6
 800766e:	4283      	cmp	r3, r0
 8007670:	4637      	mov	r7, r6
 8007672:	dc04      	bgt.n	800767e <__swbuf_r+0x42>
 8007674:	4621      	mov	r1, r4
 8007676:	4628      	mov	r0, r5
 8007678:	f000 f93c 	bl	80078f4 <_fflush_r>
 800767c:	bb30      	cbnz	r0, 80076cc <__swbuf_r+0x90>
 800767e:	68a3      	ldr	r3, [r4, #8]
 8007680:	3b01      	subs	r3, #1
 8007682:	60a3      	str	r3, [r4, #8]
 8007684:	6823      	ldr	r3, [r4, #0]
 8007686:	1c5a      	adds	r2, r3, #1
 8007688:	6022      	str	r2, [r4, #0]
 800768a:	701e      	strb	r6, [r3, #0]
 800768c:	6963      	ldr	r3, [r4, #20]
 800768e:	3001      	adds	r0, #1
 8007690:	4283      	cmp	r3, r0
 8007692:	d004      	beq.n	800769e <__swbuf_r+0x62>
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	07db      	lsls	r3, r3, #31
 8007698:	d506      	bpl.n	80076a8 <__swbuf_r+0x6c>
 800769a:	2e0a      	cmp	r6, #10
 800769c:	d104      	bne.n	80076a8 <__swbuf_r+0x6c>
 800769e:	4621      	mov	r1, r4
 80076a0:	4628      	mov	r0, r5
 80076a2:	f000 f927 	bl	80078f4 <_fflush_r>
 80076a6:	b988      	cbnz	r0, 80076cc <__swbuf_r+0x90>
 80076a8:	4638      	mov	r0, r7
 80076aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076ac:	4b0a      	ldr	r3, [pc, #40]	; (80076d8 <__swbuf_r+0x9c>)
 80076ae:	429c      	cmp	r4, r3
 80076b0:	d101      	bne.n	80076b6 <__swbuf_r+0x7a>
 80076b2:	68ac      	ldr	r4, [r5, #8]
 80076b4:	e7cf      	b.n	8007656 <__swbuf_r+0x1a>
 80076b6:	4b09      	ldr	r3, [pc, #36]	; (80076dc <__swbuf_r+0xa0>)
 80076b8:	429c      	cmp	r4, r3
 80076ba:	bf08      	it	eq
 80076bc:	68ec      	ldreq	r4, [r5, #12]
 80076be:	e7ca      	b.n	8007656 <__swbuf_r+0x1a>
 80076c0:	4621      	mov	r1, r4
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 f81a 	bl	80076fc <__swsetup_r>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d0cb      	beq.n	8007664 <__swbuf_r+0x28>
 80076cc:	f04f 37ff 	mov.w	r7, #4294967295
 80076d0:	e7ea      	b.n	80076a8 <__swbuf_r+0x6c>
 80076d2:	bf00      	nop
 80076d4:	08008274 	.word	0x08008274
 80076d8:	08008294 	.word	0x08008294
 80076dc:	08008254 	.word	0x08008254

080076e0 <__ascii_wctomb>:
 80076e0:	b149      	cbz	r1, 80076f6 <__ascii_wctomb+0x16>
 80076e2:	2aff      	cmp	r2, #255	; 0xff
 80076e4:	bf85      	ittet	hi
 80076e6:	238a      	movhi	r3, #138	; 0x8a
 80076e8:	6003      	strhi	r3, [r0, #0]
 80076ea:	700a      	strbls	r2, [r1, #0]
 80076ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80076f0:	bf98      	it	ls
 80076f2:	2001      	movls	r0, #1
 80076f4:	4770      	bx	lr
 80076f6:	4608      	mov	r0, r1
 80076f8:	4770      	bx	lr
	...

080076fc <__swsetup_r>:
 80076fc:	4b32      	ldr	r3, [pc, #200]	; (80077c8 <__swsetup_r+0xcc>)
 80076fe:	b570      	push	{r4, r5, r6, lr}
 8007700:	681d      	ldr	r5, [r3, #0]
 8007702:	4606      	mov	r6, r0
 8007704:	460c      	mov	r4, r1
 8007706:	b125      	cbz	r5, 8007712 <__swsetup_r+0x16>
 8007708:	69ab      	ldr	r3, [r5, #24]
 800770a:	b913      	cbnz	r3, 8007712 <__swsetup_r+0x16>
 800770c:	4628      	mov	r0, r5
 800770e:	f000 f985 	bl	8007a1c <__sinit>
 8007712:	4b2e      	ldr	r3, [pc, #184]	; (80077cc <__swsetup_r+0xd0>)
 8007714:	429c      	cmp	r4, r3
 8007716:	d10f      	bne.n	8007738 <__swsetup_r+0x3c>
 8007718:	686c      	ldr	r4, [r5, #4]
 800771a:	89a3      	ldrh	r3, [r4, #12]
 800771c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007720:	0719      	lsls	r1, r3, #28
 8007722:	d42c      	bmi.n	800777e <__swsetup_r+0x82>
 8007724:	06dd      	lsls	r5, r3, #27
 8007726:	d411      	bmi.n	800774c <__swsetup_r+0x50>
 8007728:	2309      	movs	r3, #9
 800772a:	6033      	str	r3, [r6, #0]
 800772c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007730:	81a3      	strh	r3, [r4, #12]
 8007732:	f04f 30ff 	mov.w	r0, #4294967295
 8007736:	e03e      	b.n	80077b6 <__swsetup_r+0xba>
 8007738:	4b25      	ldr	r3, [pc, #148]	; (80077d0 <__swsetup_r+0xd4>)
 800773a:	429c      	cmp	r4, r3
 800773c:	d101      	bne.n	8007742 <__swsetup_r+0x46>
 800773e:	68ac      	ldr	r4, [r5, #8]
 8007740:	e7eb      	b.n	800771a <__swsetup_r+0x1e>
 8007742:	4b24      	ldr	r3, [pc, #144]	; (80077d4 <__swsetup_r+0xd8>)
 8007744:	429c      	cmp	r4, r3
 8007746:	bf08      	it	eq
 8007748:	68ec      	ldreq	r4, [r5, #12]
 800774a:	e7e6      	b.n	800771a <__swsetup_r+0x1e>
 800774c:	0758      	lsls	r0, r3, #29
 800774e:	d512      	bpl.n	8007776 <__swsetup_r+0x7a>
 8007750:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007752:	b141      	cbz	r1, 8007766 <__swsetup_r+0x6a>
 8007754:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007758:	4299      	cmp	r1, r3
 800775a:	d002      	beq.n	8007762 <__swsetup_r+0x66>
 800775c:	4630      	mov	r0, r6
 800775e:	f7ff fb31 	bl	8006dc4 <_free_r>
 8007762:	2300      	movs	r3, #0
 8007764:	6363      	str	r3, [r4, #52]	; 0x34
 8007766:	89a3      	ldrh	r3, [r4, #12]
 8007768:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800776c:	81a3      	strh	r3, [r4, #12]
 800776e:	2300      	movs	r3, #0
 8007770:	6063      	str	r3, [r4, #4]
 8007772:	6923      	ldr	r3, [r4, #16]
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	f043 0308 	orr.w	r3, r3, #8
 800777c:	81a3      	strh	r3, [r4, #12]
 800777e:	6923      	ldr	r3, [r4, #16]
 8007780:	b94b      	cbnz	r3, 8007796 <__swsetup_r+0x9a>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007788:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800778c:	d003      	beq.n	8007796 <__swsetup_r+0x9a>
 800778e:	4621      	mov	r1, r4
 8007790:	4630      	mov	r0, r6
 8007792:	f000 fa09 	bl	8007ba8 <__smakebuf_r>
 8007796:	89a0      	ldrh	r0, [r4, #12]
 8007798:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800779c:	f010 0301 	ands.w	r3, r0, #1
 80077a0:	d00a      	beq.n	80077b8 <__swsetup_r+0xbc>
 80077a2:	2300      	movs	r3, #0
 80077a4:	60a3      	str	r3, [r4, #8]
 80077a6:	6963      	ldr	r3, [r4, #20]
 80077a8:	425b      	negs	r3, r3
 80077aa:	61a3      	str	r3, [r4, #24]
 80077ac:	6923      	ldr	r3, [r4, #16]
 80077ae:	b943      	cbnz	r3, 80077c2 <__swsetup_r+0xc6>
 80077b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077b4:	d1ba      	bne.n	800772c <__swsetup_r+0x30>
 80077b6:	bd70      	pop	{r4, r5, r6, pc}
 80077b8:	0781      	lsls	r1, r0, #30
 80077ba:	bf58      	it	pl
 80077bc:	6963      	ldrpl	r3, [r4, #20]
 80077be:	60a3      	str	r3, [r4, #8]
 80077c0:	e7f4      	b.n	80077ac <__swsetup_r+0xb0>
 80077c2:	2000      	movs	r0, #0
 80077c4:	e7f7      	b.n	80077b6 <__swsetup_r+0xba>
 80077c6:	bf00      	nop
 80077c8:	2000000c 	.word	0x2000000c
 80077cc:	08008274 	.word	0x08008274
 80077d0:	08008294 	.word	0x08008294
 80077d4:	08008254 	.word	0x08008254

080077d8 <abort>:
 80077d8:	b508      	push	{r3, lr}
 80077da:	2006      	movs	r0, #6
 80077dc:	f000 fa54 	bl	8007c88 <raise>
 80077e0:	2001      	movs	r0, #1
 80077e2:	f7f9 ff5b 	bl	800169c <_exit>
	...

080077e8 <__sflush_r>:
 80077e8:	898a      	ldrh	r2, [r1, #12]
 80077ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ee:	4605      	mov	r5, r0
 80077f0:	0710      	lsls	r0, r2, #28
 80077f2:	460c      	mov	r4, r1
 80077f4:	d458      	bmi.n	80078a8 <__sflush_r+0xc0>
 80077f6:	684b      	ldr	r3, [r1, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	dc05      	bgt.n	8007808 <__sflush_r+0x20>
 80077fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80077fe:	2b00      	cmp	r3, #0
 8007800:	dc02      	bgt.n	8007808 <__sflush_r+0x20>
 8007802:	2000      	movs	r0, #0
 8007804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800780a:	2e00      	cmp	r6, #0
 800780c:	d0f9      	beq.n	8007802 <__sflush_r+0x1a>
 800780e:	2300      	movs	r3, #0
 8007810:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007814:	682f      	ldr	r7, [r5, #0]
 8007816:	602b      	str	r3, [r5, #0]
 8007818:	d032      	beq.n	8007880 <__sflush_r+0x98>
 800781a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	075a      	lsls	r2, r3, #29
 8007820:	d505      	bpl.n	800782e <__sflush_r+0x46>
 8007822:	6863      	ldr	r3, [r4, #4]
 8007824:	1ac0      	subs	r0, r0, r3
 8007826:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007828:	b10b      	cbz	r3, 800782e <__sflush_r+0x46>
 800782a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800782c:	1ac0      	subs	r0, r0, r3
 800782e:	2300      	movs	r3, #0
 8007830:	4602      	mov	r2, r0
 8007832:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007834:	6a21      	ldr	r1, [r4, #32]
 8007836:	4628      	mov	r0, r5
 8007838:	47b0      	blx	r6
 800783a:	1c43      	adds	r3, r0, #1
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	d106      	bne.n	800784e <__sflush_r+0x66>
 8007840:	6829      	ldr	r1, [r5, #0]
 8007842:	291d      	cmp	r1, #29
 8007844:	d82c      	bhi.n	80078a0 <__sflush_r+0xb8>
 8007846:	4a2a      	ldr	r2, [pc, #168]	; (80078f0 <__sflush_r+0x108>)
 8007848:	40ca      	lsrs	r2, r1
 800784a:	07d6      	lsls	r6, r2, #31
 800784c:	d528      	bpl.n	80078a0 <__sflush_r+0xb8>
 800784e:	2200      	movs	r2, #0
 8007850:	6062      	str	r2, [r4, #4]
 8007852:	04d9      	lsls	r1, r3, #19
 8007854:	6922      	ldr	r2, [r4, #16]
 8007856:	6022      	str	r2, [r4, #0]
 8007858:	d504      	bpl.n	8007864 <__sflush_r+0x7c>
 800785a:	1c42      	adds	r2, r0, #1
 800785c:	d101      	bne.n	8007862 <__sflush_r+0x7a>
 800785e:	682b      	ldr	r3, [r5, #0]
 8007860:	b903      	cbnz	r3, 8007864 <__sflush_r+0x7c>
 8007862:	6560      	str	r0, [r4, #84]	; 0x54
 8007864:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007866:	602f      	str	r7, [r5, #0]
 8007868:	2900      	cmp	r1, #0
 800786a:	d0ca      	beq.n	8007802 <__sflush_r+0x1a>
 800786c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007870:	4299      	cmp	r1, r3
 8007872:	d002      	beq.n	800787a <__sflush_r+0x92>
 8007874:	4628      	mov	r0, r5
 8007876:	f7ff faa5 	bl	8006dc4 <_free_r>
 800787a:	2000      	movs	r0, #0
 800787c:	6360      	str	r0, [r4, #52]	; 0x34
 800787e:	e7c1      	b.n	8007804 <__sflush_r+0x1c>
 8007880:	6a21      	ldr	r1, [r4, #32]
 8007882:	2301      	movs	r3, #1
 8007884:	4628      	mov	r0, r5
 8007886:	47b0      	blx	r6
 8007888:	1c41      	adds	r1, r0, #1
 800788a:	d1c7      	bne.n	800781c <__sflush_r+0x34>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0c4      	beq.n	800781c <__sflush_r+0x34>
 8007892:	2b1d      	cmp	r3, #29
 8007894:	d001      	beq.n	800789a <__sflush_r+0xb2>
 8007896:	2b16      	cmp	r3, #22
 8007898:	d101      	bne.n	800789e <__sflush_r+0xb6>
 800789a:	602f      	str	r7, [r5, #0]
 800789c:	e7b1      	b.n	8007802 <__sflush_r+0x1a>
 800789e:	89a3      	ldrh	r3, [r4, #12]
 80078a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	e7ad      	b.n	8007804 <__sflush_r+0x1c>
 80078a8:	690f      	ldr	r7, [r1, #16]
 80078aa:	2f00      	cmp	r7, #0
 80078ac:	d0a9      	beq.n	8007802 <__sflush_r+0x1a>
 80078ae:	0793      	lsls	r3, r2, #30
 80078b0:	680e      	ldr	r6, [r1, #0]
 80078b2:	bf08      	it	eq
 80078b4:	694b      	ldreq	r3, [r1, #20]
 80078b6:	600f      	str	r7, [r1, #0]
 80078b8:	bf18      	it	ne
 80078ba:	2300      	movne	r3, #0
 80078bc:	eba6 0807 	sub.w	r8, r6, r7
 80078c0:	608b      	str	r3, [r1, #8]
 80078c2:	f1b8 0f00 	cmp.w	r8, #0
 80078c6:	dd9c      	ble.n	8007802 <__sflush_r+0x1a>
 80078c8:	6a21      	ldr	r1, [r4, #32]
 80078ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078cc:	4643      	mov	r3, r8
 80078ce:	463a      	mov	r2, r7
 80078d0:	4628      	mov	r0, r5
 80078d2:	47b0      	blx	r6
 80078d4:	2800      	cmp	r0, #0
 80078d6:	dc06      	bgt.n	80078e6 <__sflush_r+0xfe>
 80078d8:	89a3      	ldrh	r3, [r4, #12]
 80078da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078de:	81a3      	strh	r3, [r4, #12]
 80078e0:	f04f 30ff 	mov.w	r0, #4294967295
 80078e4:	e78e      	b.n	8007804 <__sflush_r+0x1c>
 80078e6:	4407      	add	r7, r0
 80078e8:	eba8 0800 	sub.w	r8, r8, r0
 80078ec:	e7e9      	b.n	80078c2 <__sflush_r+0xda>
 80078ee:	bf00      	nop
 80078f0:	20400001 	.word	0x20400001

080078f4 <_fflush_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	690b      	ldr	r3, [r1, #16]
 80078f8:	4605      	mov	r5, r0
 80078fa:	460c      	mov	r4, r1
 80078fc:	b913      	cbnz	r3, 8007904 <_fflush_r+0x10>
 80078fe:	2500      	movs	r5, #0
 8007900:	4628      	mov	r0, r5
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	b118      	cbz	r0, 800790e <_fflush_r+0x1a>
 8007906:	6983      	ldr	r3, [r0, #24]
 8007908:	b90b      	cbnz	r3, 800790e <_fflush_r+0x1a>
 800790a:	f000 f887 	bl	8007a1c <__sinit>
 800790e:	4b14      	ldr	r3, [pc, #80]	; (8007960 <_fflush_r+0x6c>)
 8007910:	429c      	cmp	r4, r3
 8007912:	d11b      	bne.n	800794c <_fflush_r+0x58>
 8007914:	686c      	ldr	r4, [r5, #4]
 8007916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d0ef      	beq.n	80078fe <_fflush_r+0xa>
 800791e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007920:	07d0      	lsls	r0, r2, #31
 8007922:	d404      	bmi.n	800792e <_fflush_r+0x3a>
 8007924:	0599      	lsls	r1, r3, #22
 8007926:	d402      	bmi.n	800792e <_fflush_r+0x3a>
 8007928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800792a:	f000 f915 	bl	8007b58 <__retarget_lock_acquire_recursive>
 800792e:	4628      	mov	r0, r5
 8007930:	4621      	mov	r1, r4
 8007932:	f7ff ff59 	bl	80077e8 <__sflush_r>
 8007936:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007938:	07da      	lsls	r2, r3, #31
 800793a:	4605      	mov	r5, r0
 800793c:	d4e0      	bmi.n	8007900 <_fflush_r+0xc>
 800793e:	89a3      	ldrh	r3, [r4, #12]
 8007940:	059b      	lsls	r3, r3, #22
 8007942:	d4dd      	bmi.n	8007900 <_fflush_r+0xc>
 8007944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007946:	f000 f908 	bl	8007b5a <__retarget_lock_release_recursive>
 800794a:	e7d9      	b.n	8007900 <_fflush_r+0xc>
 800794c:	4b05      	ldr	r3, [pc, #20]	; (8007964 <_fflush_r+0x70>)
 800794e:	429c      	cmp	r4, r3
 8007950:	d101      	bne.n	8007956 <_fflush_r+0x62>
 8007952:	68ac      	ldr	r4, [r5, #8]
 8007954:	e7df      	b.n	8007916 <_fflush_r+0x22>
 8007956:	4b04      	ldr	r3, [pc, #16]	; (8007968 <_fflush_r+0x74>)
 8007958:	429c      	cmp	r4, r3
 800795a:	bf08      	it	eq
 800795c:	68ec      	ldreq	r4, [r5, #12]
 800795e:	e7da      	b.n	8007916 <_fflush_r+0x22>
 8007960:	08008274 	.word	0x08008274
 8007964:	08008294 	.word	0x08008294
 8007968:	08008254 	.word	0x08008254

0800796c <std>:
 800796c:	2300      	movs	r3, #0
 800796e:	b510      	push	{r4, lr}
 8007970:	4604      	mov	r4, r0
 8007972:	e9c0 3300 	strd	r3, r3, [r0]
 8007976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800797a:	6083      	str	r3, [r0, #8]
 800797c:	8181      	strh	r1, [r0, #12]
 800797e:	6643      	str	r3, [r0, #100]	; 0x64
 8007980:	81c2      	strh	r2, [r0, #14]
 8007982:	6183      	str	r3, [r0, #24]
 8007984:	4619      	mov	r1, r3
 8007986:	2208      	movs	r2, #8
 8007988:	305c      	adds	r0, #92	; 0x5c
 800798a:	f7fd fb59 	bl	8005040 <memset>
 800798e:	4b05      	ldr	r3, [pc, #20]	; (80079a4 <std+0x38>)
 8007990:	6263      	str	r3, [r4, #36]	; 0x24
 8007992:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <std+0x3c>)
 8007994:	62a3      	str	r3, [r4, #40]	; 0x28
 8007996:	4b05      	ldr	r3, [pc, #20]	; (80079ac <std+0x40>)
 8007998:	62e3      	str	r3, [r4, #44]	; 0x2c
 800799a:	4b05      	ldr	r3, [pc, #20]	; (80079b0 <std+0x44>)
 800799c:	6224      	str	r4, [r4, #32]
 800799e:	6323      	str	r3, [r4, #48]	; 0x30
 80079a0:	bd10      	pop	{r4, pc}
 80079a2:	bf00      	nop
 80079a4:	08007cc1 	.word	0x08007cc1
 80079a8:	08007ce3 	.word	0x08007ce3
 80079ac:	08007d1b 	.word	0x08007d1b
 80079b0:	08007d3f 	.word	0x08007d3f

080079b4 <_cleanup_r>:
 80079b4:	4901      	ldr	r1, [pc, #4]	; (80079bc <_cleanup_r+0x8>)
 80079b6:	f000 b8af 	b.w	8007b18 <_fwalk_reent>
 80079ba:	bf00      	nop
 80079bc:	080078f5 	.word	0x080078f5

080079c0 <__sfmoreglue>:
 80079c0:	b570      	push	{r4, r5, r6, lr}
 80079c2:	2268      	movs	r2, #104	; 0x68
 80079c4:	1e4d      	subs	r5, r1, #1
 80079c6:	4355      	muls	r5, r2
 80079c8:	460e      	mov	r6, r1
 80079ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80079ce:	f7ff fa65 	bl	8006e9c <_malloc_r>
 80079d2:	4604      	mov	r4, r0
 80079d4:	b140      	cbz	r0, 80079e8 <__sfmoreglue+0x28>
 80079d6:	2100      	movs	r1, #0
 80079d8:	e9c0 1600 	strd	r1, r6, [r0]
 80079dc:	300c      	adds	r0, #12
 80079de:	60a0      	str	r0, [r4, #8]
 80079e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80079e4:	f7fd fb2c 	bl	8005040 <memset>
 80079e8:	4620      	mov	r0, r4
 80079ea:	bd70      	pop	{r4, r5, r6, pc}

080079ec <__sfp_lock_acquire>:
 80079ec:	4801      	ldr	r0, [pc, #4]	; (80079f4 <__sfp_lock_acquire+0x8>)
 80079ee:	f000 b8b3 	b.w	8007b58 <__retarget_lock_acquire_recursive>
 80079f2:	bf00      	nop
 80079f4:	20000341 	.word	0x20000341

080079f8 <__sfp_lock_release>:
 80079f8:	4801      	ldr	r0, [pc, #4]	; (8007a00 <__sfp_lock_release+0x8>)
 80079fa:	f000 b8ae 	b.w	8007b5a <__retarget_lock_release_recursive>
 80079fe:	bf00      	nop
 8007a00:	20000341 	.word	0x20000341

08007a04 <__sinit_lock_acquire>:
 8007a04:	4801      	ldr	r0, [pc, #4]	; (8007a0c <__sinit_lock_acquire+0x8>)
 8007a06:	f000 b8a7 	b.w	8007b58 <__retarget_lock_acquire_recursive>
 8007a0a:	bf00      	nop
 8007a0c:	20000342 	.word	0x20000342

08007a10 <__sinit_lock_release>:
 8007a10:	4801      	ldr	r0, [pc, #4]	; (8007a18 <__sinit_lock_release+0x8>)
 8007a12:	f000 b8a2 	b.w	8007b5a <__retarget_lock_release_recursive>
 8007a16:	bf00      	nop
 8007a18:	20000342 	.word	0x20000342

08007a1c <__sinit>:
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	4604      	mov	r4, r0
 8007a20:	f7ff fff0 	bl	8007a04 <__sinit_lock_acquire>
 8007a24:	69a3      	ldr	r3, [r4, #24]
 8007a26:	b11b      	cbz	r3, 8007a30 <__sinit+0x14>
 8007a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2c:	f7ff bff0 	b.w	8007a10 <__sinit_lock_release>
 8007a30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007a34:	6523      	str	r3, [r4, #80]	; 0x50
 8007a36:	4b13      	ldr	r3, [pc, #76]	; (8007a84 <__sinit+0x68>)
 8007a38:	4a13      	ldr	r2, [pc, #76]	; (8007a88 <__sinit+0x6c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007a3e:	42a3      	cmp	r3, r4
 8007a40:	bf04      	itt	eq
 8007a42:	2301      	moveq	r3, #1
 8007a44:	61a3      	streq	r3, [r4, #24]
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 f820 	bl	8007a8c <__sfp>
 8007a4c:	6060      	str	r0, [r4, #4]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f81c 	bl	8007a8c <__sfp>
 8007a54:	60a0      	str	r0, [r4, #8]
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 f818 	bl	8007a8c <__sfp>
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	60e0      	str	r0, [r4, #12]
 8007a60:	2104      	movs	r1, #4
 8007a62:	6860      	ldr	r0, [r4, #4]
 8007a64:	f7ff ff82 	bl	800796c <std>
 8007a68:	68a0      	ldr	r0, [r4, #8]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	2109      	movs	r1, #9
 8007a6e:	f7ff ff7d 	bl	800796c <std>
 8007a72:	68e0      	ldr	r0, [r4, #12]
 8007a74:	2202      	movs	r2, #2
 8007a76:	2112      	movs	r1, #18
 8007a78:	f7ff ff78 	bl	800796c <std>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	61a3      	str	r3, [r4, #24]
 8007a80:	e7d2      	b.n	8007a28 <__sinit+0xc>
 8007a82:	bf00      	nop
 8007a84:	08007edc 	.word	0x08007edc
 8007a88:	080079b5 	.word	0x080079b5

08007a8c <__sfp>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	4607      	mov	r7, r0
 8007a90:	f7ff ffac 	bl	80079ec <__sfp_lock_acquire>
 8007a94:	4b1e      	ldr	r3, [pc, #120]	; (8007b10 <__sfp+0x84>)
 8007a96:	681e      	ldr	r6, [r3, #0]
 8007a98:	69b3      	ldr	r3, [r6, #24]
 8007a9a:	b913      	cbnz	r3, 8007aa2 <__sfp+0x16>
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	f7ff ffbd 	bl	8007a1c <__sinit>
 8007aa2:	3648      	adds	r6, #72	; 0x48
 8007aa4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	d503      	bpl.n	8007ab4 <__sfp+0x28>
 8007aac:	6833      	ldr	r3, [r6, #0]
 8007aae:	b30b      	cbz	r3, 8007af4 <__sfp+0x68>
 8007ab0:	6836      	ldr	r6, [r6, #0]
 8007ab2:	e7f7      	b.n	8007aa4 <__sfp+0x18>
 8007ab4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ab8:	b9d5      	cbnz	r5, 8007af0 <__sfp+0x64>
 8007aba:	4b16      	ldr	r3, [pc, #88]	; (8007b14 <__sfp+0x88>)
 8007abc:	60e3      	str	r3, [r4, #12]
 8007abe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ac2:	6665      	str	r5, [r4, #100]	; 0x64
 8007ac4:	f000 f847 	bl	8007b56 <__retarget_lock_init_recursive>
 8007ac8:	f7ff ff96 	bl	80079f8 <__sfp_lock_release>
 8007acc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007ad0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ad4:	6025      	str	r5, [r4, #0]
 8007ad6:	61a5      	str	r5, [r4, #24]
 8007ad8:	2208      	movs	r2, #8
 8007ada:	4629      	mov	r1, r5
 8007adc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ae0:	f7fd faae 	bl	8005040 <memset>
 8007ae4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ae8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007aec:	4620      	mov	r0, r4
 8007aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af0:	3468      	adds	r4, #104	; 0x68
 8007af2:	e7d9      	b.n	8007aa8 <__sfp+0x1c>
 8007af4:	2104      	movs	r1, #4
 8007af6:	4638      	mov	r0, r7
 8007af8:	f7ff ff62 	bl	80079c0 <__sfmoreglue>
 8007afc:	4604      	mov	r4, r0
 8007afe:	6030      	str	r0, [r6, #0]
 8007b00:	2800      	cmp	r0, #0
 8007b02:	d1d5      	bne.n	8007ab0 <__sfp+0x24>
 8007b04:	f7ff ff78 	bl	80079f8 <__sfp_lock_release>
 8007b08:	230c      	movs	r3, #12
 8007b0a:	603b      	str	r3, [r7, #0]
 8007b0c:	e7ee      	b.n	8007aec <__sfp+0x60>
 8007b0e:	bf00      	nop
 8007b10:	08007edc 	.word	0x08007edc
 8007b14:	ffff0001 	.word	0xffff0001

08007b18 <_fwalk_reent>:
 8007b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b1c:	4606      	mov	r6, r0
 8007b1e:	4688      	mov	r8, r1
 8007b20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007b24:	2700      	movs	r7, #0
 8007b26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b2a:	f1b9 0901 	subs.w	r9, r9, #1
 8007b2e:	d505      	bpl.n	8007b3c <_fwalk_reent+0x24>
 8007b30:	6824      	ldr	r4, [r4, #0]
 8007b32:	2c00      	cmp	r4, #0
 8007b34:	d1f7      	bne.n	8007b26 <_fwalk_reent+0xe>
 8007b36:	4638      	mov	r0, r7
 8007b38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b3c:	89ab      	ldrh	r3, [r5, #12]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d907      	bls.n	8007b52 <_fwalk_reent+0x3a>
 8007b42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b46:	3301      	adds	r3, #1
 8007b48:	d003      	beq.n	8007b52 <_fwalk_reent+0x3a>
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	47c0      	blx	r8
 8007b50:	4307      	orrs	r7, r0
 8007b52:	3568      	adds	r5, #104	; 0x68
 8007b54:	e7e9      	b.n	8007b2a <_fwalk_reent+0x12>

08007b56 <__retarget_lock_init_recursive>:
 8007b56:	4770      	bx	lr

08007b58 <__retarget_lock_acquire_recursive>:
 8007b58:	4770      	bx	lr

08007b5a <__retarget_lock_release_recursive>:
 8007b5a:	4770      	bx	lr

08007b5c <__swhatbuf_r>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	460e      	mov	r6, r1
 8007b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b64:	2900      	cmp	r1, #0
 8007b66:	b096      	sub	sp, #88	; 0x58
 8007b68:	4614      	mov	r4, r2
 8007b6a:	461d      	mov	r5, r3
 8007b6c:	da08      	bge.n	8007b80 <__swhatbuf_r+0x24>
 8007b6e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	602a      	str	r2, [r5, #0]
 8007b76:	061a      	lsls	r2, r3, #24
 8007b78:	d410      	bmi.n	8007b9c <__swhatbuf_r+0x40>
 8007b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b7e:	e00e      	b.n	8007b9e <__swhatbuf_r+0x42>
 8007b80:	466a      	mov	r2, sp
 8007b82:	f000 f903 	bl	8007d8c <_fstat_r>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	dbf1      	blt.n	8007b6e <__swhatbuf_r+0x12>
 8007b8a:	9a01      	ldr	r2, [sp, #4]
 8007b8c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007b90:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007b94:	425a      	negs	r2, r3
 8007b96:	415a      	adcs	r2, r3
 8007b98:	602a      	str	r2, [r5, #0]
 8007b9a:	e7ee      	b.n	8007b7a <__swhatbuf_r+0x1e>
 8007b9c:	2340      	movs	r3, #64	; 0x40
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	6023      	str	r3, [r4, #0]
 8007ba2:	b016      	add	sp, #88	; 0x58
 8007ba4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007ba8 <__smakebuf_r>:
 8007ba8:	898b      	ldrh	r3, [r1, #12]
 8007baa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007bac:	079d      	lsls	r5, r3, #30
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	d507      	bpl.n	8007bc4 <__smakebuf_r+0x1c>
 8007bb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	6123      	str	r3, [r4, #16]
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	6163      	str	r3, [r4, #20]
 8007bc0:	b002      	add	sp, #8
 8007bc2:	bd70      	pop	{r4, r5, r6, pc}
 8007bc4:	ab01      	add	r3, sp, #4
 8007bc6:	466a      	mov	r2, sp
 8007bc8:	f7ff ffc8 	bl	8007b5c <__swhatbuf_r>
 8007bcc:	9900      	ldr	r1, [sp, #0]
 8007bce:	4605      	mov	r5, r0
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7ff f963 	bl	8006e9c <_malloc_r>
 8007bd6:	b948      	cbnz	r0, 8007bec <__smakebuf_r+0x44>
 8007bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bdc:	059a      	lsls	r2, r3, #22
 8007bde:	d4ef      	bmi.n	8007bc0 <__smakebuf_r+0x18>
 8007be0:	f023 0303 	bic.w	r3, r3, #3
 8007be4:	f043 0302 	orr.w	r3, r3, #2
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	e7e3      	b.n	8007bb4 <__smakebuf_r+0xc>
 8007bec:	4b0d      	ldr	r3, [pc, #52]	; (8007c24 <__smakebuf_r+0x7c>)
 8007bee:	62b3      	str	r3, [r6, #40]	; 0x28
 8007bf0:	89a3      	ldrh	r3, [r4, #12]
 8007bf2:	6020      	str	r0, [r4, #0]
 8007bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bf8:	81a3      	strh	r3, [r4, #12]
 8007bfa:	9b00      	ldr	r3, [sp, #0]
 8007bfc:	6163      	str	r3, [r4, #20]
 8007bfe:	9b01      	ldr	r3, [sp, #4]
 8007c00:	6120      	str	r0, [r4, #16]
 8007c02:	b15b      	cbz	r3, 8007c1c <__smakebuf_r+0x74>
 8007c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c08:	4630      	mov	r0, r6
 8007c0a:	f000 f8d1 	bl	8007db0 <_isatty_r>
 8007c0e:	b128      	cbz	r0, 8007c1c <__smakebuf_r+0x74>
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	f023 0303 	bic.w	r3, r3, #3
 8007c16:	f043 0301 	orr.w	r3, r3, #1
 8007c1a:	81a3      	strh	r3, [r4, #12]
 8007c1c:	89a0      	ldrh	r0, [r4, #12]
 8007c1e:	4305      	orrs	r5, r0
 8007c20:	81a5      	strh	r5, [r4, #12]
 8007c22:	e7cd      	b.n	8007bc0 <__smakebuf_r+0x18>
 8007c24:	080079b5 	.word	0x080079b5

08007c28 <_malloc_usable_size_r>:
 8007c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2c:	1f18      	subs	r0, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bfbc      	itt	lt
 8007c32:	580b      	ldrlt	r3, [r1, r0]
 8007c34:	18c0      	addlt	r0, r0, r3
 8007c36:	4770      	bx	lr

08007c38 <_raise_r>:
 8007c38:	291f      	cmp	r1, #31
 8007c3a:	b538      	push	{r3, r4, r5, lr}
 8007c3c:	4604      	mov	r4, r0
 8007c3e:	460d      	mov	r5, r1
 8007c40:	d904      	bls.n	8007c4c <_raise_r+0x14>
 8007c42:	2316      	movs	r3, #22
 8007c44:	6003      	str	r3, [r0, #0]
 8007c46:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4a:	bd38      	pop	{r3, r4, r5, pc}
 8007c4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007c4e:	b112      	cbz	r2, 8007c56 <_raise_r+0x1e>
 8007c50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c54:	b94b      	cbnz	r3, 8007c6a <_raise_r+0x32>
 8007c56:	4620      	mov	r0, r4
 8007c58:	f000 f830 	bl	8007cbc <_getpid_r>
 8007c5c:	462a      	mov	r2, r5
 8007c5e:	4601      	mov	r1, r0
 8007c60:	4620      	mov	r0, r4
 8007c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c66:	f000 b817 	b.w	8007c98 <_kill_r>
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d00a      	beq.n	8007c84 <_raise_r+0x4c>
 8007c6e:	1c59      	adds	r1, r3, #1
 8007c70:	d103      	bne.n	8007c7a <_raise_r+0x42>
 8007c72:	2316      	movs	r3, #22
 8007c74:	6003      	str	r3, [r0, #0]
 8007c76:	2001      	movs	r0, #1
 8007c78:	e7e7      	b.n	8007c4a <_raise_r+0x12>
 8007c7a:	2400      	movs	r4, #0
 8007c7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007c80:	4628      	mov	r0, r5
 8007c82:	4798      	blx	r3
 8007c84:	2000      	movs	r0, #0
 8007c86:	e7e0      	b.n	8007c4a <_raise_r+0x12>

08007c88 <raise>:
 8007c88:	4b02      	ldr	r3, [pc, #8]	; (8007c94 <raise+0xc>)
 8007c8a:	4601      	mov	r1, r0
 8007c8c:	6818      	ldr	r0, [r3, #0]
 8007c8e:	f7ff bfd3 	b.w	8007c38 <_raise_r>
 8007c92:	bf00      	nop
 8007c94:	2000000c 	.word	0x2000000c

08007c98 <_kill_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d07      	ldr	r5, [pc, #28]	; (8007cb8 <_kill_r+0x20>)
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	f7f9 fce9 	bl	800167c <_kill>
 8007caa:	1c43      	adds	r3, r0, #1
 8007cac:	d102      	bne.n	8007cb4 <_kill_r+0x1c>
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	b103      	cbz	r3, 8007cb4 <_kill_r+0x1c>
 8007cb2:	6023      	str	r3, [r4, #0]
 8007cb4:	bd38      	pop	{r3, r4, r5, pc}
 8007cb6:	bf00      	nop
 8007cb8:	2000033c 	.word	0x2000033c

08007cbc <_getpid_r>:
 8007cbc:	f7f9 bcd6 	b.w	800166c <_getpid>

08007cc0 <__sread>:
 8007cc0:	b510      	push	{r4, lr}
 8007cc2:	460c      	mov	r4, r1
 8007cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cc8:	f000 f894 	bl	8007df4 <_read_r>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	bfab      	itete	ge
 8007cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8007cd4:	181b      	addge	r3, r3, r0
 8007cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007cda:	bfac      	ite	ge
 8007cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8007cde:	81a3      	strhlt	r3, [r4, #12]
 8007ce0:	bd10      	pop	{r4, pc}

08007ce2 <__swrite>:
 8007ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce6:	461f      	mov	r7, r3
 8007ce8:	898b      	ldrh	r3, [r1, #12]
 8007cea:	05db      	lsls	r3, r3, #23
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	4616      	mov	r6, r2
 8007cf2:	d505      	bpl.n	8007d00 <__swrite+0x1e>
 8007cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f000 f868 	bl	8007dd0 <_lseek_r>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	4632      	mov	r2, r6
 8007d0e:	463b      	mov	r3, r7
 8007d10:	4628      	mov	r0, r5
 8007d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d16:	f000 b817 	b.w	8007d48 <_write_r>

08007d1a <__sseek>:
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	460c      	mov	r4, r1
 8007d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d22:	f000 f855 	bl	8007dd0 <_lseek_r>
 8007d26:	1c43      	adds	r3, r0, #1
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	bf15      	itete	ne
 8007d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d36:	81a3      	strheq	r3, [r4, #12]
 8007d38:	bf18      	it	ne
 8007d3a:	81a3      	strhne	r3, [r4, #12]
 8007d3c:	bd10      	pop	{r4, pc}

08007d3e <__sclose>:
 8007d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d42:	f000 b813 	b.w	8007d6c <_close_r>
	...

08007d48 <_write_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d07      	ldr	r5, [pc, #28]	; (8007d68 <_write_r+0x20>)
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	4608      	mov	r0, r1
 8007d50:	4611      	mov	r1, r2
 8007d52:	2200      	movs	r2, #0
 8007d54:	602a      	str	r2, [r5, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	f7f9 fcc7 	bl	80016ea <_write>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_write_r+0x1e>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_write_r+0x1e>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	2000033c 	.word	0x2000033c

08007d6c <_close_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4d06      	ldr	r5, [pc, #24]	; (8007d88 <_close_r+0x1c>)
 8007d70:	2300      	movs	r3, #0
 8007d72:	4604      	mov	r4, r0
 8007d74:	4608      	mov	r0, r1
 8007d76:	602b      	str	r3, [r5, #0]
 8007d78:	f7f9 fcd3 	bl	8001722 <_close>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d102      	bne.n	8007d86 <_close_r+0x1a>
 8007d80:	682b      	ldr	r3, [r5, #0]
 8007d82:	b103      	cbz	r3, 8007d86 <_close_r+0x1a>
 8007d84:	6023      	str	r3, [r4, #0]
 8007d86:	bd38      	pop	{r3, r4, r5, pc}
 8007d88:	2000033c 	.word	0x2000033c

08007d8c <_fstat_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4d07      	ldr	r5, [pc, #28]	; (8007dac <_fstat_r+0x20>)
 8007d90:	2300      	movs	r3, #0
 8007d92:	4604      	mov	r4, r0
 8007d94:	4608      	mov	r0, r1
 8007d96:	4611      	mov	r1, r2
 8007d98:	602b      	str	r3, [r5, #0]
 8007d9a:	f7f9 fcce 	bl	800173a <_fstat>
 8007d9e:	1c43      	adds	r3, r0, #1
 8007da0:	d102      	bne.n	8007da8 <_fstat_r+0x1c>
 8007da2:	682b      	ldr	r3, [r5, #0]
 8007da4:	b103      	cbz	r3, 8007da8 <_fstat_r+0x1c>
 8007da6:	6023      	str	r3, [r4, #0]
 8007da8:	bd38      	pop	{r3, r4, r5, pc}
 8007daa:	bf00      	nop
 8007dac:	2000033c 	.word	0x2000033c

08007db0 <_isatty_r>:
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	4d06      	ldr	r5, [pc, #24]	; (8007dcc <_isatty_r+0x1c>)
 8007db4:	2300      	movs	r3, #0
 8007db6:	4604      	mov	r4, r0
 8007db8:	4608      	mov	r0, r1
 8007dba:	602b      	str	r3, [r5, #0]
 8007dbc:	f7f9 fccd 	bl	800175a <_isatty>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_isatty_r+0x1a>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_isatty_r+0x1a>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	2000033c 	.word	0x2000033c

08007dd0 <_lseek_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	4d07      	ldr	r5, [pc, #28]	; (8007df0 <_lseek_r+0x20>)
 8007dd4:	4604      	mov	r4, r0
 8007dd6:	4608      	mov	r0, r1
 8007dd8:	4611      	mov	r1, r2
 8007dda:	2200      	movs	r2, #0
 8007ddc:	602a      	str	r2, [r5, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	f7f9 fcc6 	bl	8001770 <_lseek>
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	d102      	bne.n	8007dee <_lseek_r+0x1e>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	b103      	cbz	r3, 8007dee <_lseek_r+0x1e>
 8007dec:	6023      	str	r3, [r4, #0]
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	2000033c 	.word	0x2000033c

08007df4 <_read_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4d07      	ldr	r5, [pc, #28]	; (8007e14 <_read_r+0x20>)
 8007df8:	4604      	mov	r4, r0
 8007dfa:	4608      	mov	r0, r1
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	602a      	str	r2, [r5, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	f7f9 fc54 	bl	80016b0 <_read>
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	d102      	bne.n	8007e12 <_read_r+0x1e>
 8007e0c:	682b      	ldr	r3, [r5, #0]
 8007e0e:	b103      	cbz	r3, 8007e12 <_read_r+0x1e>
 8007e10:	6023      	str	r3, [r4, #0]
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
 8007e14:	2000033c 	.word	0x2000033c

08007e18 <_init>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	bf00      	nop
 8007e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1e:	bc08      	pop	{r3}
 8007e20:	469e      	mov	lr, r3
 8007e22:	4770      	bx	lr

08007e24 <_fini>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	bf00      	nop
 8007e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e2a:	bc08      	pop	{r3}
 8007e2c:	469e      	mov	lr, r3
 8007e2e:	4770      	bx	lr
