<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="n_bit_alu_generate.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="alu_bitslice.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu_nbit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_nbit.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="alu_nbit.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_nbit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_nbit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_nbit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu_nbit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_nbit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu_nbit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu_nbit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu_nbit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_nbit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu_nbit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_nbit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_nbit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu_nbit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu_nbit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu_nbit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu_nbit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_nbit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_nbit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu_nbit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_nbit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_nbit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_nbit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu_nbit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_nbit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_nbit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu_nbit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu_nbit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_nbit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_nbit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu_nbit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu_nbit_usage.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="alu_nbit_vtf.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_nbit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="n_bit_alu_generate.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_alu_generate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_alu_generate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="n_bit_alu_generate.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_alu_generate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="n_bit_alu_generate.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_alu_generate.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="n_bit_alu_generate.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="n_bit_alu_generate.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_alu_generate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_alu_generate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_alu_generate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="n_bit_alu_generate.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="n_bit_alu_generate.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="n_bit_alu_generate.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_alu_generate.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="n_bit_alu_generate_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="n_bit_alu_generate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="n_bit_alu_generate_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="n_bit_alu_generate_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="n_bit_alu_generate_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="n_bit_alu_generate_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="n_bit_alu_generate_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="n_bit_alu_generate_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="n_bit_alu_generate_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="n_bit_alu_generate_vtf.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_alu_generate_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1360720426" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1360720426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366234564" xil_pn:in_ck="-970862128453654472" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1366234564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_bitslice.v"/>
      <outfile xil_pn:name="alu_nbit_vtf.v"/>
      <outfile xil_pn:name="bfa_gate.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
      <outfile xil_pn:name="mux_4_1_behavioral.v"/>
      <outfile xil_pn:name="n_bit_alu_generate.v"/>
    </transform>
    <transform xil_pn:end_ts="1366234511" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4715286408423429932" xil_pn:start_ts="1366234511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366234511" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3394169650427914386" xil_pn:start_ts="1366234511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360720426" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3432686708643176507" xil_pn:start_ts="1360720426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366234564" xil_pn:in_ck="-970862128453654472" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1366234564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_bitslice.v"/>
      <outfile xil_pn:name="alu_nbit_vtf.v"/>
      <outfile xil_pn:name="bfa_gate.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
      <outfile xil_pn:name="mux_4_1_behavioral.v"/>
      <outfile xil_pn:name="n_bit_alu_generate.v"/>
    </transform>
    <transform xil_pn:end_ts="1366234614" xil_pn:in_ck="-970862128453654472" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3235082157764034238" xil_pn:start_ts="1366234613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_nbit_vtf.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1067426724707685132" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3432686708643176507" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="587377470363836302" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360715046" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5633633480044384709" xil_pn:start_ts="1360715046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366234801" xil_pn:in_ck="6024948536052433591" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4305842377904661151" xil_pn:start_ts="1366234790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_nbit.lso"/>
      <outfile xil_pn:name="alu_nbit.ngc"/>
      <outfile xil_pn:name="alu_nbit.ngr"/>
      <outfile xil_pn:name="alu_nbit.prj"/>
      <outfile xil_pn:name="alu_nbit.stx"/>
      <outfile xil_pn:name="alu_nbit.syr"/>
      <outfile xil_pn:name="alu_nbit.xst"/>
      <outfile xil_pn:name="alu_nbit_xst.xrpt"/>
      <outfile xil_pn:name="n_bit_alu_generate.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1360715052" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-974351497974522055" xil_pn:start_ts="1360715052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366234809" xil_pn:in_ck="3668159078393278321" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1948059925558766861" xil_pn:start_ts="1366234801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu_nbit.bld"/>
      <outfile xil_pn:name="alu_nbit.ngd"/>
      <outfile xil_pn:name="alu_nbit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1366234840" xil_pn:in_ck="-3560200594570932685" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2415728198128772097" xil_pn:start_ts="1366234809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu_nbit.pcf"/>
      <outfile xil_pn:name="alu_nbit_map.map"/>
      <outfile xil_pn:name="alu_nbit_map.mrp"/>
      <outfile xil_pn:name="alu_nbit_map.ncd"/>
      <outfile xil_pn:name="alu_nbit_map.ngm"/>
      <outfile xil_pn:name="alu_nbit_map.xrpt"/>
      <outfile xil_pn:name="alu_nbit_summary.xml"/>
      <outfile xil_pn:name="alu_nbit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1366234877" xil_pn:in_ck="3344515216961897893" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1366234840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu_nbit.ncd"/>
      <outfile xil_pn:name="alu_nbit.pad"/>
      <outfile xil_pn:name="alu_nbit.par"/>
      <outfile xil_pn:name="alu_nbit.ptwx"/>
      <outfile xil_pn:name="alu_nbit.unroutes"/>
      <outfile xil_pn:name="alu_nbit.xpi"/>
      <outfile xil_pn:name="alu_nbit_pad.csv"/>
      <outfile xil_pn:name="alu_nbit_pad.txt"/>
      <outfile xil_pn:name="alu_nbit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1366234877" xil_pn:in_ck="-8647415596191763925" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1366234866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu_nbit.twr"/>
      <outfile xil_pn:name="alu_nbit.twx"/>
    </transform>
  </transforms>

</generated_project>
