Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: sklop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sklop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sklop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : sklop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikola/ZAD2_sedamSeg/freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD2_sedamSeg/freqDivGen.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
Parsing VHDL file "/home/nikola/ZAD2_sedamSeg/sklop.vhd" into library work
Parsing entity <sklop>.
Parsing architecture <Behavioral> of entity <sklop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sklop> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 63: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 68: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 73: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 78: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 83: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 88: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 93: a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD2_sedamSeg/sklop.vhd" Line 98: a should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sklop>.
    Related source file is "/home/nikola/ZAD2_sedamSeg/sklop.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_o>.
    Found 3-bit register for signal <cur>.
    Found 3-bit register for signal <temp>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_o (rising_edge)                            |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <temp[2]_GND_5_o_add_0_OUT> created at line 38.
    Found 3-bit comparator greater for signal <n0001> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <sklop> synthesized.

Synthesizing Unit <freqDivGen>.
    Related source file is "/home/nikola/ZAD2_sedamSeg/freqDivGen.vhd".
        nfCLK = 10000000
    Found 1-bit register for signal <clk_o>.
    Found 23-bit register for signal <temp>.
    Found 23-bit adder for signal <temp[22]_GND_6_o_add_0_OUT> created at line 23.
    Found 23-bit comparator greater for signal <n0001> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 2
 23-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 23-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <freqDivGen>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <freqDivGen> synthesized (advanced).

Synthesizing (advanced) Unit <sklop>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <sklop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 2
 23-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
 s6    | 111
 s7    | 101
 s8    | 100
-------------------

Optimizing unit <sklop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sklop, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sklop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 182
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 44
#      LUT2                        : 29
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 6
#      MUXCY                       : 44
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 31
#      FD                          : 26
#      FDE                         : 2
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  18224     0%  
 Number of Slice LUTs:                   95  out of   9112     1%  
    Number used as Logic:                95  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     95
   Number with an unused Flip Flop:      64  out of     95    67%  
   Number with an unused LUT:             0  out of     95     0%  
   Number of fully used LUT-FF pairs:    31  out of     95    32%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
a1/clk_o                           | NONE(clk_o)            | 4     |
clk                                | BUFGP                  | 24    |
clk_o                              | NONE(cur_FSM_FFd2)     | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.608ns (Maximum Frequency: 178.304MHz)
   Minimum input arrival time before clock: 3.364ns
   Maximum output required time after clock: 4.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/clk_o'
  Clock period: 2.724ns (frequency: 367.134MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               2.724ns (Levels of Logic = 1)
  Source:            temp_2 (FF)
  Destination:       temp_0 (FF)
  Source Clock:      a1/clk_o rising
  Destination Clock: a1/clk_o rising

  Data Path: temp_2 to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  temp_2 (temp_2)
     LUT5:I0->O            4   0.203   0.683  n0001_inv1 (n0001_inv)
     FDR:R                     0.430          temp_0
    ----------------------------------------
    Total                      2.724ns (1.080ns logic, 1.644ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.608ns (frequency: 178.304MHz)
  Total number of paths / destination ports: 6537 / 25
-------------------------------------------------------------------------
Delay:               5.608ns (Levels of Logic = 13)
  Source:            a1/temp_0 (FF)
  Destination:       a1/temp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a1/temp_0 to a1/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  a1/temp_0 (a1/temp_0)
     INV:I->O              1   0.206   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_lut<0>_INV_0 (a1/Madd_temp[22]_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<0> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<1> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<2> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<3> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<4> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<5> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<6> (a1/Madd_temp[22]_GND_6_o_add_0_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.808  a1/Madd_temp[22]_GND_6_o_add_0_OUT_xor<7> (a1/temp[22]_GND_6_o_add_0_OUT<7>)
     LUT4:I1->O            2   0.205   0.617  a1/n0001_inv3 (a1/n0001_inv3)
     LUT6:I5->O            2   0.205   0.617  a1/n0001_inv4 (a1/n0001_inv4)
     LUT6:I5->O           12   0.205   0.909  a1/n0001_inv5 (a1/n0001_inv)
     LUT2:I1->O            1   0.205   0.000  a1/temp_0_rstpot (a1/temp_0_rstpot)
     FD:D                      0.102          a1/temp_0
    ----------------------------------------
    Total                      5.608ns (2.041ns logic, 3.567ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_o'
  Clock period: 1.856ns (frequency: 538.808MHz)
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Delay:               1.856ns (Levels of Logic = 1)
  Source:            cur_FSM_FFd1 (FF)
  Destination:       cur_FSM_FFd1 (FF)
  Source Clock:      clk_o rising
  Destination Clock: clk_o rising

  Data Path: cur_FSM_FFd1 to cur_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  cur_FSM_FFd1 (cur_FSM_FFd1)
     LUT4:I0->O            1   0.203   0.000  cur_FSM_FFd1-In1 (cur_FSM_FFd1-In)
     FD:D                      0.102          cur_FSM_FFd1
    ----------------------------------------
    Total                      1.856ns (0.752ns logic, 1.104ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a1/clk_o'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              3.364ns (Levels of Logic = 2)
  Source:            freqSel<1> (PAD)
  Destination:       temp_0 (FF)
  Destination Clock: a1/clk_o rising

  Data Path: freqSel<1> to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  freqSel_1_IBUF (freqSel_1_IBUF)
     LUT5:I1->O            4   0.203   0.683  n0001_inv1 (n0001_inv)
     FDR:R                     0.430          temp_0
    ----------------------------------------
    Total                      3.364ns (1.855ns logic, 1.509ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.282ns (Levels of Logic = 2)
  Source:            A (PAD)
  Destination:       cur_FSM_FFd2 (FF)
  Destination Clock: clk_o rising

  Data Path: A to cur_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  A_IBUF (A_IBUF)
     LUT4:I2->O            1   0.203   0.000  cur_FSM_FFd2-In11 (cur_FSM_FFd2-In)
     FD:D                      0.102          cur_FSM_FFd2
    ----------------------------------------
    Total                      2.282ns (1.527ns logic, 0.755ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_o'
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd1 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      clk_o rising

  Data Path: cur_FSM_FFd1 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  cur_FSM_FFd1 (cur_FSM_FFd1)
     LUT3:I0->O            1   0.205   0.579  cur_seg<2>1 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      4.887ns (3.223ns logic, 1.664ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a1/clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a1/clk_o       |    2.724|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.608|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_o          |    1.856|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.52 secs
 
--> 


Total memory usage is 374816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

