<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonBitSimplify.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonBitSimplify.cpp.html'>HexagonBitSimplify.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonBitSimplify.cpp ---------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="BitTracker.h.html">"BitTracker.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="HexagonBitTracker.h.html">"HexagonBitTracker.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/GraphTraits.h.html">"llvm/ADT/GraphTraits.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexbit"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="PreserveTiedOps" title='PreserveTiedOps' data-type='cl::opt&lt;bool&gt;' data-ref="PreserveTiedOps">PreserveTiedOps</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexbit-keep-tied"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="51">51</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Preserve subregisters in tied operands"</q>));</td></tr>
<tr><th id="52">52</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="GenExtract" title='GenExtract' data-type='cl::opt&lt;bool&gt;' data-ref="GenExtract">GenExtract</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexbit-extract"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="53">53</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Generate extract instructions"</q>));</td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="GenBitSplit" title='GenBitSplit' data-type='cl::opt&lt;bool&gt;' data-ref="GenBitSplit">GenBitSplit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexbit-bitsplit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="55">55</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Generate bitsplit instructions"</q>));</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxExtract" title='MaxExtract' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxExtract">MaxExtract</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexbit-max-extract"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()));</td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="CountExtract" title='CountExtract' data-type='unsigned int' data-ref="CountExtract">CountExtract</dfn> = <var>0</var>;</td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxBitSplit" title='MaxBitSplit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxBitSplit">MaxBitSplit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexbit-max-bitsplit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()));</td></tr>
<tr><th id="62">62</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="CountBitSplit" title='CountBitSplit' data-type='unsigned int' data-ref="CountBitSplit">CountBitSplit</dfn> = <var>0</var>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <a class="decl" href="#260" title='llvm::initializeHexagonBitSimplifyPass' data-ref="_ZN4llvm32initializeHexagonBitSimplifyPassERNS_12PassRegistryE">initializeHexagonBitSimplifyPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp; <dfn class="local col9 decl" id="29Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="29Registry">Registry</dfn>);</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm24createHexagonBitSimplifyEv" title='llvm::createHexagonBitSimplify' data-ref="_ZN4llvm24createHexagonBitSimplifyEv">createHexagonBitSimplify</a>();</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>namespace</b> {</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i  data-doc="(anonymousnamespace)::RegisterSet">// Set of virtual registers, based on BitVector.</i></td></tr>
<tr><th id="74">74</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</dfn> : <b>private</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> {</td></tr>
<tr><th id="75">75</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet()' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev">RegisterSet</dfn>() = <b>default</b>;</td></tr>
<tr><th id="76">76</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1Ejb" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet(unsigned int s, bool t = false)' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ejb">RegisterSet</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30s" title='s' data-type='unsigned int' data-ref="30s">s</dfn>, <em>bool</em> <dfn class="local col1 decl" id="31t" title='t' data-type='bool' data-ref="31t">t</dfn> = <b>false</b>) : <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col0 ref" href="#30s" title='s' data-ref="30s">s</a>, <a class="local col1 ref" href="#31t" title='t' data-ref="31t">t</a>) {}</td></tr>
<tr><th id="77">77</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet(const (anonymous namespace)::RegisterSet &amp; RS)' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_">RegisterSet</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col2 decl" id="32RS" title='RS' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="32RS">RS</dfn>) = <b>default</b>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <b>using</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::clear;</td></tr>
<tr><th id="80">80</th><td>    <b>using</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::count;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-type='unsigned int (anonymous namespace)::RegisterSet::find_first() const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</dfn>() <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>      <em>int</em> <dfn class="local col3 decl" id="33First" title='First' data-type='int' data-ref="33First">First</dfn> = <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="84">84</th><td>      <b>if</b> (<a class="local col3 ref" href="#33First" title='First' data-ref="33First">First</a> &lt; <var>0</var>)</td></tr>
<tr><th id="85">85</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</a>(<a class="local col3 ref" href="#33First" title='First' data-ref="33First">First</a>);</td></tr>
<tr><th id="87">87</th><td>    }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-type='unsigned int (anonymous namespace)::RegisterSet::find_next(unsigned int Prev) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Prev" title='Prev' data-type='unsigned int' data-ref="34Prev">Prev</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>      <em>int</em> <dfn class="local col5 decl" id="35Next" title='Next' data-type='int' data-ref="35Next">Next</dfn> = <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col4 ref" href="#34Prev" title='Prev' data-ref="34Prev">Prev</a>));</td></tr>
<tr><th id="91">91</th><td>      <b>if</b> (<a class="local col5 ref" href="#35Next" title='Next' data-ref="35Next">Next</a> &lt; <var>0</var>)</td></tr>
<tr><th id="92">92</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="93">93</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</a>(<a class="local col5 ref" href="#35Next" title='Next' data-ref="35Next">Next</a>);</td></tr>
<tr><th id="94">94</th><td>    }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::insert(unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36R" title='R' data-type='unsigned int' data-ref="36R">R</dfn>) {</td></tr>
<tr><th id="97">97</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="37Idx" title='Idx' data-type='unsigned int' data-ref="37Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col6 ref" href="#36R" title='R' data-ref="36R">R</a>);</td></tr>
<tr><th id="98">98</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</a>(<a class="local col7 ref" href="#37Idx" title='Idx' data-ref="37Idx">Idx</a>);</td></tr>
<tr><th id="99">99</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#37Idx" title='Idx' data-ref="37Idx">Idx</a>));</td></tr>
<tr><th id="100">100</th><td>    }</td></tr>
<tr><th id="101">101</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6removeEj" title='(anonymous namespace)::RegisterSet::remove' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::remove(unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeEj">remove</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38R" title='R' data-type='unsigned int' data-ref="38R">R</dfn>) {</td></tr>
<tr><th id="102">102</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="39Idx" title='Idx' data-type='unsigned int' data-ref="39Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col8 ref" href="#38R" title='R' data-ref="38R">R</a>);</td></tr>
<tr><th id="103">103</th><td>      <b>if</b> (<a class="local col9 ref" href="#39Idx" title='Idx' data-ref="39Idx">Idx</a> &gt;= <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="104">104</th><td>        <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="105">105</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col9 ref" href="#39Idx" title='Idx' data-ref="39Idx">Idx</a>));</td></tr>
<tr><th id="106">106</th><td>    }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::insert(const (anonymous namespace)::RegisterSet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col0 decl" id="40Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="40Rs">Rs</dfn>) {</td></tr>
<tr><th id="109">109</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_"><b>operator</b>|=</a>(<a class="local col0 ref" href="#40Rs" title='Rs' data-ref="40Rs">Rs</a>));</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_" title='(anonymous namespace)::RegisterSet::remove' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::remove(const (anonymous namespace)::RegisterSet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_">remove</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="41Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="41Rs">Rs</dfn>) {</td></tr>
<tr><th id="112">112</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetERKS0_" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetERKS0_">reset</a>(<a class="local col1 ref" href="#41Rs" title='Rs' data-ref="41Rs">Rs</a>));</td></tr>
<tr><th id="113">113</th><td>    }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector::reference" title='llvm::BitVector::reference' data-ref="llvm::BitVector::reference">reference</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-type='llvm::BitVector::reference (anonymous namespace)::RegisterSet::operator[](unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSetixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42R" title='R' data-type='unsigned int' data-ref="42R">R</dfn>) {</td></tr>
<tr><th id="116">116</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="43Idx" title='Idx' data-type='unsigned int' data-ref="43Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col2 ref" href="#42R" title='R' data-ref="42R">R</a>);</td></tr>
<tr><th id="117">117</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</a>(<a class="local col3 ref" href="#43Idx" title='Idx' data-ref="43Idx">Idx</a>);</td></tr>
<tr><th id="118">118</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj"><b>operator</b>[]</a>(<a class="local col3 ref" href="#43Idx" title='Idx' data-ref="43Idx">Idx</a>);</td></tr>
<tr><th id="119">119</th><td>    }</td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-type='bool (anonymous namespace)::RegisterSet::operator[](unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSetixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44R" title='R' data-type='unsigned int' data-ref="44R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="121">121</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="45Idx" title='Idx' data-type='unsigned int' data-ref="45Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col4 ref" href="#44R" title='R' data-ref="44R">R</a>);</td></tr>
<tr><th id="122">122</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; size()) ? void (0) : __assert_fail (&quot;Idx &lt; size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 122, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#45Idx" title='Idx' data-ref="45Idx">Idx</a> &lt; <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>());</td></tr>
<tr><th id="123">123</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj"><b>operator</b>[]</a>(<a class="local col5 ref" href="#45Idx" title='Idx' data-ref="45Idx">Idx</a>);</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet3hasEj" title='(anonymous namespace)::RegisterSet::has' data-type='bool (anonymous namespace)::RegisterSet::has(unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet3hasEj">has</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46R" title='R' data-type='unsigned int' data-ref="46R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="126">126</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="47Idx" title='Idx' data-type='unsigned int' data-ref="47Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col6 ref" href="#46R" title='R' data-ref="46R">R</a>);</td></tr>
<tr><th id="127">127</th><td>      <b>if</b> (<a class="local col7 ref" href="#47Idx" title='Idx' data-ref="47Idx">Idx</a> &gt;= <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="128">128</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="129">129</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#47Idx" title='Idx' data-ref="47Idx">Idx</a>);</td></tr>
<tr><th id="130">130</th><td>    }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv" title='(anonymous namespace)::RegisterSet::empty' data-type='bool (anonymous namespace)::RegisterSet::empty() const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv">empty</dfn>() <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>      <b>return</b> !<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>();</td></tr>
<tr><th id="134">134</th><td>    }</td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_" title='(anonymous namespace)::RegisterSet::includes' data-type='bool (anonymous namespace)::RegisterSet::includes(const (anonymous namespace)::RegisterSet &amp; Rs) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_">includes</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col8 decl" id="48Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="48Rs">Rs</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>      <i>// A.BitVector::test(B)  &lt;=&gt;  A-B != {}</i></td></tr>
<tr><th id="137">137</th><td>      <b>return</b> !<a class="local col8 ref" href="#48Rs" title='Rs' data-ref="48Rs">Rs</a>.<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testERKS0_" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testERKS0_">test</a>(*<b>this</b>);</td></tr>
<tr><th id="138">138</th><td>    }</td></tr>
<tr><th id="139">139</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_" title='(anonymous namespace)::RegisterSet::intersects' data-type='bool (anonymous namespace)::RegisterSet::intersects(const (anonymous namespace)::RegisterSet &amp; Rs) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_">intersects</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col9 decl" id="49Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="49Rs">Rs</dfn>) <em>const</em> {</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9anyCommonERKS0_" title='llvm::BitVector::anyCommon' data-ref="_ZNK4llvm9BitVector9anyCommonERKS0_">anyCommon</a>(<a class="local col9 ref" href="#49Rs" title='Rs' data-ref="49Rs">Rs</a>);</td></tr>
<tr><th id="141">141</th><td>    }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>private</b>:</td></tr>
<tr><th id="144">144</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-type='void (anonymous namespace)::RegisterSet::ensure(unsigned int Idx)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Idx" title='Idx' data-type='unsigned int' data-ref="50Idx">Idx</dfn>) {</td></tr>
<tr><th id="145">145</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() &lt;= <a class="local col0 ref" href="#50Idx" title='Idx' data-ref="50Idx">Idx</a>)</td></tr>
<tr><th id="146">146</th><td>        <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#50Idx" title='Idx' data-ref="50Idx">Idx</a>+<var>1</var>, <var>32U</var>));</td></tr>
<tr><th id="147">147</th><td>    }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-type='static unsigned int (anonymous namespace)::RegisterSet::v2x(unsigned int v)' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51v" title='v' data-type='unsigned int' data-ref="51v">v</dfn>) {</td></tr>
<tr><th id="150">150</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col1 ref" href="#51v" title='v' data-ref="51v">v</a>);</td></tr>
<tr><th id="151">151</th><td>    }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-type='static unsigned int (anonymous namespace)::RegisterSet::x2v(unsigned int x)' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="52x" title='x' data-type='unsigned int' data-ref="52x">x</dfn>) {</td></tr>
<tr><th id="154">154</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col2 ref" href="#52x" title='x' data-ref="52x">x</a>);</td></tr>
<tr><th id="155">155</th><td>    }</td></tr>
<tr><th id="156">156</th><td>  };</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</dfn> {</td></tr>
<tr><th id="159">159</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PrintRegSetC1ERKNS_11RegisterSetEPKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintRegSet::PrintRegSet' data-type='void (anonymous namespace)::PrintRegSet::PrintRegSet(const (anonymous namespace)::RegisterSet &amp; S, const llvm::TargetRegisterInfo * RI)' data-ref="_ZN12_GLOBAL__N_111PrintRegSetC1ERKNS_11RegisterSetEPKN4llvm18TargetRegisterInfoE">PrintRegSet</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col3 decl" id="53S" title='S' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="53S">S</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="54RI" title='RI' data-type='const llvm::TargetRegisterInfo *' data-ref="54RI">RI</dfn>)</td></tr>
<tr><th id="160">160</th><td>      : <a class="tu member" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='w' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>(<a class="local col3 ref" href="#53S" title='S' data-ref="53S">S</a>), <a class="tu member" href="#(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</a>(<a class="local col4 ref" href="#54RI" title='RI' data-ref="54RI">RI</a>) {}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegSet &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="55OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="55OS">OS</dfn>,</td></tr>
<tr><th id="163">163</th><td>          <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</a> &amp;<dfn class="local col6 decl" id="56P" title='P' data-type='const (anonymous namespace)::PrintRegSet &amp;' data-ref="56P">P</dfn>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>private</b>:</td></tr>
<tr><th id="166">166</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</dfn>;</td></tr>
<tr><th id="167">167</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</dfn>;</td></tr>
<tr><th id="168">168</th><td>  };</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegSet &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="57OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="57OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</a> &amp;<dfn class="local col8 decl" id="58P" title='P' data-type='const (anonymous namespace)::PrintRegSet &amp;' data-ref="58P">P</dfn>)</td></tr>
<tr><th id="171">171</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a>;</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegSet &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="59OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="59OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</a> &amp;<dfn class="local col0 decl" id="60P" title='P' data-type='const (anonymous namespace)::PrintRegSet &amp;' data-ref="60P">P</dfn>) {</td></tr>
<tr><th id="173">173</th><td>    <a class="local col9 ref" href="#59OS" title='OS' data-ref="59OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'{'</kbd>;</td></tr>
<tr><th id="174">174</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61R" title='R' data-type='unsigned int' data-ref="61R">R</dfn> = <a class="local col0 ref" href="#60P" title='P' data-ref="60P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='m' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col1 ref" href="#61R" title='R' data-ref="61R">R</a>; <a class="local col1 ref" href="#61R" title='R' data-ref="61R">R</a> = <a class="local col0 ref" href="#60P" title='P' data-ref="60P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='m' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col1 ref" href="#61R" title='R' data-ref="61R">R</a>))</td></tr>
<tr><th id="175">175</th><td>      <a class="local col9 ref" href="#59OS" title='OS' data-ref="59OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#61R" title='R' data-ref="61R">R</a>, <a class="local col0 ref" href="#60P" title='P' data-ref="60P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-use='r' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</a>);</td></tr>
<tr><th id="176">176</th><td>    <a class="local col9 ref" href="#59OS" title='OS' data-ref="59OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <a class="local col9 ref" href="#59OS" title='OS' data-ref="59OS">OS</a>;</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>class</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="183">183</th><td>  <b>public</b>:</td></tr>
<tr><th id="184">184</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonBitSimplify::ID" title='(anonymous namespace)::HexagonBitSimplify::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonBitSimplify::ID">ID</dfn>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplifyC1Ev" title='(anonymous namespace)::HexagonBitSimplify::HexagonBitSimplify' data-type='void (anonymous namespace)::HexagonBitSimplify::HexagonBitSimplify()' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplifyC1Ev">HexagonBitSimplify</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::ID" title='(anonymous namespace)::HexagonBitSimplify::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonBitSimplify::ID">ID</a>) {}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118HexagonBitSimplify11getPassNameEv" title='(anonymous namespace)::HexagonBitSimplify::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonBitSimplify::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118HexagonBitSimplify11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="189">189</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon bit simplification"</q>;</td></tr>
<tr><th id="190">190</th><td>    }</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118HexagonBitSimplify16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonBitSimplify::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonBitSimplify::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118HexagonBitSimplify16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="62AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="62AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="193">193</th><td>      <a class="local col2 ref" href="#62AU" title='AU' data-ref="62AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="194">194</th><td>      <a class="local col2 ref" href="#62AU" title='AU' data-ref="62AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="195">195</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#62AU" title='AU' data-ref="62AU">AU</a></span>);</td></tr>
<tr><th id="196">196</th><td>    }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonBitSimplify::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonBitSimplify::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="63MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="63MF">MF</dfn>) override;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <em>static</em> <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-type='static void (anonymous namespace)::HexagonBitSimplify::getInstrDefs(const llvm::MachineInstr &amp; MI, (anonymous namespace)::RegisterSet &amp; Defs)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col5 decl" id="65Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="65Defs">Defs</dfn>);</td></tr>
<tr><th id="201">201</th><td>    <em>static</em> <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrUses' data-type='static void (anonymous namespace)::HexagonBitSimplify::getInstrUses(const llvm::MachineInstr &amp; MI, (anonymous namespace)::RegisterSet &amp; Uses)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col7 decl" id="67Uses" title='Uses' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="67Uses">Uses</dfn>);</td></tr>
<tr><th id="202">202</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isEqual(const BitTracker::RegisterCell &amp; RC1, uint16_t B1, const BitTracker::RegisterCell &amp; RC2, uint16_t B2, uint16_t W)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="68RC1" title='RC1' data-type='const BitTracker::RegisterCell &amp;' data-ref="68RC1">RC1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="69B1" title='B1' data-type='uint16_t' data-ref="69B1">B1</dfn>,</td></tr>
<tr><th id="203">203</th><td>        <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="70RC2" title='RC2' data-type='const BitTracker::RegisterCell &amp;' data-ref="70RC2">RC2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="71B2" title='B2' data-type='uint16_t' data-ref="71B2">B2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="72W" title='W' data-type='uint16_t' data-ref="72W">W</dfn>);</td></tr>
<tr><th id="204">204</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt" title='(anonymous namespace)::HexagonBitSimplify::isZero' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isZero(const BitTracker::RegisterCell &amp; RC, uint16_t B, uint16_t W)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt">isZero</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="73RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="73RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="74B" title='B' data-type='uint16_t' data-ref="74B">B</dfn>,</td></tr>
<tr><th id="205">205</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="75W" title='W' data-type='uint16_t' data-ref="75W">W</dfn>);</td></tr>
<tr><th id="206">206</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm" title='(anonymous namespace)::HexagonBitSimplify::getConst' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getConst(const BitTracker::RegisterCell &amp; RC, uint16_t B, uint16_t W, uint64_t &amp; U)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm">getConst</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="76RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="76RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="77B" title='B' data-type='uint16_t' data-ref="77B">B</dfn>,</td></tr>
<tr><th id="207">207</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="78W" title='W' data-type='uint16_t' data-ref="78W">W</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="79U" title='U' data-type='uint64_t &amp;' data-ref="79U">U</dfn>);</td></tr>
<tr><th id="208">208</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceReg(unsigned int OldR, unsigned int NewR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<em>unsigned</em> <dfn class="local col0 decl" id="80OldR" title='OldR' data-type='unsigned int' data-ref="80OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="81NewR" title='NewR' data-type='unsigned int' data-ref="81NewR">NewR</dfn>,</td></tr>
<tr><th id="209">209</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="82MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="82MRI">MRI</dfn>);</td></tr>
<tr><th id="210">210</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getSubregMask(const BitTracker::RegisterRef &amp; RR, unsigned int &amp; Begin, unsigned int &amp; Width, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col3 decl" id="83RR" title='RR' data-type='const BitTracker::RegisterRef &amp;' data-ref="83RR">RR</dfn>,</td></tr>
<tr><th id="211">211</th><td>        <em>unsigned</em> &amp;<dfn class="local col4 decl" id="84Begin" title='Begin' data-type='unsigned int &amp;' data-ref="84Begin">Begin</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="85Width" title='Width' data-type='unsigned int &amp;' data-ref="85Width">Width</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="86MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="86MRI">MRI</dfn>);</td></tr>
<tr><th id="212">212</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceRegWithSub' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceRegWithSub(unsigned int OldR, unsigned int NewR, unsigned int NewSR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE">replaceRegWithSub</a>(<em>unsigned</em> <dfn class="local col7 decl" id="87OldR" title='OldR' data-type='unsigned int' data-ref="87OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88NewR" title='NewR' data-type='unsigned int' data-ref="88NewR">NewR</dfn>,</td></tr>
<tr><th id="213">213</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="89NewSR" title='NewSR' data-type='unsigned int' data-ref="89NewSR">NewSR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="90MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="90MRI">MRI</dfn>);</td></tr>
<tr><th id="214">214</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceSubWithSub(unsigned int OldR, unsigned int OldSR, unsigned int NewR, unsigned int NewSR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<em>unsigned</em> <dfn class="local col1 decl" id="91OldR" title='OldR' data-type='unsigned int' data-ref="91OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="92OldSR" title='OldSR' data-type='unsigned int' data-ref="92OldSR">OldSR</dfn>,</td></tr>
<tr><th id="215">215</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="93NewR" title='NewR' data-type='unsigned int' data-ref="93NewR">NewR</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94NewSR" title='NewSR' data-type='unsigned int' data-ref="94NewSR">NewSR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="95MRI">MRI</dfn>);</td></tr>
<tr><th id="216">216</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::parseRegSequence' data-type='static bool (anonymous namespace)::HexagonBitSimplify::parseRegSequence(const llvm::MachineInstr &amp; I, BitTracker::RegisterRef &amp; SL, BitTracker::RegisterRef &amp; SH, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE">parseRegSequence</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="96I">I</dfn>,</td></tr>
<tr><th id="217">217</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col7 decl" id="97SL" title='SL' data-type='BitTracker::RegisterRef &amp;' data-ref="97SL">SL</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="98SH" title='SH' data-type='BitTracker::RegisterRef &amp;' data-ref="98SH">SH</dfn>,</td></tr>
<tr><th id="218">218</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="99MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="99MRI">MRI</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt" title='(anonymous namespace)::HexagonBitSimplify::getUsedBitsInStore' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getUsedBitsInStore(unsigned int Opc, llvm::BitVector &amp; Bits, uint16_t Begin)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">getUsedBitsInStore</a>(<em>unsigned</em> <dfn class="local col0 decl" id="100Opc" title='Opc' data-type='unsigned int' data-ref="100Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="101Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="101Bits">Bits</dfn>,</td></tr>
<tr><th id="221">221</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="102Begin" title='Begin' data-type='uint16_t' data-ref="102Begin">Begin</dfn>);</td></tr>
<tr><th id="222">222</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE" title='(anonymous namespace)::HexagonBitSimplify::getUsedBits' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getUsedBits(unsigned int Opc, unsigned int OpN, llvm::BitVector &amp; Bits, uint16_t Begin, const llvm::HexagonInstrInfo &amp; HII)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">getUsedBits</a>(<em>unsigned</em> <dfn class="local col3 decl" id="103Opc" title='Opc' data-type='unsigned int' data-ref="103Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="104OpN" title='OpN' data-type='unsigned int' data-ref="104OpN">OpN</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="105Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="105Bits">Bits</dfn>,</td></tr>
<tr><th id="223">223</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="106Begin" title='Begin' data-type='uint16_t' data-ref="106Begin">Begin</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col7 decl" id="107HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="107HII">HII</dfn>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-type='static const llvm::TargetRegisterClass * (anonymous namespace)::HexagonBitSimplify::getFinalVRegClass(const BitTracker::RegisterRef &amp; RR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(</td></tr>
<tr><th id="226">226</th><td>        <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="108RR" title='RR' data-type='const BitTracker::RegisterRef &amp;' data-ref="108RR">RR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="109MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="109MRI">MRI</dfn>);</td></tr>
<tr><th id="227">227</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isTransparentCopy(const BitTracker::RegisterRef &amp; RD, const BitTracker::RegisterRef &amp; RS, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col0 decl" id="110RD" title='RD' data-type='const BitTracker::RegisterRef &amp;' data-ref="110RD">RD</dfn>,</td></tr>
<tr><th id="228">228</th><td>        <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col1 decl" id="111RS" title='RS' data-type='const BitTracker::RegisterRef &amp;' data-ref="111RS">RS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="112MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="112MRI">MRI</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>private</b>:</td></tr>
<tr><th id="231">231</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-type='bool (anonymous namespace)::HexagonBitSimplify::visitBlock(llvm::MachineBasicBlock &amp; B, (anonymous namespace)::Transformation &amp; T, (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="113B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="113B">B</dfn>, <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> &amp;<dfn class="local col4 decl" id="114T" title='T' data-type='(anonymous namespace)::Transformation &amp;' data-ref="114T">T</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col5 decl" id="115AVs" title='AVs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="115AVs">AVs</dfn>);</td></tr>
<tr><th id="234">234</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj" title='(anonymous namespace)::HexagonBitSimplify::hasTiedUse' data-type='static bool (anonymous namespace)::HexagonBitSimplify::hasTiedUse(unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI, unsigned int NewSub = &lt;null expr&gt;)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj">hasTiedUse</a>(<em>unsigned</em> <dfn class="local col6 decl" id="116Reg" title='Reg' data-type='unsigned int' data-ref="116Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="117MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="117MRI">MRI</dfn>,</td></tr>
<tr><th id="235">235</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="118NewSub" title='NewSub' data-type='unsigned int' data-ref="118NewSub">NewSub</dfn> = Hexagon::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::Hexagon&apos;">NoSubRegister</span>);</td></tr>
<tr><th id="236">236</th><td>  };</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</dfn> = <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i  data-doc="(anonymousnamespace)::Transformation">// The purpose of this class is to provide a common facility to traverse</i></td></tr>
<tr><th id="241">241</th><td><i  data-doc="(anonymousnamespace)::Transformation">  // the function top-down or bottom-up via the dominator tree, and keep</i></td></tr>
<tr><th id="242">242</th><td><i  data-doc="(anonymousnamespace)::Transformation">  // track of the available registers.</i></td></tr>
<tr><th id="243">243</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</dfn> {</td></tr>
<tr><th id="244">244</th><td>  <b>public</b>:</td></tr>
<tr><th id="245">245</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Transformation::TopDown" title='(anonymous namespace)::Transformation::TopDown' data-type='bool' data-ref="(anonymousnamespace)::Transformation::TopDown">TopDown</dfn>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-type='void (anonymous namespace)::Transformation::Transformation(bool TD)' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">Transformation</dfn>(<em>bool</em> <dfn class="local col9 decl" id="119TD" title='TD' data-type='bool' data-ref="119TD">TD</dfn>) : <a class="tu member" href="#(anonymousnamespace)::Transformation::TopDown" title='(anonymous namespace)::Transformation::TopDown' data-use='w' data-ref="(anonymousnamespace)::Transformation::TopDown">TopDown</a>(<a class="local col9 ref" href="#119TD" title='TD' data-ref="119TD">TD</a>) {}</td></tr>
<tr><th id="248">248</th><td>    <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114TransformationD1Ev" title='(anonymous namespace)::Transformation::~Transformation' data-type='void (anonymous namespace)::Transformation::~Transformation()' data-ref="_ZN12_GLOBAL__N_114TransformationD1Ev">~Transformation</dfn>() = <b>default</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::Transformation::processBlock' data-type='bool (anonymous namespace)::Transformation::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="120B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="121AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="121AVs">AVs</dfn>) = <var>0</var>;</td></tr>
<tr><th id="251">251</th><td>  };</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonBitSimplify::ID" title='(anonymous namespace)::HexagonBitSimplify::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonBitSimplify::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonBitSimplifyPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonBitSimplify, <q>"hexagon-bit-simplify"</q>,</td></tr>
<tr><th id="258">258</th><td>      <q>"Hexagon bit simplification"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="259">259</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="260">260</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon bit simplification&quot;, &quot;hexagon-bit-simplify&quot;, &amp;HexagonBitSimplify::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonBitSimplify&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonBitSimplifyPassFlag; void llvm::initializeHexagonBitSimplifyPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonBitSimplifyPassFlag, initializeHexagonBitSimplifyPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-bit-simplify"</q>,</td></tr>
<tr><th id="261">261</th><td>      <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon bit simplification"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-type='bool (anonymous namespace)::HexagonBitSimplify::visitBlock(llvm::MachineBasicBlock &amp; B, (anonymous namespace)::Transformation &amp; T, (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="122B">B</dfn>, <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> &amp;<dfn class="local col3 decl" id="123T" title='T' data-type='(anonymous namespace)::Transformation &amp;' data-ref="123T">T</dfn>,</td></tr>
<tr><th id="264">264</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="124AVs" title='AVs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="124AVs">AVs</dfn>) {</td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="local col5 decl" id="125Changed" title='Changed' data-type='bool' data-ref="125Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="local col3 ref" href="#123T" title='T' data-ref="123T">T</a>.<a class="tu ref" href="#(anonymousnamespace)::Transformation::TopDown" title='(anonymous namespace)::Transformation::TopDown' data-use='r' data-ref="(anonymousnamespace)::Transformation::TopDown">TopDown</a>)</td></tr>
<tr><th id="268">268</th><td>    <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a> = <a class="local col3 ref" href="#123T" title='T' data-ref="123T">T</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::Transformation::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<span class='refarg'><a class="local col2 ref" href="#122B" title='B' data-ref="122B">B</a></span>, <a class="local col4 ref" href="#124AVs" title='AVs' data-ref="124AVs">AVs</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col6 decl" id="126Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="126Defs">Defs</dfn>;</td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="127I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="127I">I</dfn> : <a class="local col2 ref" href="#122B" title='B' data-ref="122B">B</a>)</td></tr>
<tr><th id="272">272</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<a class="local col7 ref" href="#127I" title='I' data-ref="127I">I</a>, <span class='refarg'><a class="local col6 ref" href="#126Defs" title='Defs' data-ref="126Defs">Defs</a></span>);</td></tr>
<tr><th id="273">273</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <dfn class="local col8 decl" id="128NewAVs" title='NewAVs' data-type='(anonymous namespace)::RegisterSet' data-ref="128NewAVs">NewAVs</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_"></a><a class="local col4 ref" href="#124AVs" title='AVs' data-ref="124AVs">AVs</a>;</td></tr>
<tr><th id="274">274</th><td>  <a class="local col8 ref" href="#128NewAVs" title='NewAVs' data-ref="128NewAVs">NewAVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col6 ref" href="#126Defs" title='Defs' data-ref="126Defs">Defs</a>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="129DTN" title='DTN' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="129DTN">DTN</dfn> : <a class="ref" href="../../../include/llvm/ADT/GraphTraits.h.html#_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE" title='llvm::children' data-ref="_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE">children</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt;(<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(&amp;<a class="local col2 ref" href="#122B" title='B' data-ref="122B">B</a>)))</td></tr>
<tr><th id="277">277</th><td>    <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'>*(<a class="local col9 ref" href="#129DTN" title='DTN' data-ref="129DTN">DTN</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>())</span>, <span class='refarg'><a class="local col3 ref" href="#123T" title='T' data-ref="123T">T</a></span>, <span class='refarg'><a class="local col8 ref" href="#128NewAVs" title='NewAVs' data-ref="128NewAVs">NewAVs</a></span>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123T" title='T' data-ref="123T">T</a>.<a class="tu ref" href="#(anonymousnamespace)::Transformation::TopDown" title='(anonymous namespace)::Transformation::TopDown' data-use='r' data-ref="(anonymousnamespace)::Transformation::TopDown">TopDown</a>)</td></tr>
<tr><th id="280">280</th><td>    <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a> |= <a class="local col3 ref" href="#123T" title='T' data-ref="123T">T</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::Transformation::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_114Transformation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<span class='refarg'><a class="local col2 ref" href="#122B" title='B' data-ref="122B">B</a></span>, <a class="local col4 ref" href="#124AVs" title='AVs' data-ref="124AVs">AVs</a>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>return</b> <a class="local col5 ref" href="#125Changed" title='Changed' data-ref="125Changed">Changed</a>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">//</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">// Utility functions:</i></td></tr>
<tr><th id="287">287</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">//</i></td></tr>
<tr><th id="288">288</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-type='static void (anonymous namespace)::HexagonBitSimplify::getInstrDefs(const llvm::MachineInstr &amp; MI, (anonymous namespace)::RegisterSet &amp; Defs)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="130MI">MI</dfn>,</td></tr>
<tr><th id="289">289</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="131Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="131Defs">Defs</dfn>) {</td></tr>
<tr><th id="290">290</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="132Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="132Op">Op</dfn> : <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="292">292</th><td>      <b>continue</b>;</td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133R" title='R' data-type='unsigned int' data-ref="133R">R</dfn> = <a class="local col2 ref" href="#132Op" title='Op' data-ref="132Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="294">294</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#133R" title='R' data-ref="133R">R</a>))</td></tr>
<tr><th id="295">295</th><td>      <b>continue</b>;</td></tr>
<tr><th id="296">296</th><td>    <a class="local col1 ref" href="#131Defs" title='Defs' data-ref="131Defs">Defs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col3 ref" href="#133R" title='R' data-ref="133R">R</a>);</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrUses' data-type='static void (anonymous namespace)::HexagonBitSimplify::getInstrUses(const llvm::MachineInstr &amp; MI, (anonymous namespace)::RegisterSet &amp; Uses)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="134MI">MI</dfn>,</td></tr>
<tr><th id="301">301</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col5 decl" id="135Uses" title='Uses' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="135Uses">Uses</dfn>) {</td></tr>
<tr><th id="302">302</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="136Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="136Op">Op</dfn> : <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (!<a class="local col6 ref" href="#136Op" title='Op' data-ref="136Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#136Op" title='Op' data-ref="136Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="304">304</th><td>      <b>continue</b>;</td></tr>
<tr><th id="305">305</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137R" title='R' data-type='unsigned int' data-ref="137R">R</dfn> = <a class="local col6 ref" href="#136Op" title='Op' data-ref="136Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#137R" title='R' data-ref="137R">R</a>))</td></tr>
<tr><th id="307">307</th><td>      <b>continue</b>;</td></tr>
<tr><th id="308">308</th><td>    <a class="local col5 ref" href="#135Uses" title='Uses' data-ref="135Uses">Uses</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col7 ref" href="#137R" title='R' data-ref="137R">R</a>);</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">// Check if all the bits in range [B, E) in both cells are equal.</i></td></tr>
<tr><th id="313">313</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isEqual(const BitTracker::RegisterCell &amp; RC1, uint16_t B1, const BitTracker::RegisterCell &amp; RC2, uint16_t B2, uint16_t W)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="138RC1" title='RC1' data-type='const BitTracker::RegisterCell &amp;' data-ref="138RC1">RC1</dfn>,</td></tr>
<tr><th id="314">314</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="139B1" title='B1' data-type='uint16_t' data-ref="139B1">B1</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="140RC2" title='RC2' data-type='const BitTracker::RegisterCell &amp;' data-ref="140RC2">RC2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="141B2" title='B2' data-type='uint16_t' data-ref="141B2">B2</dfn>,</td></tr>
<tr><th id="315">315</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="142W" title='W' data-type='uint16_t' data-ref="142W">W</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="143i" title='i' data-type='uint16_t' data-ref="143i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a> &lt; <a class="local col2 ref" href="#142W" title='W' data-ref="142W">W</a>; ++<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>) {</td></tr>
<tr><th id="317">317</th><td>    <i>// If RC1[i] is "bottom", it cannot be proven equal to RC2[i].</i></td></tr>
<tr><th id="318">318</th><td>    <b>if</b> (<a class="local col8 ref" href="#138RC1" title='RC1' data-ref="138RC1">RC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#139B1" title='B1' data-ref="139B1">B1</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col8 ref" href="#138RC1" title='RC1' data-ref="138RC1">RC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#139B1" title='B1' data-ref="139B1">B1</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="319">319</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="320">320</th><td>    <i>// Same for RC2[i].</i></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col0 ref" href="#140RC2" title='RC2' data-ref="140RC2">RC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#141B2" title='B2' data-ref="141B2">B2</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col0 ref" href="#140RC2" title='RC2' data-ref="140RC2">RC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#141B2" title='B2' data-ref="141B2">B2</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (<a class="local col8 ref" href="#138RC1" title='RC1' data-ref="138RC1">RC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#139B1" title='B1' data-ref="139B1">B1</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col0 ref" href="#140RC2" title='RC2' data-ref="140RC2">RC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#141B2" title='B2' data-ref="141B2">B2</a>+<a class="local col3 ref" href="#143i" title='i' data-ref="143i">i</a>]</a>)</td></tr>
<tr><th id="324">324</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt" title='(anonymous namespace)::HexagonBitSimplify::isZero' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isZero(const BitTracker::RegisterCell &amp; RC, uint16_t B, uint16_t W)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt">isZero</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="144RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="144RC">RC</dfn>,</td></tr>
<tr><th id="330">330</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="145B" title='B' data-type='uint16_t' data-ref="145B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="146W" title='W' data-type='uint16_t' data-ref="146W">W</dfn>) {</td></tr>
<tr><th id="331">331</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; RC.width() &amp;&amp; B+W &lt;= RC.width()) ? void (0) : __assert_fail (&quot;B &lt; RC.width() &amp;&amp; B+W &lt;= RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 331, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a> &lt; <a class="local col4 ref" href="#144RC" title='RC' data-ref="144RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() &amp;&amp; <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>+<a class="local col6 ref" href="#146W" title='W' data-ref="146W">W</a> &lt;= <a class="local col4 ref" href="#144RC" title='RC' data-ref="144RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="332">332</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="147i" title='i' data-type='uint16_t' data-ref="147i">i</dfn> = <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>; <a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> &lt; <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>+<a class="local col6 ref" href="#146W" title='W' data-ref="146W">W</a>; ++<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>)</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (!<a class="local col4 ref" href="#144RC" title='RC' data-ref="144RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="336">336</th><td>}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm" title='(anonymous namespace)::HexagonBitSimplify::getConst' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getConst(const BitTracker::RegisterCell &amp; RC, uint16_t B, uint16_t W, uint64_t &amp; U)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm">getConst</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="148RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="148RC">RC</dfn>,</td></tr>
<tr><th id="339">339</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="149B" title='B' data-type='uint16_t' data-ref="149B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="150W" title='W' data-type='uint16_t' data-ref="150W">W</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col1 decl" id="151U" title='U' data-type='uint64_t &amp;' data-ref="151U">U</dfn>) {</td></tr>
<tr><th id="340">340</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; RC.width() &amp;&amp; B+W &lt;= RC.width()) ? void (0) : __assert_fail (&quot;B &lt; RC.width() &amp;&amp; B+W &lt;= RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 340, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#149B" title='B' data-ref="149B">B</a> &lt; <a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() &amp;&amp; <a class="local col9 ref" href="#149B" title='B' data-ref="149B">B</a>+<a class="local col0 ref" href="#150W" title='W' data-ref="150W">W</a> &lt;= <a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="341">341</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="152T" title='T' data-type='int64_t' data-ref="152T">T</dfn> = <var>0</var>;</td></tr>
<tr><th id="342">342</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="153i" title='i' data-type='uint16_t' data-ref="153i">i</dfn> = <a class="local col9 ref" href="#149B" title='B' data-ref="149B">B</a>+<a class="local col0 ref" href="#150W" title='W' data-ref="150W">W</a>; <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> &gt; <a class="local col9 ref" href="#149B" title='B' data-ref="149B">B</a>; --<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>) {</td></tr>
<tr><th id="343">343</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col4 decl" id="154BV" title='BV' data-type='const BitTracker::BitValue &amp;' data-ref="154BV">BV</dfn> = <a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="344">344</th><td>    <a class="local col2 ref" href="#152T" title='T' data-ref="152T">T</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (<a class="local col4 ref" href="#154BV" title='BV' data-ref="154BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="346">346</th><td>      <a class="local col2 ref" href="#152T" title='T' data-ref="152T">T</a> |= <var>1</var>;</td></tr>
<tr><th id="347">347</th><td>    <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#154BV" title='BV' data-ref="154BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="348">348</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td>  }</td></tr>
<tr><th id="350">350</th><td>  <a class="local col1 ref" href="#151U" title='U' data-ref="151U">U</a> = <a class="local col2 ref" href="#152T" title='T' data-ref="152T">T</a>;</td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceReg(unsigned int OldR, unsigned int NewR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="155OldR" title='OldR' data-type='unsigned int' data-ref="155OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="156NewR" title='NewR' data-type='unsigned int' data-ref="156NewR">NewR</dfn>,</td></tr>
<tr><th id="355">355</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="157MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="157MRI">MRI</dfn>) {</td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#155OldR" title='OldR' data-ref="155OldR">OldR</a>) ||</td></tr>
<tr><th id="357">357</th><td>      !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#156NewR" title='NewR' data-ref="156NewR">NewR</a>))</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="359">359</th><td>  <em>auto</em> <dfn class="local col8 decl" id="158Begin" title='Begin' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="158Begin">Begin</dfn> = <a class="local col7 ref" href="#157MRI" title='MRI' data-ref="157MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col5 ref" href="#155OldR" title='OldR' data-ref="155OldR">OldR</a>), <dfn class="local col9 decl" id="159End" title='End' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="159End">End</dfn> = <a class="local col7 ref" href="#157MRI" title='MRI' data-ref="157MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="360">360</th><td>  <b>decltype</b>(<a class="local col9 ref" href="#159End" title='End' data-ref="159End">End</a>) <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col0 decl" id="160NextI" title='NextI' data-type='decltype(End)' data-ref="160NextI">NextI</dfn>;</td></tr>
<tr><th id="361">361</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="161I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="161I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158Begin" title='Begin' data-ref="158Begin">Begin</a>; <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#159End" title='End' data-ref="159End">End</a>; <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#160NextI" title='NextI' data-ref="160NextI">NextI</a>) {</td></tr>
<tr><th id="362">362</th><td>    <a class="local col0 ref" href="#160NextI" title='NextI' data-ref="160NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>);</td></tr>
<tr><th id="363">363</th><td>    <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#156NewR" title='NewR' data-ref="156NewR">NewR</a>);</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td>  <b>return</b> <a class="local col8 ref" href="#158Begin" title='Begin' data-ref="158Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#159End" title='End' data-ref="159End">End</a>;</td></tr>
<tr><th id="366">366</th><td>}</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceRegWithSub' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceRegWithSub(unsigned int OldR, unsigned int NewR, unsigned int NewSR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE">replaceRegWithSub</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="162OldR" title='OldR' data-type='unsigned int' data-ref="162OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="163NewR" title='NewR' data-type='unsigned int' data-ref="163NewR">NewR</dfn>,</td></tr>
<tr><th id="369">369</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="164NewSR" title='NewSR' data-type='unsigned int' data-ref="164NewSR">NewSR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="165MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="165MRI">MRI</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#162OldR" title='OldR' data-ref="162OldR">OldR</a>) ||</td></tr>
<tr><th id="371">371</th><td>      !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#163NewR" title='NewR' data-ref="163NewR">NewR</a>))</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj" title='(anonymous namespace)::HexagonBitSimplify::hasTiedUse' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj">hasTiedUse</a>(<a class="local col2 ref" href="#162OldR" title='OldR' data-ref="162OldR">OldR</a>, <span class='refarg'><a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a></span>, <a class="local col4 ref" href="#164NewSR" title='NewSR' data-ref="164NewSR">NewSR</a>))</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="375">375</th><td>  <em>auto</em> <dfn class="local col6 decl" id="166Begin" title='Begin' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="166Begin">Begin</dfn> = <a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#162OldR" title='OldR' data-ref="162OldR">OldR</a>), <dfn class="local col7 decl" id="167End" title='End' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="167End">End</dfn> = <a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="376">376</th><td>  <b>decltype</b>(<a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>) <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col8 decl" id="168NextI" title='NextI' data-type='decltype(End)' data-ref="168NextI">NextI</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="169I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="169I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#166Begin" title='Begin' data-ref="166Begin">Begin</a>; <a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>; <a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI">NextI</a>) {</td></tr>
<tr><th id="378">378</th><td>    <a class="local col8 ref" href="#168NextI" title='NextI' data-ref="168NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a>);</td></tr>
<tr><th id="379">379</th><td>    <a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#163NewR" title='NewR' data-ref="163NewR">NewR</a>);</td></tr>
<tr><th id="380">380</th><td>    <a class="local col9 ref" href="#169I" title='I' data-ref="169I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col4 ref" href="#164NewSR" title='NewSR' data-ref="164NewSR">NewSR</a>);</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <a class="local col6 ref" href="#166Begin" title='Begin' data-ref="166Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#167End" title='End' data-ref="167End">End</a>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-type='static bool (anonymous namespace)::HexagonBitSimplify::replaceSubWithSub(unsigned int OldR, unsigned int OldSR, unsigned int NewR, unsigned int NewSR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="170OldR" title='OldR' data-type='unsigned int' data-ref="170OldR">OldR</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171OldSR" title='OldSR' data-type='unsigned int' data-ref="171OldSR">OldSR</dfn>,</td></tr>
<tr><th id="386">386</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="172NewR" title='NewR' data-type='unsigned int' data-ref="172NewR">NewR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="173NewSR" title='NewSR' data-type='unsigned int' data-ref="173NewSR">NewSR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="174MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="174MRI">MRI</dfn>) {</td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#170OldR" title='OldR' data-ref="170OldR">OldR</a>) ||</td></tr>
<tr><th id="388">388</th><td>      !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#172NewR" title='NewR' data-ref="172NewR">NewR</a>))</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="local col1 ref" href="#171OldSR" title='OldSR' data-ref="171OldSR">OldSR</a> != <a class="local col3 ref" href="#173NewSR" title='NewSR' data-ref="173NewSR">NewSR</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj" title='(anonymous namespace)::HexagonBitSimplify::hasTiedUse' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj">hasTiedUse</a>(<a class="local col0 ref" href="#170OldR" title='OldR' data-ref="170OldR">OldR</a>, <span class='refarg'><a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI">MRI</a></span>, <a class="local col3 ref" href="#173NewSR" title='NewSR' data-ref="173NewSR">NewSR</a>))</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>  <em>auto</em> <dfn class="local col5 decl" id="175Begin" title='Begin' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="175Begin">Begin</dfn> = <a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col0 ref" href="#170OldR" title='OldR' data-ref="170OldR">OldR</a>), <dfn class="local col6 decl" id="176End" title='End' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="176End">End</dfn> = <a class="local col4 ref" href="#174MRI" title='MRI' data-ref="174MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="393">393</th><td>  <b>decltype</b>(<a class="local col6 ref" href="#176End" title='End' data-ref="176End">End</a>) <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col7 decl" id="177NextI" title='NextI' data-type='decltype(End)' data-ref="177NextI">NextI</dfn>;</td></tr>
<tr><th id="394">394</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="178I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="178I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#175Begin" title='Begin' data-ref="175Begin">Begin</a>; <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col6 ref" href="#176End" title='End' data-ref="176End">End</a>; <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#177NextI" title='NextI' data-ref="177NextI">NextI</a>) {</td></tr>
<tr><th id="395">395</th><td>    <a class="local col7 ref" href="#177NextI" title='NextI' data-ref="177NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>);</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col1 ref" href="#171OldSR" title='OldSR' data-ref="171OldSR">OldSR</a>)</td></tr>
<tr><th id="397">397</th><td>      <b>continue</b>;</td></tr>
<tr><th id="398">398</th><td>    <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#172NewR" title='NewR' data-ref="172NewR">NewR</a>);</td></tr>
<tr><th id="399">399</th><td>    <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#173NewSR" title='NewSR' data-ref="173NewSR">NewSR</a>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <a class="local col5 ref" href="#175Begin" title='Begin' data-ref="175Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col6 ref" href="#176End" title='End' data-ref="176End">End</a>;</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">// For a register ref (pair Reg:Sub), set Begin to the position of the LSB</i></td></tr>
<tr><th id="405">405</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">// of Sub in Reg, and set Width to the size of Sub in bits. Return true,</i></td></tr>
<tr><th id="406">406</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">// if this succeeded, otherwise return false.</i></td></tr>
<tr><th id="407">407</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getSubregMask(const BitTracker::RegisterRef &amp; RR, unsigned int &amp; Begin, unsigned int &amp; Width, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="179RR" title='RR' data-type='const BitTracker::RegisterRef &amp;' data-ref="179RR">RR</dfn>,</td></tr>
<tr><th id="408">408</th><td>      <em>unsigned</em> &amp;<dfn class="local col0 decl" id="180Begin" title='Begin' data-type='unsigned int &amp;' data-ref="180Begin">Begin</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="181Width" title='Width' data-type='unsigned int &amp;' data-ref="181Width">Width</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="182MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="182MRI">MRI</dfn>) {</td></tr>
<tr><th id="409">409</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="183RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="183RC">RC</dfn> = <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>) {</td></tr>
<tr><th id="411">411</th><td>    <a class="local col0 ref" href="#180Begin" title='Begin' data-ref="180Begin">Begin</a> = <var>0</var>;</td></tr>
<tr><th id="412">412</th><td>    <a class="local col1 ref" href="#181Width" title='Width' data-ref="181Width">Width</a> = <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a>);</td></tr>
<tr><th id="413">413</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="414">414</th><td>  }</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <a class="local col0 ref" href="#180Begin" title='Begin' data-ref="180Begin">Begin</a> = <var>0</var>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>switch</b> (<a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="419">419</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="420">420</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="421">421</th><td>      Width = MRI.getTargetRegisterInfo()-&gt;getRegSizeInBits(*RC) / <var>2</var>;</td></tr>
<tr><th id="422">422</th><td>      <b>if</b> (<a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">isub_hi</a></span> || <a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">vsub_hi</a></span>)</td></tr>
<tr><th id="423">423</th><td>        <a class="local col0 ref" href="#180Begin" title='Begin' data-ref="180Begin">Begin</a> = <a class="local col1 ref" href="#181Width" title='Width' data-ref="181Width">Width</a>;</td></tr>
<tr><th id="424">424</th><td>      <b>break</b>;</td></tr>
<tr><th id="425">425</th><td>    <b>default</b>:</td></tr>
<tr><th id="426">426</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="429">429</th><td>}</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE">// For a REG_SEQUENCE, set SL to the low subregister and SH to the high</i></td></tr>
<tr><th id="433">433</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE">// subregister.</i></td></tr>
<tr><th id="434">434</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::parseRegSequence' data-type='static bool (anonymous namespace)::HexagonBitSimplify::parseRegSequence(const llvm::MachineInstr &amp; I, BitTracker::RegisterRef &amp; SL, BitTracker::RegisterRef &amp; SH, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE">parseRegSequence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="184I">I</dfn>,</td></tr>
<tr><th id="435">435</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col5 decl" id="185SL" title='SL' data-type='BitTracker::RegisterRef &amp;' data-ref="185SL">SL</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col6 decl" id="186SH" title='SH' data-type='BitTracker::RegisterRef &amp;' data-ref="186SH">SH</dfn>,</td></tr>
<tr><th id="436">436</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="187MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="187MRI">MRI</dfn>) {</td></tr>
<tr><th id="437">437</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::REG_SEQUENCE) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::REG_SEQUENCE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 437, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>);</td></tr>
<tr><th id="438">438</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188Sub1" title='Sub1' data-type='unsigned int' data-ref="188Sub1">Sub1</dfn> = <a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <dfn class="local col9 decl" id="189Sub2" title='Sub2' data-type='unsigned int' data-ref="189Sub2">Sub2</dfn> = <a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="439">439</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="190DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="190DstRC">DstRC</dfn> = *<a class="local col7 ref" href="#187MRI" title='MRI' data-ref="187MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="440">440</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="191HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="191HRI">HRI</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterInfo&apos; to &apos;const llvm::HexagonRegisterInfo&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>&amp;&gt;(</td></tr>
<tr><th id="441">441</th><td>                  *<a class="local col7 ref" href="#187MRI" title='MRI' data-ref="187MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="442">442</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192SubLo" title='SubLo' data-type='unsigned int' data-ref="192SubLo">SubLo</dfn> = <a class="local col1 ref" href="#191HRI" title='HRI' data-ref="191HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#190DstRC" title='DstRC' data-ref="190DstRC">DstRC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>);</td></tr>
<tr><th id="443">443</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193SubHi" title='SubHi' data-type='unsigned int' data-ref="193SubHi">SubHi</dfn> = <a class="local col1 ref" href="#191HRI" title='HRI' data-ref="191HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#190DstRC" title='DstRC' data-ref="190DstRC">DstRC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>);</td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Sub1 == SubLo &amp;&amp; Sub2 == SubHi) || (Sub1 == SubHi &amp;&amp; Sub2 == SubLo)) ? void (0) : __assert_fail (&quot;(Sub1 == SubLo &amp;&amp; Sub2 == SubHi) || (Sub1 == SubHi &amp;&amp; Sub2 == SubLo)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 444, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#188Sub1" title='Sub1' data-ref="188Sub1">Sub1</a> == <a class="local col2 ref" href="#192SubLo" title='SubLo' data-ref="192SubLo">SubLo</a> &amp;&amp; <a class="local col9 ref" href="#189Sub2" title='Sub2' data-ref="189Sub2">Sub2</a> == <a class="local col3 ref" href="#193SubHi" title='SubHi' data-ref="193SubHi">SubHi</a>) || (<a class="local col8 ref" href="#188Sub1" title='Sub1' data-ref="188Sub1">Sub1</a> == <a class="local col3 ref" href="#193SubHi" title='SubHi' data-ref="193SubHi">SubHi</a> &amp;&amp; <a class="local col9 ref" href="#189Sub2" title='Sub2' data-ref="189Sub2">Sub2</a> == <a class="local col2 ref" href="#192SubLo" title='SubLo' data-ref="192SubLo">SubLo</a>));</td></tr>
<tr><th id="445">445</th><td>  <b>if</b> (<a class="local col8 ref" href="#188Sub1" title='Sub1' data-ref="188Sub1">Sub1</a> == <a class="local col2 ref" href="#192SubLo" title='SubLo' data-ref="192SubLo">SubLo</a> &amp;&amp; <a class="local col9 ref" href="#189Sub2" title='Sub2' data-ref="189Sub2">Sub2</a> == <a class="local col3 ref" href="#193SubHi" title='SubHi' data-ref="193SubHi">SubHi</a>) {</td></tr>
<tr><th id="446">446</th><td>    <a class="local col5 ref" href="#185SL" title='SL' data-ref="185SL">SL</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="447">447</th><td>    <a class="local col6 ref" href="#186SH" title='SH' data-ref="186SH">SH</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (<a class="local col8 ref" href="#188Sub1" title='Sub1' data-ref="188Sub1">Sub1</a> == <a class="local col3 ref" href="#193SubHi" title='SubHi' data-ref="193SubHi">SubHi</a> &amp;&amp; <a class="local col9 ref" href="#189Sub2" title='Sub2' data-ref="189Sub2">Sub2</a> == <a class="local col2 ref" href="#192SubLo" title='SubLo' data-ref="192SubLo">SubLo</a>) {</td></tr>
<tr><th id="451">451</th><td>    <a class="local col6 ref" href="#186SH" title='SH' data-ref="186SH">SH</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="452">452</th><td>    <a class="local col5 ref" href="#185SL" title='SL' data-ref="185SL">SL</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// All stores (except 64-bit stores) take a 32-bit register as the source</i></td></tr>
<tr><th id="459">459</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// of the value to be stored. If the instruction stores into a location</i></td></tr>
<tr><th id="460">460</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// that is shorter than 32 bits, some bits of the source register are not</i></td></tr>
<tr><th id="461">461</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// used. For each store instruction, calculate the set of used bits in</i></td></tr>
<tr><th id="462">462</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// the source register, and set appropriate bits in Bits. Return true if</i></td></tr>
<tr><th id="463">463</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">// the bits are calculated, false otherwise.</i></td></tr>
<tr><th id="464">464</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt" title='(anonymous namespace)::HexagonBitSimplify::getUsedBitsInStore' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getUsedBitsInStore(unsigned int Opc, llvm::BitVector &amp; Bits, uint16_t Begin)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">getUsedBitsInStore</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="194Opc" title='Opc' data-type='unsigned int' data-ref="194Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="195Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="195Bits">Bits</dfn>,</td></tr>
<tr><th id="465">465</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="196Begin" title='Begin' data-type='uint16_t' data-ref="196Begin">Begin</dfn>) {</td></tr>
<tr><th id="466">466</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>switch</b> (<a class="local col4 ref" href="#194Opc" title='Opc' data-ref="194Opc">Opc</a>) {</td></tr>
<tr><th id="469">469</th><td>    <i>// Store byte</i></td></tr>
<tr><th id="470">470</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_io&apos;">S2_storerb_io</span>:           <i>// memb(Rs32+#s11:0)=Rt32</i></td></tr>
<tr><th id="471">471</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_io&apos;">S2_storerbnew_io</span>:        <i>// memb(Rs32+#s11:0)=Nt8.new</i></td></tr>
<tr><th id="472">472</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbt_io&apos;">S2_pstorerbt_io</span>:         <i>// if (Pv4) memb(Rs32+#u6:0)=Rt32</i></td></tr>
<tr><th id="473">473</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbf_io&apos;">S2_pstorerbf_io</span>:         <i>// if (!Pv4) memb(Rs32+#u6:0)=Rt32</i></td></tr>
<tr><th id="474">474</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbtnew_io&apos;">S4_pstorerbtnew_io</span>:      <i>// if (Pv4.new) memb(Rs32+#u6:0)=Rt32</i></td></tr>
<tr><th id="475">475</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbfnew_io&apos;">S4_pstorerbfnew_io</span>:      <i>// if (!Pv4.new) memb(Rs32+#u6:0)=Rt32</i></td></tr>
<tr><th id="476">476</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewt_io&apos;">S2_pstorerbnewt_io</span>:      <i>// if (Pv4) memb(Rs32+#u6:0)=Nt8.new</i></td></tr>
<tr><th id="477">477</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewf_io&apos;">S2_pstorerbnewf_io</span>:      <i>// if (!Pv4) memb(Rs32+#u6:0)=Nt8.new</i></td></tr>
<tr><th id="478">478</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewtnew_io&apos;">S4_pstorerbnewtnew_io</span>:   <i>// if (Pv4.new) memb(Rs32+#u6:0)=Nt8.new</i></td></tr>
<tr><th id="479">479</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewfnew_io&apos;">S4_pstorerbnewfnew_io</span>:   <i>// if (!Pv4.new) memb(Rs32+#u6:0)=Nt8.new</i></td></tr>
<tr><th id="480">480</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_pi&apos;">S2_storerb_pi</span>:           <i>// memb(Rx32++#s4:0)=Rt32</i></td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_pi&apos;">S2_storerbnew_pi</span>:        <i>// memb(Rx32++#s4:0)=Nt8.new</i></td></tr>
<tr><th id="482">482</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbt_pi&apos;">S2_pstorerbt_pi</span>:         <i>// if (Pv4) memb(Rx32++#s4:0)=Rt32</i></td></tr>
<tr><th id="483">483</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbf_pi&apos;">S2_pstorerbf_pi</span>:         <i>// if (!Pv4) memb(Rx32++#s4:0)=Rt32</i></td></tr>
<tr><th id="484">484</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbtnew_pi&apos;">S2_pstorerbtnew_pi</span>:      <i>// if (Pv4.new) memb(Rx32++#s4:0)=Rt32</i></td></tr>
<tr><th id="485">485</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbfnew_pi&apos;">S2_pstorerbfnew_pi</span>:      <i>// if (!Pv4.new) memb(Rx32++#s4:0)=Rt32</i></td></tr>
<tr><th id="486">486</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewt_pi&apos;">S2_pstorerbnewt_pi</span>:      <i>// if (Pv4) memb(Rx32++#s4:0)=Nt8.new</i></td></tr>
<tr><th id="487">487</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewf_pi&apos;">S2_pstorerbnewf_pi</span>:      <i>// if (!Pv4) memb(Rx32++#s4:0)=Nt8.new</i></td></tr>
<tr><th id="488">488</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewtnew_pi&apos;">S2_pstorerbnewtnew_pi</span>:   <i>// if (Pv4.new) memb(Rx32++#s4:0)=Nt8.new</i></td></tr>
<tr><th id="489">489</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerbnewfnew_pi&apos;">S2_pstorerbnewfnew_pi</span>:   <i>// if (!Pv4.new) memb(Rx32++#s4:0)=Nt8.new</i></td></tr>
<tr><th id="490">490</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerb_ap&apos;">S4_storerb_ap</span>:           <i>// memb(Re32=#U6)=Rt32</i></td></tr>
<tr><th id="491">491</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerbnew_ap&apos;">S4_storerbnew_ap</span>:        <i>// memb(Re32=#U6)=Nt8.new</i></td></tr>
<tr><th id="492">492</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_pr&apos;">S2_storerb_pr</span>:           <i>// memb(Rx32++Mu2)=Rt32</i></td></tr>
<tr><th id="493">493</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_pr&apos;">S2_storerbnew_pr</span>:        <i>// memb(Rx32++Mu2)=Nt8.new</i></td></tr>
<tr><th id="494">494</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerb_ur&apos;">S4_storerb_ur</span>:           <i>// memb(Ru32&lt;&lt;#u2+#U6)=Rt32</i></td></tr>
<tr><th id="495">495</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerbnew_ur&apos;">S4_storerbnew_ur</span>:        <i>// memb(Ru32&lt;&lt;#u2+#U6)=Nt8.new</i></td></tr>
<tr><th id="496">496</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_pbr&apos;">S2_storerb_pbr</span>:          <i>// memb(Rx32++Mu2:brev)=Rt32</i></td></tr>
<tr><th id="497">497</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_pbr&apos;">S2_storerbnew_pbr</span>:       <i>// memb(Rx32++Mu2:brev)=Nt8.new</i></td></tr>
<tr><th id="498">498</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_pci&apos;">S2_storerb_pci</span>:          <i>// memb(Rx32++#s4:0:circ(Mu2))=Rt32</i></td></tr>
<tr><th id="499">499</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_pci&apos;">S2_storerbnew_pci</span>:       <i>// memb(Rx32++#s4:0:circ(Mu2))=Nt8.new</i></td></tr>
<tr><th id="500">500</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerb_pcr&apos;">S2_storerb_pcr</span>:          <i>// memb(Rx32++I:circ(Mu2))=Rt32</i></td></tr>
<tr><th id="501">501</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnew_pcr&apos;">S2_storerbnew_pcr</span>:       <i>// memb(Rx32++I:circ(Mu2))=Nt8.new</i></td></tr>
<tr><th id="502">502</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerb_rr&apos;">S4_storerb_rr</span>:           <i>// memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="503">503</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerbnew_rr&apos;">S4_storerbnew_rr</span>:        <i>// memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="504">504</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbt_rr&apos;">S4_pstorerbt_rr</span>:         <i>// if (Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="505">505</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbf_rr&apos;">S4_pstorerbf_rr</span>:         <i>// if (!Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="506">506</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbtnew_rr&apos;">S4_pstorerbtnew_rr</span>:      <i>// if (Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="507">507</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbfnew_rr&apos;">S4_pstorerbfnew_rr</span>:      <i>// if (!Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="508">508</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewt_rr&apos;">S4_pstorerbnewt_rr</span>:      <i>// if (Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="509">509</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewf_rr&apos;">S4_pstorerbnewf_rr</span>:      <i>// if (!Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="510">510</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewtnew_rr&apos;">S4_pstorerbnewtnew_rr</span>:   <i>// if (Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="511">511</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewfnew_rr&apos;">S4_pstorerbnewfnew_rr</span>:   <i>// if (!Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="512">512</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbgp&apos;">S2_storerbgp</span>:            <i>// memb(gp+#u16:0)=Rt32</i></td></tr>
<tr><th id="513">513</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerbnewgp&apos;">S2_storerbnewgp</span>:         <i>// memb(gp+#u16:0)=Nt8.new</i></td></tr>
<tr><th id="514">514</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbt_abs&apos;">S4_pstorerbt_abs</span>:        <i>// if (Pv4) memb(#u6)=Rt32</i></td></tr>
<tr><th id="515">515</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbf_abs&apos;">S4_pstorerbf_abs</span>:        <i>// if (!Pv4) memb(#u6)=Rt32</i></td></tr>
<tr><th id="516">516</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbtnew_abs&apos;">S4_pstorerbtnew_abs</span>:     <i>// if (Pv4.new) memb(#u6)=Rt32</i></td></tr>
<tr><th id="517">517</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbfnew_abs&apos;">S4_pstorerbfnew_abs</span>:     <i>// if (!Pv4.new) memb(#u6)=Rt32</i></td></tr>
<tr><th id="518">518</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewt_abs&apos;">S4_pstorerbnewt_abs</span>:     <i>// if (Pv4) memb(#u6)=Nt8.new</i></td></tr>
<tr><th id="519">519</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewf_abs&apos;">S4_pstorerbnewf_abs</span>:     <i>// if (!Pv4) memb(#u6)=Nt8.new</i></td></tr>
<tr><th id="520">520</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewtnew_abs&apos;">S4_pstorerbnewtnew_abs</span>:  <i>// if (Pv4.new) memb(#u6)=Nt8.new</i></td></tr>
<tr><th id="521">521</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerbnewfnew_abs&apos;">S4_pstorerbnewfnew_abs</span>:  <i>// if (!Pv4.new) memb(#u6)=Nt8.new</i></td></tr>
<tr><th id="522">522</th><td>      Bits.set(Begin, Begin+<var>8</var>);</td></tr>
<tr><th id="523">523</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <i>// Store low half</i></td></tr>
<tr><th id="526">526</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_io&apos;">S2_storerh_io</span>:           <i>// memh(Rs32+#s11:1)=Rt32</i></td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_io&apos;">S2_storerhnew_io</span>:        <i>// memh(Rs32+#s11:1)=Nt8.new</i></td></tr>
<tr><th id="528">528</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerht_io&apos;">S2_pstorerht_io</span>:         <i>// if (Pv4) memh(Rs32+#u6:1)=Rt32</i></td></tr>
<tr><th id="529">529</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhf_io&apos;">S2_pstorerhf_io</span>:         <i>// if (!Pv4) memh(Rs32+#u6:1)=Rt32</i></td></tr>
<tr><th id="530">530</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhtnew_io&apos;">S4_pstorerhtnew_io</span>:      <i>// if (Pv4.new) memh(Rs32+#u6:1)=Rt32</i></td></tr>
<tr><th id="531">531</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhfnew_io&apos;">S4_pstorerhfnew_io</span>:      <i>// if (!Pv4.new) memh(Rs32+#u6:1)=Rt32</i></td></tr>
<tr><th id="532">532</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewt_io&apos;">S2_pstorerhnewt_io</span>:      <i>// if (Pv4) memh(Rs32+#u6:1)=Nt8.new</i></td></tr>
<tr><th id="533">533</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewf_io&apos;">S2_pstorerhnewf_io</span>:      <i>// if (!Pv4) memh(Rs32+#u6:1)=Nt8.new</i></td></tr>
<tr><th id="534">534</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewtnew_io&apos;">S4_pstorerhnewtnew_io</span>:   <i>// if (Pv4.new) memh(Rs32+#u6:1)=Nt8.new</i></td></tr>
<tr><th id="535">535</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewfnew_io&apos;">S4_pstorerhnewfnew_io</span>:   <i>// if (!Pv4.new) memh(Rs32+#u6:1)=Nt8.new</i></td></tr>
<tr><th id="536">536</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_pi&apos;">S2_storerh_pi</span>:           <i>// memh(Rx32++#s4:1)=Rt32</i></td></tr>
<tr><th id="537">537</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_pi&apos;">S2_storerhnew_pi</span>:        <i>// memh(Rx32++#s4:1)=Nt8.new</i></td></tr>
<tr><th id="538">538</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerht_pi&apos;">S2_pstorerht_pi</span>:         <i>// if (Pv4) memh(Rx32++#s4:1)=Rt32</i></td></tr>
<tr><th id="539">539</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhf_pi&apos;">S2_pstorerhf_pi</span>:         <i>// if (!Pv4) memh(Rx32++#s4:1)=Rt32</i></td></tr>
<tr><th id="540">540</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhtnew_pi&apos;">S2_pstorerhtnew_pi</span>:      <i>// if (Pv4.new) memh(Rx32++#s4:1)=Rt32</i></td></tr>
<tr><th id="541">541</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhfnew_pi&apos;">S2_pstorerhfnew_pi</span>:      <i>// if (!Pv4.new) memh(Rx32++#s4:1)=Rt32</i></td></tr>
<tr><th id="542">542</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewt_pi&apos;">S2_pstorerhnewt_pi</span>:      <i>// if (Pv4) memh(Rx32++#s4:1)=Nt8.new</i></td></tr>
<tr><th id="543">543</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewf_pi&apos;">S2_pstorerhnewf_pi</span>:      <i>// if (!Pv4) memh(Rx32++#s4:1)=Nt8.new</i></td></tr>
<tr><th id="544">544</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewtnew_pi&apos;">S2_pstorerhnewtnew_pi</span>:   <i>// if (Pv4.new) memh(Rx32++#s4:1)=Nt8.new</i></td></tr>
<tr><th id="545">545</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerhnewfnew_pi&apos;">S2_pstorerhnewfnew_pi</span>:   <i>// if (!Pv4.new) memh(Rx32++#s4:1)=Nt8.new</i></td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerh_ap&apos;">S4_storerh_ap</span>:           <i>// memh(Re32=#U6)=Rt32</i></td></tr>
<tr><th id="547">547</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerhnew_ap&apos;">S4_storerhnew_ap</span>:        <i>// memh(Re32=#U6)=Nt8.new</i></td></tr>
<tr><th id="548">548</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_pr&apos;">S2_storerh_pr</span>:           <i>// memh(Rx32++Mu2)=Rt32</i></td></tr>
<tr><th id="549">549</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_pr&apos;">S2_storerhnew_pr</span>:        <i>// memh(Rx32++Mu2)=Nt8.new</i></td></tr>
<tr><th id="550">550</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerh_ur&apos;">S4_storerh_ur</span>:           <i>// memh(Ru32&lt;&lt;#u2+#U6)=Rt32</i></td></tr>
<tr><th id="551">551</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerhnew_ur&apos;">S4_storerhnew_ur</span>:        <i>// memh(Ru32&lt;&lt;#u2+#U6)=Nt8.new</i></td></tr>
<tr><th id="552">552</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_pbr&apos;">S2_storerh_pbr</span>:          <i>// memh(Rx32++Mu2:brev)=Rt32</i></td></tr>
<tr><th id="553">553</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_pbr&apos;">S2_storerhnew_pbr</span>:       <i>// memh(Rx32++Mu2:brev)=Nt8.new</i></td></tr>
<tr><th id="554">554</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_pci&apos;">S2_storerh_pci</span>:          <i>// memh(Rx32++#s4:1:circ(Mu2))=Rt32</i></td></tr>
<tr><th id="555">555</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_pci&apos;">S2_storerhnew_pci</span>:       <i>// memh(Rx32++#s4:1:circ(Mu2))=Nt8.new</i></td></tr>
<tr><th id="556">556</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerh_pcr&apos;">S2_storerh_pcr</span>:          <i>// memh(Rx32++I:circ(Mu2))=Rt32</i></td></tr>
<tr><th id="557">557</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnew_pcr&apos;">S2_storerhnew_pcr</span>:       <i>// memh(Rx32++I:circ(Mu2))=Nt8.new</i></td></tr>
<tr><th id="558">558</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerh_rr&apos;">S4_storerh_rr</span>:           <i>// memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="559">559</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerht_rr&apos;">S4_pstorerht_rr</span>:         <i>// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="560">560</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhf_rr&apos;">S4_pstorerhf_rr</span>:         <i>// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="561">561</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhtnew_rr&apos;">S4_pstorerhtnew_rr</span>:      <i>// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="562">562</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhfnew_rr&apos;">S4_pstorerhfnew_rr</span>:      <i>// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</i></td></tr>
<tr><th id="563">563</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerhnew_rr&apos;">S4_storerhnew_rr</span>:        <i>// memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="564">564</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewt_rr&apos;">S4_pstorerhnewt_rr</span>:      <i>// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="565">565</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewf_rr&apos;">S4_pstorerhnewf_rr</span>:      <i>// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="566">566</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewtnew_rr&apos;">S4_pstorerhnewtnew_rr</span>:   <i>// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="567">567</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewfnew_rr&apos;">S4_pstorerhnewfnew_rr</span>:   <i>// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</i></td></tr>
<tr><th id="568">568</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhgp&apos;">S2_storerhgp</span>:            <i>// memh(gp+#u16:1)=Rt32</i></td></tr>
<tr><th id="569">569</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerhnewgp&apos;">S2_storerhnewgp</span>:         <i>// memh(gp+#u16:1)=Nt8.new</i></td></tr>
<tr><th id="570">570</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerht_abs&apos;">S4_pstorerht_abs</span>:        <i>// if (Pv4) memh(#u6)=Rt32</i></td></tr>
<tr><th id="571">571</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhf_abs&apos;">S4_pstorerhf_abs</span>:        <i>// if (!Pv4) memh(#u6)=Rt32</i></td></tr>
<tr><th id="572">572</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhtnew_abs&apos;">S4_pstorerhtnew_abs</span>:     <i>// if (Pv4.new) memh(#u6)=Rt32</i></td></tr>
<tr><th id="573">573</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhfnew_abs&apos;">S4_pstorerhfnew_abs</span>:     <i>// if (!Pv4.new) memh(#u6)=Rt32</i></td></tr>
<tr><th id="574">574</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewt_abs&apos;">S4_pstorerhnewt_abs</span>:     <i>// if (Pv4) memh(#u6)=Nt8.new</i></td></tr>
<tr><th id="575">575</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewf_abs&apos;">S4_pstorerhnewf_abs</span>:     <i>// if (!Pv4) memh(#u6)=Nt8.new</i></td></tr>
<tr><th id="576">576</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewtnew_abs&apos;">S4_pstorerhnewtnew_abs</span>:  <i>// if (Pv4.new) memh(#u6)=Nt8.new</i></td></tr>
<tr><th id="577">577</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerhnewfnew_abs&apos;">S4_pstorerhnewfnew_abs</span>:  <i>// if (!Pv4.new) memh(#u6)=Nt8.new</i></td></tr>
<tr><th id="578">578</th><td>      Bits.set(Begin, Begin+<var>16</var>);</td></tr>
<tr><th id="579">579</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <i>// Store high half</i></td></tr>
<tr><th id="582">582</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_io&apos;">S2_storerf_io</span>:           <i>// memh(Rs32+#s11:1)=Rt.H32</i></td></tr>
<tr><th id="583">583</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerft_io&apos;">S2_pstorerft_io</span>:         <i>// if (Pv4) memh(Rs32+#u6:1)=Rt.H32</i></td></tr>
<tr><th id="584">584</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerff_io&apos;">S2_pstorerff_io</span>:         <i>// if (!Pv4) memh(Rs32+#u6:1)=Rt.H32</i></td></tr>
<tr><th id="585">585</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerftnew_io&apos;">S4_pstorerftnew_io</span>:      <i>// if (Pv4.new) memh(Rs32+#u6:1)=Rt.H32</i></td></tr>
<tr><th id="586">586</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerffnew_io&apos;">S4_pstorerffnew_io</span>:      <i>// if (!Pv4.new) memh(Rs32+#u6:1)=Rt.H32</i></td></tr>
<tr><th id="587">587</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_pi&apos;">S2_storerf_pi</span>:           <i>// memh(Rx32++#s4:1)=Rt.H32</i></td></tr>
<tr><th id="588">588</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerft_pi&apos;">S2_pstorerft_pi</span>:         <i>// if (Pv4) memh(Rx32++#s4:1)=Rt.H32</i></td></tr>
<tr><th id="589">589</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerff_pi&apos;">S2_pstorerff_pi</span>:         <i>// if (!Pv4) memh(Rx32++#s4:1)=Rt.H32</i></td></tr>
<tr><th id="590">590</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerftnew_pi&apos;">S2_pstorerftnew_pi</span>:      <i>// if (Pv4.new) memh(Rx32++#s4:1)=Rt.H32</i></td></tr>
<tr><th id="591">591</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_pstorerffnew_pi&apos;">S2_pstorerffnew_pi</span>:      <i>// if (!Pv4.new) memh(Rx32++#s4:1)=Rt.H32</i></td></tr>
<tr><th id="592">592</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerf_ap&apos;">S4_storerf_ap</span>:           <i>// memh(Re32=#U6)=Rt.H32</i></td></tr>
<tr><th id="593">593</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_pr&apos;">S2_storerf_pr</span>:           <i>// memh(Rx32++Mu2)=Rt.H32</i></td></tr>
<tr><th id="594">594</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerf_ur&apos;">S4_storerf_ur</span>:           <i>// memh(Ru32&lt;&lt;#u2+#U6)=Rt.H32</i></td></tr>
<tr><th id="595">595</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_pbr&apos;">S2_storerf_pbr</span>:          <i>// memh(Rx32++Mu2:brev)=Rt.H32</i></td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_pci&apos;">S2_storerf_pci</span>:          <i>// memh(Rx32++#s4:1:circ(Mu2))=Rt.H32</i></td></tr>
<tr><th id="597">597</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerf_pcr&apos;">S2_storerf_pcr</span>:          <i>// memh(Rx32++I:circ(Mu2))=Rt.H32</i></td></tr>
<tr><th id="598">598</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_storerf_rr&apos;">S4_storerf_rr</span>:           <i>// memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</i></td></tr>
<tr><th id="599">599</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerft_rr&apos;">S4_pstorerft_rr</span>:         <i>// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</i></td></tr>
<tr><th id="600">600</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerff_rr&apos;">S4_pstorerff_rr</span>:         <i>// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</i></td></tr>
<tr><th id="601">601</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerftnew_rr&apos;">S4_pstorerftnew_rr</span>:      <i>// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</i></td></tr>
<tr><th id="602">602</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerffnew_rr&apos;">S4_pstorerffnew_rr</span>:      <i>// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</i></td></tr>
<tr><th id="603">603</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerfgp&apos;">S2_storerfgp</span>:            <i>// memh(gp+#u16:1)=Rt.H32</i></td></tr>
<tr><th id="604">604</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerft_abs&apos;">S4_pstorerft_abs</span>:        <i>// if (Pv4) memh(#u6)=Rt.H32</i></td></tr>
<tr><th id="605">605</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerff_abs&apos;">S4_pstorerff_abs</span>:        <i>// if (!Pv4) memh(#u6)=Rt.H32</i></td></tr>
<tr><th id="606">606</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerftnew_abs&apos;">S4_pstorerftnew_abs</span>:     <i>// if (Pv4.new) memh(#u6)=Rt.H32</i></td></tr>
<tr><th id="607">607</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_pstorerffnew_abs&apos;">S4_pstorerffnew_abs</span>:     <i>// if (!Pv4.new) memh(#u6)=Rt.H32</i></td></tr>
<tr><th id="608">608</th><td>      Bits.set(Begin+<var>16</var>, Begin+<var>32</var>);</td></tr>
<tr><th id="609">609</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="610">610</th><td>  }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// For an instruction with opcode Opc, calculate the set of bits that it</i></td></tr>
<tr><th id="616">616</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// uses in a register in operand OpN. This only calculates the set of used</i></td></tr>
<tr><th id="617">617</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// bits for cases where it does not depend on any operands (as is the case</i></td></tr>
<tr><th id="618">618</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// in shifts, for example). For concrete instructions from a program, the</i></td></tr>
<tr><th id="619">619</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// operand may be a subregister of a larger register, while Bits would</i></td></tr>
<tr><th id="620">620</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// correspond to the larger register in its entirety. Because of that,</i></td></tr>
<tr><th id="621">621</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// the parameter Begin can be used to indicate which bit of Bits should be</i></td></tr>
<tr><th id="622">622</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">// considered the LSB of the operand.</i></td></tr>
<tr><th id="623">623</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE" title='(anonymous namespace)::HexagonBitSimplify::getUsedBits' data-type='static bool (anonymous namespace)::HexagonBitSimplify::getUsedBits(unsigned int Opc, unsigned int OpN, llvm::BitVector &amp; Bits, uint16_t Begin, const llvm::HexagonInstrInfo &amp; HII)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">getUsedBits</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="197Opc" title='Opc' data-type='unsigned int' data-ref="197Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="198OpN" title='OpN' data-type='unsigned int' data-ref="198OpN">OpN</dfn>,</td></tr>
<tr><th id="624">624</th><td>      <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="199Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="199Bits">Bits</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="200Begin" title='Begin' data-type='uint16_t' data-ref="200Begin">Begin</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col1 decl" id="201HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="201HII">HII</dfn>) {</td></tr>
<tr><th id="625">625</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="202D" title='D' data-type='const llvm::MCInstrDesc &amp;' data-ref="202D">D</dfn> = HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc);</td></tr>
<tr><th id="628">628</th><td>  <b>if</b> (<a class="local col2 ref" href="#202D" title='D' data-ref="202D">D</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) {</td></tr>
<tr><th id="629">629</th><td>    <b>if</b> (<a class="local col8 ref" href="#198OpN" title='OpN' data-ref="198OpN">OpN</a> == <a class="local col2 ref" href="#202D" title='D' data-ref="202D">D</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()-<var>1</var>)</td></tr>
<tr><th id="630">630</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt" title='(anonymous namespace)::HexagonBitSimplify::getUsedBitsInStore' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt">getUsedBitsInStore</a>(<a class="local col7 ref" href="#197Opc" title='Opc' data-ref="197Opc">Opc</a>, <span class='refarg'><a class="local col9 ref" href="#199Bits" title='Bits' data-ref="199Bits">Bits</a></span>, <a class="local col0 ref" href="#200Begin" title='Begin' data-ref="200Begin">Begin</a>);</td></tr>
<tr><th id="631">631</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>switch</b> (<a class="local col7 ref" href="#197Opc" title='Opc' data-ref="197Opc">Opc</a>) {</td></tr>
<tr><th id="635">635</th><td>    <i>// One register source. Used bits: R1[0-7].</i></td></tr>
<tr><th id="636">636</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxtb&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="637">637</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_zxtb&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbeqi&apos;">A4_cmpbeqi</span>:</td></tr>
<tr><th id="639">639</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbgti&apos;">A4_cmpbgti</span>:</td></tr>
<tr><th id="640">640</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbgtui&apos;">A4_cmpbgtui</span>:</td></tr>
<tr><th id="641">641</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="642">642</th><td>        Bits.set(Begin, Begin+<var>8</var>);</td></tr>
<tr><th id="643">643</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="644">644</th><td>      }</td></tr>
<tr><th id="645">645</th><td>      <b>break</b>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>    <i>// One register source. Used bits: R1[0-15].</i></td></tr>
<tr><th id="648">648</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_aslh&apos;">A2_aslh</span>:</td></tr>
<tr><th id="649">649</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxth&apos;">A2_sxth</span>:</td></tr>
<tr><th id="650">650</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_zxth&apos;">A2_zxth</span>:</td></tr>
<tr><th id="651">651</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpheqi&apos;">A4_cmpheqi</span>:</td></tr>
<tr><th id="652">652</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmphgti&apos;">A4_cmphgti</span>:</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmphgtui&apos;">A4_cmphgtui</span>:</td></tr>
<tr><th id="654">654</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="655">655</th><td>        Bits.set(Begin, Begin+<var>16</var>);</td></tr>
<tr><th id="656">656</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="657">657</th><td>      }</td></tr>
<tr><th id="658">658</th><td>      <b>break</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// One register source. Used bits: R1[16-31].</i></td></tr>
<tr><th id="661">661</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_asrh&apos;">A2_asrh</span>:</td></tr>
<tr><th id="662">662</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="663">663</th><td>        Bits.set(Begin+<var>16</var>, Begin+<var>32</var>);</td></tr>
<tr><th id="664">664</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="665">665</th><td>      }</td></tr>
<tr><th id="666">666</th><td>      <b>break</b>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>    <i>// Two register sources. Used bits: R1[0-7], R2[0-7].</i></td></tr>
<tr><th id="669">669</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbeq&apos;">A4_cmpbeq</span>:</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbgt&apos;">A4_cmpbgt</span>:</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpbgtu&apos;">A4_cmpbgtu</span>:</td></tr>
<tr><th id="672">672</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="673">673</th><td>        Bits.set(Begin, Begin+<var>8</var>);</td></tr>
<tr><th id="674">674</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="675">675</th><td>      }</td></tr>
<tr><th id="676">676</th><td>      <b>break</b>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <i>// Two register sources. Used bits: R1[0-15], R2[0-15].</i></td></tr>
<tr><th id="679">679</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmpheq&apos;">A4_cmpheq</span>:</td></tr>
<tr><th id="680">680</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmphgt&apos;">A4_cmphgt</span>:</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_cmphgtu&apos;">A4_cmphgtu</span>:</td></tr>
<tr><th id="682">682</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_ll&apos;">A2_addh_h16_ll</span>:</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_sat_ll&apos;">A2_addh_h16_sat_ll</span>:</td></tr>
<tr><th id="684">684</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_l16_ll&apos;">A2_addh_l16_ll</span>:</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_l16_sat_ll&apos;">A2_addh_l16_sat_ll</span>:</td></tr>
<tr><th id="686">686</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_ll&apos;">A2_combine_ll</span>:</td></tr>
<tr><th id="687">687</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_ll&apos;">A2_subh_h16_ll</span>:</td></tr>
<tr><th id="688">688</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_sat_ll&apos;">A2_subh_h16_sat_ll</span>:</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_l16_ll&apos;">A2_subh_l16_ll</span>:</td></tr>
<tr><th id="690">690</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_l16_sat_ll&apos;">A2_subh_l16_sat_ll</span>:</td></tr>
<tr><th id="691">691</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_ll_s0&apos;">M2_mpy_acc_ll_s0</span>:</td></tr>
<tr><th id="692">692</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_ll_s1&apos;">M2_mpy_acc_ll_s1</span>:</td></tr>
<tr><th id="693">693</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_ll_s0&apos;">M2_mpy_acc_sat_ll_s0</span>:</td></tr>
<tr><th id="694">694</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_ll_s1&apos;">M2_mpy_acc_sat_ll_s1</span>:</td></tr>
<tr><th id="695">695</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_ll_s0&apos;">M2_mpy_ll_s0</span>:</td></tr>
<tr><th id="696">696</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_ll_s1&apos;">M2_mpy_ll_s1</span>:</td></tr>
<tr><th id="697">697</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_ll_s0&apos;">M2_mpy_nac_ll_s0</span>:</td></tr>
<tr><th id="698">698</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_ll_s1&apos;">M2_mpy_nac_ll_s1</span>:</td></tr>
<tr><th id="699">699</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_ll_s0&apos;">M2_mpy_nac_sat_ll_s0</span>:</td></tr>
<tr><th id="700">700</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_ll_s1&apos;">M2_mpy_nac_sat_ll_s1</span>:</td></tr>
<tr><th id="701">701</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_ll_s0&apos;">M2_mpy_rnd_ll_s0</span>:</td></tr>
<tr><th id="702">702</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_ll_s1&apos;">M2_mpy_rnd_ll_s1</span>:</td></tr>
<tr><th id="703">703</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_ll_s0&apos;">M2_mpy_sat_ll_s0</span>:</td></tr>
<tr><th id="704">704</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_ll_s1&apos;">M2_mpy_sat_ll_s1</span>:</td></tr>
<tr><th id="705">705</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_ll_s0&apos;">M2_mpy_sat_rnd_ll_s0</span>:</td></tr>
<tr><th id="706">706</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_ll_s1&apos;">M2_mpy_sat_rnd_ll_s1</span>:</td></tr>
<tr><th id="707">707</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_ll_s0&apos;">M2_mpyd_acc_ll_s0</span>:</td></tr>
<tr><th id="708">708</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_ll_s1&apos;">M2_mpyd_acc_ll_s1</span>:</td></tr>
<tr><th id="709">709</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_ll_s0&apos;">M2_mpyd_ll_s0</span>:</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_ll_s1&apos;">M2_mpyd_ll_s1</span>:</td></tr>
<tr><th id="711">711</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_ll_s0&apos;">M2_mpyd_nac_ll_s0</span>:</td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_ll_s1&apos;">M2_mpyd_nac_ll_s1</span>:</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_ll_s0&apos;">M2_mpyd_rnd_ll_s0</span>:</td></tr>
<tr><th id="714">714</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_ll_s1&apos;">M2_mpyd_rnd_ll_s1</span>:</td></tr>
<tr><th id="715">715</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_ll_s0&apos;">M2_mpyu_acc_ll_s0</span>:</td></tr>
<tr><th id="716">716</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_ll_s1&apos;">M2_mpyu_acc_ll_s1</span>:</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_ll_s0&apos;">M2_mpyu_ll_s0</span>:</td></tr>
<tr><th id="718">718</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_ll_s1&apos;">M2_mpyu_ll_s1</span>:</td></tr>
<tr><th id="719">719</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_ll_s0&apos;">M2_mpyu_nac_ll_s0</span>:</td></tr>
<tr><th id="720">720</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_ll_s1&apos;">M2_mpyu_nac_ll_s1</span>:</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_ll_s0&apos;">M2_mpyud_acc_ll_s0</span>:</td></tr>
<tr><th id="722">722</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_ll_s1&apos;">M2_mpyud_acc_ll_s1</span>:</td></tr>
<tr><th id="723">723</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_ll_s0&apos;">M2_mpyud_ll_s0</span>:</td></tr>
<tr><th id="724">724</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_ll_s1&apos;">M2_mpyud_ll_s1</span>:</td></tr>
<tr><th id="725">725</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_ll_s0&apos;">M2_mpyud_nac_ll_s0</span>:</td></tr>
<tr><th id="726">726</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_ll_s1&apos;">M2_mpyud_nac_ll_s1</span>:</td></tr>
<tr><th id="727">727</th><td>      <b>if</b> (OpN == <var>1</var> || OpN == <var>2</var>) {</td></tr>
<tr><th id="728">728</th><td>        Bits.set(Begin, Begin+<var>16</var>);</td></tr>
<tr><th id="729">729</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="730">730</th><td>      }</td></tr>
<tr><th id="731">731</th><td>      <b>break</b>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <i>// Two register sources. Used bits: R1[0-15], R2[16-31].</i></td></tr>
<tr><th id="734">734</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_lh&apos;">A2_addh_h16_lh</span>:</td></tr>
<tr><th id="735">735</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_sat_lh&apos;">A2_addh_h16_sat_lh</span>:</td></tr>
<tr><th id="736">736</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_lh&apos;">A2_combine_lh</span>:</td></tr>
<tr><th id="737">737</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_lh&apos;">A2_subh_h16_lh</span>:</td></tr>
<tr><th id="738">738</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_sat_lh&apos;">A2_subh_h16_sat_lh</span>:</td></tr>
<tr><th id="739">739</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_lh_s0&apos;">M2_mpy_acc_lh_s0</span>:</td></tr>
<tr><th id="740">740</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_lh_s1&apos;">M2_mpy_acc_lh_s1</span>:</td></tr>
<tr><th id="741">741</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_lh_s0&apos;">M2_mpy_acc_sat_lh_s0</span>:</td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_lh_s1&apos;">M2_mpy_acc_sat_lh_s1</span>:</td></tr>
<tr><th id="743">743</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_lh_s0&apos;">M2_mpy_lh_s0</span>:</td></tr>
<tr><th id="744">744</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_lh_s1&apos;">M2_mpy_lh_s1</span>:</td></tr>
<tr><th id="745">745</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_lh_s0&apos;">M2_mpy_nac_lh_s0</span>:</td></tr>
<tr><th id="746">746</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_lh_s1&apos;">M2_mpy_nac_lh_s1</span>:</td></tr>
<tr><th id="747">747</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_lh_s0&apos;">M2_mpy_nac_sat_lh_s0</span>:</td></tr>
<tr><th id="748">748</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_lh_s1&apos;">M2_mpy_nac_sat_lh_s1</span>:</td></tr>
<tr><th id="749">749</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_lh_s0&apos;">M2_mpy_rnd_lh_s0</span>:</td></tr>
<tr><th id="750">750</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_lh_s1&apos;">M2_mpy_rnd_lh_s1</span>:</td></tr>
<tr><th id="751">751</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_lh_s0&apos;">M2_mpy_sat_lh_s0</span>:</td></tr>
<tr><th id="752">752</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_lh_s1&apos;">M2_mpy_sat_lh_s1</span>:</td></tr>
<tr><th id="753">753</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_lh_s0&apos;">M2_mpy_sat_rnd_lh_s0</span>:</td></tr>
<tr><th id="754">754</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_lh_s1&apos;">M2_mpy_sat_rnd_lh_s1</span>:</td></tr>
<tr><th id="755">755</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_lh_s0&apos;">M2_mpyd_acc_lh_s0</span>:</td></tr>
<tr><th id="756">756</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_lh_s1&apos;">M2_mpyd_acc_lh_s1</span>:</td></tr>
<tr><th id="757">757</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_lh_s0&apos;">M2_mpyd_lh_s0</span>:</td></tr>
<tr><th id="758">758</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_lh_s1&apos;">M2_mpyd_lh_s1</span>:</td></tr>
<tr><th id="759">759</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_lh_s0&apos;">M2_mpyd_nac_lh_s0</span>:</td></tr>
<tr><th id="760">760</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_lh_s1&apos;">M2_mpyd_nac_lh_s1</span>:</td></tr>
<tr><th id="761">761</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_lh_s0&apos;">M2_mpyd_rnd_lh_s0</span>:</td></tr>
<tr><th id="762">762</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_lh_s1&apos;">M2_mpyd_rnd_lh_s1</span>:</td></tr>
<tr><th id="763">763</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_lh_s0&apos;">M2_mpyu_acc_lh_s0</span>:</td></tr>
<tr><th id="764">764</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_lh_s1&apos;">M2_mpyu_acc_lh_s1</span>:</td></tr>
<tr><th id="765">765</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_lh_s0&apos;">M2_mpyu_lh_s0</span>:</td></tr>
<tr><th id="766">766</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_lh_s1&apos;">M2_mpyu_lh_s1</span>:</td></tr>
<tr><th id="767">767</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_lh_s0&apos;">M2_mpyu_nac_lh_s0</span>:</td></tr>
<tr><th id="768">768</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_lh_s1&apos;">M2_mpyu_nac_lh_s1</span>:</td></tr>
<tr><th id="769">769</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_lh_s0&apos;">M2_mpyud_acc_lh_s0</span>:</td></tr>
<tr><th id="770">770</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_lh_s1&apos;">M2_mpyud_acc_lh_s1</span>:</td></tr>
<tr><th id="771">771</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_lh_s0&apos;">M2_mpyud_lh_s0</span>:</td></tr>
<tr><th id="772">772</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_lh_s1&apos;">M2_mpyud_lh_s1</span>:</td></tr>
<tr><th id="773">773</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_lh_s0&apos;">M2_mpyud_nac_lh_s0</span>:</td></tr>
<tr><th id="774">774</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_lh_s1&apos;">M2_mpyud_nac_lh_s1</span>:</td></tr>
<tr><th id="775">775</th><td>    <i>// These four are actually LH.</i></td></tr>
<tr><th id="776">776</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_l16_hl&apos;">A2_addh_l16_hl</span>:</td></tr>
<tr><th id="777">777</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_l16_sat_hl&apos;">A2_addh_l16_sat_hl</span>:</td></tr>
<tr><th id="778">778</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_l16_hl&apos;">A2_subh_l16_hl</span>:</td></tr>
<tr><th id="779">779</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_l16_sat_hl&apos;">A2_subh_l16_sat_hl</span>:</td></tr>
<tr><th id="780">780</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="781">781</th><td>        Bits.set(Begin, Begin+<var>16</var>);</td></tr>
<tr><th id="782">782</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>      }</td></tr>
<tr><th id="784">784</th><td>      <b>if</b> (<a class="local col8 ref" href="#198OpN" title='OpN' data-ref="198OpN">OpN</a> == <var>2</var>) {</td></tr>
<tr><th id="785">785</th><td>        <a class="local col9 ref" href="#199Bits" title='Bits' data-ref="199Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col0 ref" href="#200Begin" title='Begin' data-ref="200Begin">Begin</a>+<var>16</var>, <a class="local col0 ref" href="#200Begin" title='Begin' data-ref="200Begin">Begin</a>+<var>32</var>);</td></tr>
<tr><th id="786">786</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="787">787</th><td>      }</td></tr>
<tr><th id="788">788</th><td>      <b>break</b>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <i>// Two register sources, used bits: R1[16-31], R2[0-15].</i></td></tr>
<tr><th id="791">791</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_hl&apos;">A2_addh_h16_hl</span>:</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_sat_hl&apos;">A2_addh_h16_sat_hl</span>:</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_hl&apos;">A2_combine_hl</span>:</td></tr>
<tr><th id="794">794</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_hl&apos;">A2_subh_h16_hl</span>:</td></tr>
<tr><th id="795">795</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_sat_hl&apos;">A2_subh_h16_sat_hl</span>:</td></tr>
<tr><th id="796">796</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_hl_s0&apos;">M2_mpy_acc_hl_s0</span>:</td></tr>
<tr><th id="797">797</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_hl_s1&apos;">M2_mpy_acc_hl_s1</span>:</td></tr>
<tr><th id="798">798</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_hl_s0&apos;">M2_mpy_acc_sat_hl_s0</span>:</td></tr>
<tr><th id="799">799</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_hl_s1&apos;">M2_mpy_acc_sat_hl_s1</span>:</td></tr>
<tr><th id="800">800</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_hl_s0&apos;">M2_mpy_hl_s0</span>:</td></tr>
<tr><th id="801">801</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_hl_s1&apos;">M2_mpy_hl_s1</span>:</td></tr>
<tr><th id="802">802</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_hl_s0&apos;">M2_mpy_nac_hl_s0</span>:</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_hl_s1&apos;">M2_mpy_nac_hl_s1</span>:</td></tr>
<tr><th id="804">804</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_hl_s0&apos;">M2_mpy_nac_sat_hl_s0</span>:</td></tr>
<tr><th id="805">805</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_hl_s1&apos;">M2_mpy_nac_sat_hl_s1</span>:</td></tr>
<tr><th id="806">806</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_hl_s0&apos;">M2_mpy_rnd_hl_s0</span>:</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_hl_s1&apos;">M2_mpy_rnd_hl_s1</span>:</td></tr>
<tr><th id="808">808</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_hl_s0&apos;">M2_mpy_sat_hl_s0</span>:</td></tr>
<tr><th id="809">809</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_hl_s1&apos;">M2_mpy_sat_hl_s1</span>:</td></tr>
<tr><th id="810">810</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_hl_s0&apos;">M2_mpy_sat_rnd_hl_s0</span>:</td></tr>
<tr><th id="811">811</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_hl_s1&apos;">M2_mpy_sat_rnd_hl_s1</span>:</td></tr>
<tr><th id="812">812</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_hl_s0&apos;">M2_mpyd_acc_hl_s0</span>:</td></tr>
<tr><th id="813">813</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_hl_s1&apos;">M2_mpyd_acc_hl_s1</span>:</td></tr>
<tr><th id="814">814</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_hl_s0&apos;">M2_mpyd_hl_s0</span>:</td></tr>
<tr><th id="815">815</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_hl_s1&apos;">M2_mpyd_hl_s1</span>:</td></tr>
<tr><th id="816">816</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_hl_s0&apos;">M2_mpyd_nac_hl_s0</span>:</td></tr>
<tr><th id="817">817</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_hl_s1&apos;">M2_mpyd_nac_hl_s1</span>:</td></tr>
<tr><th id="818">818</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_hl_s0&apos;">M2_mpyd_rnd_hl_s0</span>:</td></tr>
<tr><th id="819">819</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_hl_s1&apos;">M2_mpyd_rnd_hl_s1</span>:</td></tr>
<tr><th id="820">820</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_hl_s0&apos;">M2_mpyu_acc_hl_s0</span>:</td></tr>
<tr><th id="821">821</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_hl_s1&apos;">M2_mpyu_acc_hl_s1</span>:</td></tr>
<tr><th id="822">822</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_hl_s0&apos;">M2_mpyu_hl_s0</span>:</td></tr>
<tr><th id="823">823</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_hl_s1&apos;">M2_mpyu_hl_s1</span>:</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_hl_s0&apos;">M2_mpyu_nac_hl_s0</span>:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_hl_s1&apos;">M2_mpyu_nac_hl_s1</span>:</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_hl_s0&apos;">M2_mpyud_acc_hl_s0</span>:</td></tr>
<tr><th id="827">827</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_hl_s1&apos;">M2_mpyud_acc_hl_s1</span>:</td></tr>
<tr><th id="828">828</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_hl_s0&apos;">M2_mpyud_hl_s0</span>:</td></tr>
<tr><th id="829">829</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_hl_s1&apos;">M2_mpyud_hl_s1</span>:</td></tr>
<tr><th id="830">830</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_hl_s0&apos;">M2_mpyud_nac_hl_s0</span>:</td></tr>
<tr><th id="831">831</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_hl_s1&apos;">M2_mpyud_nac_hl_s1</span>:</td></tr>
<tr><th id="832">832</th><td>      <b>if</b> (OpN == <var>1</var>) {</td></tr>
<tr><th id="833">833</th><td>        Bits.set(Begin+<var>16</var>, Begin+<var>32</var>);</td></tr>
<tr><th id="834">834</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="835">835</th><td>      }</td></tr>
<tr><th id="836">836</th><td>      <b>if</b> (<a class="local col8 ref" href="#198OpN" title='OpN' data-ref="198OpN">OpN</a> == <var>2</var>) {</td></tr>
<tr><th id="837">837</th><td>        <a class="local col9 ref" href="#199Bits" title='Bits' data-ref="199Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col0 ref" href="#200Begin" title='Begin' data-ref="200Begin">Begin</a>, <a class="local col0 ref" href="#200Begin" title='Begin' data-ref="200Begin">Begin</a>+<var>16</var>);</td></tr>
<tr><th id="838">838</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="839">839</th><td>      }</td></tr>
<tr><th id="840">840</th><td>      <b>break</b>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <i>// Two register sources, used bits: R1[16-31], R2[16-31].</i></td></tr>
<tr><th id="843">843</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_hh&apos;">A2_addh_h16_hh</span>:</td></tr>
<tr><th id="844">844</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addh_h16_sat_hh&apos;">A2_addh_h16_sat_hh</span>:</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_hh&apos;">A2_combine_hh</span>:</td></tr>
<tr><th id="846">846</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_hh&apos;">A2_subh_h16_hh</span>:</td></tr>
<tr><th id="847">847</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subh_h16_sat_hh&apos;">A2_subh_h16_sat_hh</span>:</td></tr>
<tr><th id="848">848</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_hh_s0&apos;">M2_mpy_acc_hh_s0</span>:</td></tr>
<tr><th id="849">849</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_hh_s1&apos;">M2_mpy_acc_hh_s1</span>:</td></tr>
<tr><th id="850">850</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_hh_s0&apos;">M2_mpy_acc_sat_hh_s0</span>:</td></tr>
<tr><th id="851">851</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_acc_sat_hh_s1&apos;">M2_mpy_acc_sat_hh_s1</span>:</td></tr>
<tr><th id="852">852</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_hh_s0&apos;">M2_mpy_hh_s0</span>:</td></tr>
<tr><th id="853">853</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_hh_s1&apos;">M2_mpy_hh_s1</span>:</td></tr>
<tr><th id="854">854</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_hh_s0&apos;">M2_mpy_nac_hh_s0</span>:</td></tr>
<tr><th id="855">855</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_hh_s1&apos;">M2_mpy_nac_hh_s1</span>:</td></tr>
<tr><th id="856">856</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_hh_s0&apos;">M2_mpy_nac_sat_hh_s0</span>:</td></tr>
<tr><th id="857">857</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_nac_sat_hh_s1&apos;">M2_mpy_nac_sat_hh_s1</span>:</td></tr>
<tr><th id="858">858</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_hh_s0&apos;">M2_mpy_rnd_hh_s0</span>:</td></tr>
<tr><th id="859">859</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_rnd_hh_s1&apos;">M2_mpy_rnd_hh_s1</span>:</td></tr>
<tr><th id="860">860</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_hh_s0&apos;">M2_mpy_sat_hh_s0</span>:</td></tr>
<tr><th id="861">861</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_hh_s1&apos;">M2_mpy_sat_hh_s1</span>:</td></tr>
<tr><th id="862">862</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_hh_s0&apos;">M2_mpy_sat_rnd_hh_s0</span>:</td></tr>
<tr><th id="863">863</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_sat_rnd_hh_s1&apos;">M2_mpy_sat_rnd_hh_s1</span>:</td></tr>
<tr><th id="864">864</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_hh_s0&apos;">M2_mpyd_acc_hh_s0</span>:</td></tr>
<tr><th id="865">865</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_acc_hh_s1&apos;">M2_mpyd_acc_hh_s1</span>:</td></tr>
<tr><th id="866">866</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_hh_s0&apos;">M2_mpyd_hh_s0</span>:</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_hh_s1&apos;">M2_mpyd_hh_s1</span>:</td></tr>
<tr><th id="868">868</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_hh_s0&apos;">M2_mpyd_nac_hh_s0</span>:</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_nac_hh_s1&apos;">M2_mpyd_nac_hh_s1</span>:</td></tr>
<tr><th id="870">870</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_hh_s0&apos;">M2_mpyd_rnd_hh_s0</span>:</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyd_rnd_hh_s1&apos;">M2_mpyd_rnd_hh_s1</span>:</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_hh_s0&apos;">M2_mpyu_acc_hh_s0</span>:</td></tr>
<tr><th id="873">873</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_acc_hh_s1&apos;">M2_mpyu_acc_hh_s1</span>:</td></tr>
<tr><th id="874">874</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_hh_s0&apos;">M2_mpyu_hh_s0</span>:</td></tr>
<tr><th id="875">875</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_hh_s1&apos;">M2_mpyu_hh_s1</span>:</td></tr>
<tr><th id="876">876</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_hh_s0&apos;">M2_mpyu_nac_hh_s0</span>:</td></tr>
<tr><th id="877">877</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_nac_hh_s1&apos;">M2_mpyu_nac_hh_s1</span>:</td></tr>
<tr><th id="878">878</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_hh_s0&apos;">M2_mpyud_acc_hh_s0</span>:</td></tr>
<tr><th id="879">879</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_acc_hh_s1&apos;">M2_mpyud_acc_hh_s1</span>:</td></tr>
<tr><th id="880">880</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_hh_s0&apos;">M2_mpyud_hh_s0</span>:</td></tr>
<tr><th id="881">881</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_hh_s1&apos;">M2_mpyud_hh_s1</span>:</td></tr>
<tr><th id="882">882</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_hh_s0&apos;">M2_mpyud_nac_hh_s0</span>:</td></tr>
<tr><th id="883">883</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyud_nac_hh_s1&apos;">M2_mpyud_nac_hh_s1</span>:</td></tr>
<tr><th id="884">884</th><td>      <b>if</b> (OpN == <var>1</var> || OpN == <var>2</var>) {</td></tr>
<tr><th id="885">885</th><td>        Bits.set(Begin+<var>16</var>, Begin+<var>32</var>);</td></tr>
<tr><th id="886">886</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="887">887</th><td>      }</td></tr>
<tr><th id="888">888</th><td>      <b>break</b>;</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td>}</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">// Calculate the register class that matches Reg:Sub. For example, if</i></td></tr>
<tr><th id="895">895</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">// %1 is a double register, then %1:isub_hi would match the "int"</i></td></tr>
<tr><th id="896">896</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">// register class.</i></td></tr>
<tr><th id="897">897</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-type='static const llvm::TargetRegisterClass * (anonymous namespace)::HexagonBitSimplify::getFinalVRegClass(const BitTracker::RegisterRef &amp; RR, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</dfn>(</td></tr>
<tr><th id="898">898</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col3 decl" id="203RR" title='RR' data-type='const BitTracker::RegisterRef &amp;' data-ref="203RR">RR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="204MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="204MRI">MRI</dfn>) {</td></tr>
<tr><th id="899">899</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#203RR" title='RR' data-ref="203RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="900">900</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="901">901</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="205RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="205RC">RC</dfn> = <a class="local col4 ref" href="#204MRI" title='MRI' data-ref="204MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#203RR" title='RR' data-ref="203RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col3 ref" href="#203RR" title='RR' data-ref="203RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>)</td></tr>
<tr><th id="903">903</th><td>    <b>return</b> <a class="local col5 ref" href="#205RC" title='RC' data-ref="205RC">RC</a>;</td></tr>
<tr><th id="904">904</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="206HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="206HRI">HRI</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterInfo&apos; to &apos;const llvm::HexagonRegisterInfo&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>&amp;&gt;(</td></tr>
<tr><th id="905">905</th><td>                  *<a class="local col4 ref" href="#204MRI" title='MRI' data-ref="204MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <em>auto</em> <dfn class="local col7 decl" id="207VerifySR" title='VerifySR' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:907:19)' data-ref="207VerifySR">VerifySR</dfn> = [&amp;HRI] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="208RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="208RC">RC</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="209Sub" title='Sub' data-type='unsigned int' data-ref="209Sub">Sub</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="908">908</th><td>    (<em>void</em>)<a class="local col6 ref" href="#206HRI" title='HRI' data-ref="206HRI">HRI</a>;</td></tr>
<tr><th id="909">909</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sub == HRI.getHexagonSubRegIndex(*RC, Hexagon::ps_sub_lo) || Sub == HRI.getHexagonSubRegIndex(*RC, Hexagon::ps_sub_hi)) ? void (0) : __assert_fail (&quot;Sub == HRI.getHexagonSubRegIndex(*RC, Hexagon::ps_sub_lo) || Sub == HRI.getHexagonSubRegIndex(*RC, Hexagon::ps_sub_hi)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 910, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#209Sub" title='Sub' data-ref="209Sub">Sub</a> == <a class="local col6 ref" href="#206HRI" title='HRI' data-ref="206HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col8 ref" href="#208RC" title='RC' data-ref="208RC">RC</a>, Hexagon::<a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>) ||</td></tr>
<tr><th id="910">910</th><td>           <a class="local col9 ref" href="#209Sub" title='Sub' data-ref="209Sub">Sub</a> == <a class="local col6 ref" href="#206HRI" title='HRI' data-ref="206HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col8 ref" href="#208RC" title='RC' data-ref="208RC">RC</a>, Hexagon::<a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>));</td></tr>
<tr><th id="911">911</th><td>  };</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <b>switch</b> (<a class="local col5 ref" href="#205RC" title='RC' data-ref="205RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="915">915</th><td>      VerifySR(RC, RR.Sub);</td></tr>
<tr><th id="916">916</th><td>      <b>return</b> &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="917">917</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="918">918</th><td>      VerifySR(RC, RR.Sub);</td></tr>
<tr><th id="919">919</th><td>      <b>return</b> &amp;Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>;</td></tr>
<tr><th id="920">920</th><td>  }</td></tr>
<tr><th id="921">921</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">// Check if RD could be replaced with RS at any possible use of RD.</i></td></tr>
<tr><th id="925">925</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">// For example a predicate register cannot be replaced with a integer</i></td></tr>
<tr><th id="926">926</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">// register, but a 64-bit register with a subregister can be replaced</i></td></tr>
<tr><th id="927">927</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">// with a 32-bit register.</i></td></tr>
<tr><th id="928">928</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-type='static bool (anonymous namespace)::HexagonBitSimplify::isTransparentCopy(const BitTracker::RegisterRef &amp; RD, const BitTracker::RegisterRef &amp; RS, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col0 decl" id="210RD" title='RD' data-type='const BitTracker::RegisterRef &amp;' data-ref="210RD">RD</dfn>,</td></tr>
<tr><th id="929">929</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col1 decl" id="211RS" title='RS' data-type='const BitTracker::RegisterRef &amp;' data-ref="211RS">RS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="212MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="212MRI">MRI</dfn>) {</td></tr>
<tr><th id="930">930</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#210RD" title='RD' data-ref="210RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>) ||</td></tr>
<tr><th id="931">931</th><td>      !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#211RS" title='RS' data-ref="211RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="932">932</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="933">933</th><td>  <i>// Return false if one (or both) classes are nullptr.</i></td></tr>
<tr><th id="934">934</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="213DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="213DRC">DRC</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col0 ref" href="#210RD" title='RD' data-ref="210RD">RD</a>, <span class='refarg'><a class="local col2 ref" href="#212MRI" title='MRI' data-ref="212MRI">MRI</a></span>);</td></tr>
<tr><th id="935">935</th><td>  <b>if</b> (!<a class="local col3 ref" href="#213DRC" title='DRC' data-ref="213DRC">DRC</a>)</td></tr>
<tr><th id="936">936</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <b>return</b> <a class="local col3 ref" href="#213DRC" title='DRC' data-ref="213DRC">DRC</a> == <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col1 ref" href="#211RS" title='RS' data-ref="211RS">RS</a>, <span class='refarg'><a class="local col2 ref" href="#212MRI" title='MRI' data-ref="212MRI">MRI</a></span>);</td></tr>
<tr><th id="939">939</th><td>}</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj" title='(anonymous namespace)::HexagonBitSimplify::hasTiedUse' data-type='static bool (anonymous namespace)::HexagonBitSimplify::hasTiedUse(unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI, unsigned int NewSub = &lt;null expr&gt;)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj">hasTiedUse</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="214Reg" title='Reg' data-type='unsigned int' data-ref="214Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="215MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="215MRI">MRI</dfn>,</td></tr>
<tr><th id="942">942</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="216NewSub" title='NewSub' data-type='unsigned int' data-ref="216NewSub">NewSub</dfn>) {</td></tr>
<tr><th id="943">943</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PreserveTiedOps" title='PreserveTiedOps' data-use='m' data-ref="PreserveTiedOps">PreserveTiedOps</a>)</td></tr>
<tr><th id="944">944</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="945">945</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col5 ref" href="#215MRI" title='MRI' data-ref="215MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12use_operandsEj" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsEj">use_operands</a>(<a class="local col4 ref" href="#214Reg" title='Reg' data-ref="214Reg">Reg</a>),</td></tr>
<tr><th id="946">946</th><td>                      [NewSub] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="217Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="217Op">Op</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="947">947</th><td>                        <b>return</b> <a class="local col7 ref" href="#217Op" title='Op' data-ref="217Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col6 ref" href="#216NewSub" title='NewSub' data-ref="216NewSub">NewSub</a> &amp;&amp; <a class="local col7 ref" href="#217Op" title='Op' data-ref="217Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>();</td></tr>
<tr><th id="948">948</th><td>                      });</td></tr>
<tr><th id="949">949</th><td>}</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><b>namespace</b> {</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</dfn> {</td></tr>
<tr><th id="954">954</th><td>  <b>public</b>:</td></tr>
<tr><th id="955">955</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::DeadCodeElimination::DeadCodeElimination' data-type='void (anonymous namespace)::DeadCodeElimination::DeadCodeElimination(llvm::MachineFunction &amp; mf, llvm::MachineDominatorTree &amp; mdt)' data-ref="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE">DeadCodeElimination</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="218mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="218mf">mf</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col9 decl" id="219mdt" title='mdt' data-type='llvm::MachineDominatorTree &amp;' data-ref="219mdt">mdt</dfn>)</td></tr>
<tr><th id="956">956</th><td>      : <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MF" title='(anonymous namespace)::DeadCodeElimination::MF' data-use='w' data-ref="(anonymousnamespace)::DeadCodeElimination::MF">MF</a>(<a class="local col8 ref" href="#218mf" title='mf' data-ref="218mf">mf</a>), <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::HII" title='(anonymous namespace)::DeadCodeElimination::HII' data-use='w' data-ref="(anonymousnamespace)::DeadCodeElimination::HII">HII</a>(*<a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MF" title='(anonymous namespace)::DeadCodeElimination::MF' data-use='m' data-ref="(anonymousnamespace)::DeadCodeElimination::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="957">957</th><td>        <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MDT" title='(anonymous namespace)::DeadCodeElimination::MDT' data-use='w' data-ref="(anonymousnamespace)::DeadCodeElimination::MDT">MDT</a>(<a class="local col9 ref" href="#219mdt" title='mdt' data-ref="219mdt">mdt</a>), <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MRI" title='(anonymous namespace)::DeadCodeElimination::MRI' data-use='w' data-ref="(anonymousnamespace)::DeadCodeElimination::MRI">MRI</a>(<a class="local col8 ref" href="#218mf" title='mf' data-ref="218mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()) {}</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv" title='(anonymous namespace)::DeadCodeElimination::run' data-type='bool (anonymous namespace)::DeadCodeElimination::run()' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv">run</dfn>() {</td></tr>
<tr><th id="960">960</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::DeadCodeElimination::runOnNode' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">runOnNode</a>(<a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MDT" title='(anonymous namespace)::DeadCodeElimination::MDT' data-use='m' data-ref="(anonymousnamespace)::DeadCodeElimination::MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree11getRootNodeEv" title='llvm::MachineDominatorTree::getRootNode' data-ref="_ZNK4llvm20MachineDominatorTree11getRootNodeEv">getRootNode</a>());</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>private</b>:</td></tr>
<tr><th id="964">964</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj" title='(anonymous namespace)::DeadCodeElimination::isDead' data-type='bool (anonymous namespace)::DeadCodeElimination::isDead(unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj">isDead</a>(<em>unsigned</em> <dfn class="local col0 decl" id="220R" title='R' data-type='unsigned int' data-ref="220R">R</dfn>) <em>const</em>;</td></tr>
<tr><th id="965">965</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::DeadCodeElimination::runOnNode' data-type='bool (anonymous namespace)::DeadCodeElimination::runOnNode(MachineDomTreeNode * N)' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">runOnNode</a>(<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col1 decl" id="221N" title='N' data-type='MachineDomTreeNode *' data-ref="221N">N</dfn>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::DeadCodeElimination::MF" title='(anonymous namespace)::DeadCodeElimination::MF' data-type='llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::DeadCodeElimination::MF">MF</dfn>;</td></tr>
<tr><th id="968">968</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::DeadCodeElimination::HII" title='(anonymous namespace)::DeadCodeElimination::HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="(anonymousnamespace)::DeadCodeElimination::HII">HII</dfn>;</td></tr>
<tr><th id="969">969</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::DeadCodeElimination::MDT" title='(anonymous namespace)::DeadCodeElimination::MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="(anonymousnamespace)::DeadCodeElimination::MDT">MDT</dfn>;</td></tr>
<tr><th id="970">970</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::DeadCodeElimination::MRI" title='(anonymous namespace)::DeadCodeElimination::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::DeadCodeElimination::MRI">MRI</dfn>;</td></tr>
<tr><th id="971">971</th><td>  };</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj" title='(anonymous namespace)::DeadCodeElimination::isDead' data-type='bool (anonymous namespace)::DeadCodeElimination::isDead(unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj">isDead</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="222R" title='R' data-type='unsigned int' data-ref="222R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="976">976</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="223I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="223I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MRI" title='(anonymous namespace)::DeadCodeElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::DeadCodeElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#222R" title='R' data-ref="222R">R</a>), <dfn class="local col4 decl" id="224E" title='E' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="224E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MRI" title='(anonymous namespace)::DeadCodeElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::DeadCodeElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col4 ref" href="#224E" title='E' data-ref="224E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a>) {</td></tr>
<tr><th id="977">977</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="225UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="225UseI">UseI</dfn> = <a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="978">978</th><td>    <b>if</b> (<a class="local col5 ref" href="#225UseI" title='UseI' data-ref="225UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="979">979</th><td>      <b>continue</b>;</td></tr>
<tr><th id="980">980</th><td>    <b>if</b> (<a class="local col5 ref" href="#225UseI" title='UseI' data-ref="225UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="981">981</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!UseI-&gt;getOperand(0).getSubReg()) ? void (0) : __assert_fail (&quot;!UseI-&gt;getOperand(0).getSubReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 981, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#225UseI" title='UseI' data-ref="225UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="982">982</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="226DR" title='DR' data-type='unsigned int' data-ref="226DR">DR</dfn> = <a class="local col5 ref" href="#225UseI" title='UseI' data-ref="225UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="983">983</th><td>      <b>if</b> (<a class="local col6 ref" href="#226DR" title='DR' data-ref="226DR">DR</a> == <a class="local col2 ref" href="#222R" title='R' data-ref="222R">R</a>)</td></tr>
<tr><th id="984">984</th><td>        <b>continue</b>;</td></tr>
<tr><th id="985">985</th><td>    }</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td>  }</td></tr>
<tr><th id="988">988</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="989">989</th><td>}</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::DeadCodeElimination::runOnNode' data-type='bool (anonymous namespace)::DeadCodeElimination::runOnNode(MachineDomTreeNode * N)' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">runOnNode</dfn>(<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col7 decl" id="227N" title='N' data-type='MachineDomTreeNode *' data-ref="227N">N</dfn>) {</td></tr>
<tr><th id="992">992</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228Changed" title='Changed' data-type='bool' data-ref="228Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="229DTN" title='DTN' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="229DTN">DTN</dfn> : <a class="ref" href="../../../include/llvm/ADT/GraphTraits.h.html#_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE" title='llvm::children' data-ref="_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE">children</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt;(<a class="local col7 ref" href="#227N" title='N' data-ref="227N">N</a>))</td></tr>
<tr><th id="995">995</th><td>    <a class="local col8 ref" href="#228Changed" title='Changed' data-ref="228Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::DeadCodeElimination::runOnNode' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination9runOnNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">runOnNode</a>(<a class="local col9 ref" href="#229DTN" title='DTN' data-ref="229DTN">DTN</a>);</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="230B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="230B">B</dfn> = <a class="local col7 ref" href="#227N" title='N' data-ref="227N">N</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="998">998</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="231Instrs" title='Instrs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="231Instrs">Instrs</dfn>;</td></tr>
<tr><th id="999">999</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="232I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="232I">I</dfn> = <a class="local col0 ref" href="#230B" title='B' data-ref="230B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col3 decl" id="233E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="233E">E</dfn> = <a class="local col0 ref" href="#230B" title='B' data-ref="230B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#233E" title='E' data-ref="233E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>)</td></tr>
<tr><th id="1000">1000</th><td>    <a class="local col1 ref" href="#231Instrs" title='Instrs' data-ref="231Instrs">Instrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>);</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="234MI" title='MI' data-type='llvm::MachineInstr *' data-ref="234MI">MI</dfn> : <a class="local col1 ref" href="#231Instrs" title='Instrs' data-ref="231Instrs">Instrs</a>) {</td></tr>
<tr><th id="1003">1003</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235Opc" title='Opc' data-type='unsigned int' data-ref="235Opc">Opc</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1004">1004</th><td>    <i>// Do not touch lifetime markers. This is why the target-independent DCE</i></td></tr>
<tr><th id="1005">1005</th><td><i>    // cannot be used.</i></td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#106" title='llvm::TargetOpcode::LIFETIME_START' data-ref="llvm::TargetOpcode::LIFETIME_START">LIFETIME_START</a> ||</td></tr>
<tr><th id="1007">1007</th><td>        <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::LIFETIME_END' data-ref="llvm::TargetOpcode::LIFETIME_END">LIFETIME_END</a>)</td></tr>
<tr><th id="1008">1008</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1009">1009</th><td>    <em>bool</em> <dfn class="local col6 decl" id="236Store" title='Store' data-type='bool' data-ref="236Store">Store</dfn> = <b>false</b>;</td></tr>
<tr><th id="1010">1010</th><td>    <b>if</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1011">1011</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1012">1012</th><td>    <i>// Delete PHIs if possible.</i></td></tr>
<tr><th id="1013">1013</th><td>    <b>if</b> (!<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; !<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col6 ref" href="#236Store" title='Store' data-ref="236Store">Store</a></span>))</td></tr>
<tr><th id="1014">1014</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <em>bool</em> <dfn class="local col7 decl" id="237AllDead" title='AllDead' data-type='bool' data-ref="237AllDead">AllDead</dfn> = <b>true</b>;</td></tr>
<tr><th id="1017">1017</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="238Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="238Regs">Regs</dfn>;</td></tr>
<tr><th id="1018">1018</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="239Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="239Op">Op</dfn> : <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1019">1019</th><td>      <b>if</b> (!<a class="local col9 ref" href="#239Op" title='Op' data-ref="239Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#239Op" title='Op' data-ref="239Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1020">1020</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1021">1021</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="240R" title='R' data-type='unsigned int' data-ref="240R">R</dfn> = <a class="local col9 ref" href="#239Op" title='Op' data-ref="239Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1022">1022</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#240R" title='R' data-ref="240R">R</a>) || !<a class="tu member" href="#_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj" title='(anonymous namespace)::DeadCodeElimination::isDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_119DeadCodeElimination6isDeadEj">isDead</a>(<a class="local col0 ref" href="#240R" title='R' data-ref="240R">R</a>)) {</td></tr>
<tr><th id="1023">1023</th><td>        <a class="local col7 ref" href="#237AllDead" title='AllDead' data-ref="237AllDead">AllDead</a> = <b>false</b>;</td></tr>
<tr><th id="1024">1024</th><td>        <b>break</b>;</td></tr>
<tr><th id="1025">1025</th><td>      }</td></tr>
<tr><th id="1026">1026</th><td>      <a class="local col8 ref" href="#238Regs" title='Regs' data-ref="238Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#240R" title='R' data-ref="240R">R</a>);</td></tr>
<tr><th id="1027">1027</th><td>    }</td></tr>
<tr><th id="1028">1028</th><td>    <b>if</b> (!<a class="local col7 ref" href="#237AllDead" title='AllDead' data-ref="237AllDead">AllDead</a>)</td></tr>
<tr><th id="1029">1029</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>    <a class="local col0 ref" href="#230B" title='B' data-ref="230B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>);</td></tr>
<tr><th id="1032">1032</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="241i" title='i' data-type='unsigned int' data-ref="241i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="242n" title='n' data-type='unsigned int' data-ref="242n">n</dfn> = <a class="local col8 ref" href="#238Regs" title='Regs' data-ref="238Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a> != <a class="local col2 ref" href="#242n" title='n' data-ref="242n">n</a>; ++<a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a>)</td></tr>
<tr><th id="1033">1033</th><td>      <a class="tu member" href="#(anonymousnamespace)::DeadCodeElimination::MRI" title='(anonymous namespace)::DeadCodeElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::DeadCodeElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj" title='llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef' data-ref="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj">markUsesInDebugValueAsUndef</a>(<a class="local col8 ref" href="#238Regs" title='Regs' data-ref="238Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a>]</a>);</td></tr>
<tr><th id="1034">1034</th><td>    <a class="local col8 ref" href="#228Changed" title='Changed' data-ref="228Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>return</b> <a class="local col8 ref" href="#228Changed" title='Changed' data-ref="228Changed">Changed</a>;</td></tr>
<tr><th id="1038">1038</th><td>}</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><b>namespace</b> {</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// Eliminate redundant instructions</i></td></tr>
<tr><th id="1043">1043</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">//</i></td></tr>
<tr><th id="1044">1044</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// This transformation will identify instructions where the output register</i></td></tr>
<tr><th id="1045">1045</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// is the same as one of its input registers. This only works on instructions</i></td></tr>
<tr><th id="1046">1046</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// that define a single register (unlike post-increment loads, for example).</i></td></tr>
<tr><th id="1047">1047</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// The equality check is actually more detailed: the code calculates which</i></td></tr>
<tr><th id="1048">1048</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// bits of the output are used, and only compares these bits with the input</i></td></tr>
<tr><th id="1049">1049</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// registers.</i></td></tr>
<tr><th id="1050">1050</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// If the output matches an input, the instruction is replaced with COPY.</i></td></tr>
<tr><th id="1051">1051</th><td><i  data-doc="(anonymousnamespace)::RedundantInstrElimination">// The copies will be removed by another transformation.</i></td></tr>
<tr><th id="1052">1052</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> {</td></tr>
<tr><th id="1053">1053</th><td>  <b>public</b>:</td></tr>
<tr><th id="1054">1054</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrEliminationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::RedundantInstrElimination::RedundantInstrElimination' data-type='void (anonymous namespace)::RedundantInstrElimination::RedundantInstrElimination(llvm::BitTracker &amp; bt, const llvm::HexagonInstrInfo &amp; hii, const llvm::HexagonRegisterInfo &amp; hri, llvm::MachineRegisterInfo &amp; mri)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrEliminationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">RedundantInstrElimination</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="local col3 decl" id="243bt" title='bt' data-type='llvm::BitTracker &amp;' data-ref="243bt">bt</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col4 decl" id="244hii" title='hii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="244hii">hii</dfn>,</td></tr>
<tr><th id="1055">1055</th><td>          <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col5 decl" id="245hri" title='hri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="245hri">hri</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="246mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="246mri">mri</dfn>)</td></tr>
<tr><th id="1056">1056</th><td>        : <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-use='c' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">(</a><b>true</b>), <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::HII" title='(anonymous namespace)::RedundantInstrElimination::HII' data-use='w' data-ref="(anonymousnamespace)::RedundantInstrElimination::HII">HII</a>(<a class="local col4 ref" href="#244hii" title='hii' data-ref="244hii">hii</a>), <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::HRI" title='(anonymous namespace)::RedundantInstrElimination::HRI' data-use='w' data-ref="(anonymousnamespace)::RedundantInstrElimination::HRI">HRI</a>(<a class="local col5 ref" href="#245hri" title='hri' data-ref="245hri">hri</a>), <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='w' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a>(<a class="local col6 ref" href="#246mri" title='mri' data-ref="246mri">mri</a>), <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='w' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>(<a class="local col3 ref" href="#243bt" title='bt' data-ref="243bt">bt</a>) {}</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::RedundantInstrElimination::processBlock' data-type='bool (anonymous namespace)::RedundantInstrElimination::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="247B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="247B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col8 decl" id="248AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="248AVs">AVs</dfn>) override;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>private</b>:</td></tr>
<tr><th id="1061">1061</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftLeft' data-type='bool (anonymous namespace)::RedundantInstrElimination::isLossyShiftLeft(const llvm::MachineInstr &amp; MI, unsigned int OpN, unsigned int &amp; LostB, unsigned int &amp; LostE)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">isLossyShiftLeft</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="249MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="249MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="250OpN" title='OpN' data-type='unsigned int' data-ref="250OpN">OpN</dfn>,</td></tr>
<tr><th id="1062">1062</th><td>          <em>unsigned</em> &amp;<dfn class="local col1 decl" id="251LostB" title='LostB' data-type='unsigned int &amp;' data-ref="251LostB">LostB</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="252LostE" title='LostE' data-type='unsigned int &amp;' data-ref="252LostE">LostE</dfn>);</td></tr>
<tr><th id="1063">1063</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftRight' data-type='bool (anonymous namespace)::RedundantInstrElimination::isLossyShiftRight(const llvm::MachineInstr &amp; MI, unsigned int OpN, unsigned int &amp; LostB, unsigned int &amp; LostE)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">isLossyShiftRight</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="253MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="253MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="254OpN" title='OpN' data-type='unsigned int' data-ref="254OpN">OpN</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>          <em>unsigned</em> &amp;<dfn class="local col5 decl" id="255LostB" title='LostB' data-type='unsigned int &amp;' data-ref="255LostB">LostB</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="256LostE" title='LostE' data-type='unsigned int &amp;' data-ref="256LostE">LostE</dfn>);</td></tr>
<tr><th id="1065">1065</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-type='bool (anonymous namespace)::RedundantInstrElimination::computeUsedBits(unsigned int Reg, llvm::BitVector &amp; Bits)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">computeUsedBits</a>(<em>unsigned</em> <dfn class="local col7 decl" id="257Reg" title='Reg' data-type='unsigned int' data-ref="257Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="258Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="258Bits">Bits</dfn>);</td></tr>
<tr><th id="1066">1066</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-type='bool (anonymous namespace)::RedundantInstrElimination::computeUsedBits(const llvm::MachineInstr &amp; MI, unsigned int OpN, llvm::BitVector &amp; Bits, uint16_t Begin)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">computeUsedBits</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="259MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="260OpN" title='OpN' data-type='unsigned int' data-ref="260OpN">OpN</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="261Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="261Bits">Bits</dfn>,</td></tr>
<tr><th id="1067">1067</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="262Begin" title='Begin' data-type='uint16_t' data-ref="262Begin">Begin</dfn>);</td></tr>
<tr><th id="1068">1068</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_" title='(anonymous namespace)::RedundantInstrElimination::usedBitsEqual' data-type='bool (anonymous namespace)::RedundantInstrElimination::usedBitsEqual(BitTracker::RegisterRef RD, BitTracker::RegisterRef RS)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_">usedBitsEqual</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="263RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="263RD">RD</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="264RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="264RS">RS</dfn>);</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RedundantInstrElimination::HII" title='(anonymous namespace)::RedundantInstrElimination::HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="(anonymousnamespace)::RedundantInstrElimination::HII">HII</dfn>;</td></tr>
<tr><th id="1071">1071</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RedundantInstrElimination::HRI" title='(anonymous namespace)::RedundantInstrElimination::HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="(anonymousnamespace)::RedundantInstrElimination::HRI">HRI</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-type='llvm::BitTracker &amp;' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>  };</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">// Check if the instruction is a lossy shift left, where the input being</i></td></tr>
<tr><th id="1079">1079</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">// shifted is the operand OpN of MI. If true, [LostB, LostE) is the range</i></td></tr>
<tr><th id="1080">1080</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">// of bit indices that are lost.</i></td></tr>
<tr><th id="1081">1081</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftLeft' data-type='bool (anonymous namespace)::RedundantInstrElimination::isLossyShiftLeft(const llvm::MachineInstr &amp; MI, unsigned int OpN, unsigned int &amp; LostB, unsigned int &amp; LostE)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">isLossyShiftLeft</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="265MI">MI</dfn>,</td></tr>
<tr><th id="1082">1082</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="266OpN" title='OpN' data-type='unsigned int' data-ref="266OpN">OpN</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="267LostB" title='LostB' data-type='unsigned int &amp;' data-ref="267LostB">LostB</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="268LostE" title='LostE' data-type='unsigned int &amp;' data-ref="268LostE">LostE</dfn>) {</td></tr>
<tr><th id="1083">1083</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="269Opc" title='Opc' data-type='unsigned int' data-ref="269Opc">Opc</dfn> = <a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1086">1086</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270ImN" title='ImN' data-type='unsigned int' data-ref="270ImN">ImN</dfn>, <dfn class="local col1 decl" id="271RegN" title='RegN' data-type='unsigned int' data-ref="271RegN">RegN</dfn>, <dfn class="local col2 decl" id="272Width" title='Width' data-type='unsigned int' data-ref="272Width">Width</dfn>;</td></tr>
<tr><th id="1087">1087</th><td>  <b>switch</b> (<a class="local col9 ref" href="#269Opc" title='Opc' data-ref="269Opc">Opc</a>) {</td></tr>
<tr><th id="1088">1088</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="1089">1089</th><td>      ImN = <var>2</var>;</td></tr>
<tr><th id="1090">1090</th><td>      <a class="local col1 ref" href="#271RegN" title='RegN' data-ref="271RegN">RegN</a> = <var>1</var>;</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a> = <var>64</var>;</td></tr>
<tr><th id="1092">1092</th><td>      <b>break</b>;</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_acc&apos;">S2_asl_i_p_acc</span>:</td></tr>
<tr><th id="1094">1094</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_and&apos;">S2_asl_i_p_and</span>:</td></tr>
<tr><th id="1095">1095</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_nac&apos;">S2_asl_i_p_nac</span>:</td></tr>
<tr><th id="1096">1096</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_or&apos;">S2_asl_i_p_or</span>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_xacc&apos;">S2_asl_i_p_xacc</span>:</td></tr>
<tr><th id="1098">1098</th><td>      ImN = <var>3</var>;</td></tr>
<tr><th id="1099">1099</th><td>      <a class="local col1 ref" href="#271RegN" title='RegN' data-ref="271RegN">RegN</a> = <var>2</var>;</td></tr>
<tr><th id="1100">1100</th><td>      <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a> = <var>64</var>;</td></tr>
<tr><th id="1101">1101</th><td>      <b>break</b>;</td></tr>
<tr><th id="1102">1102</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r&apos;">S2_asl_i_r</span>:</td></tr>
<tr><th id="1103">1103</th><td>      ImN = <var>2</var>;</td></tr>
<tr><th id="1104">1104</th><td>      <a class="local col1 ref" href="#271RegN" title='RegN' data-ref="271RegN">RegN</a> = <var>1</var>;</td></tr>
<tr><th id="1105">1105</th><td>      <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="1106">1106</th><td>      <b>break</b>;</td></tr>
<tr><th id="1107">1107</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_addasl_rrri&apos;">S2_addasl_rrri</span>:</td></tr>
<tr><th id="1108">1108</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_andi_asl_ri&apos;">S4_andi_asl_ri</span>:</td></tr>
<tr><th id="1109">1109</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_ori_asl_ri&apos;">S4_ori_asl_ri</span>:</td></tr>
<tr><th id="1110">1110</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_addi_asl_ri&apos;">S4_addi_asl_ri</span>:</td></tr>
<tr><th id="1111">1111</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_subi_asl_ri&apos;">S4_subi_asl_ri</span>:</td></tr>
<tr><th id="1112">1112</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_acc&apos;">S2_asl_i_r_acc</span>:</td></tr>
<tr><th id="1113">1113</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_and&apos;">S2_asl_i_r_and</span>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_nac&apos;">S2_asl_i_r_nac</span>:</td></tr>
<tr><th id="1115">1115</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_sat&apos;">S2_asl_i_r_sat</span>:</td></tr>
<tr><th id="1117">1117</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_xacc&apos;">S2_asl_i_r_xacc</span>:</td></tr>
<tr><th id="1118">1118</th><td>      ImN = <var>3</var>;</td></tr>
<tr><th id="1119">1119</th><td>      <a class="local col1 ref" href="#271RegN" title='RegN' data-ref="271RegN">RegN</a> = <var>2</var>;</td></tr>
<tr><th id="1120">1120</th><td>      <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="1121">1121</th><td>      <b>break</b>;</td></tr>
<tr><th id="1122">1122</th><td>    <b>default</b>:</td></tr>
<tr><th id="1123">1123</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1124">1124</th><td>  }</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <b>if</b> (<a class="local col1 ref" href="#271RegN" title='RegN' data-ref="271RegN">RegN</a> != <a class="local col6 ref" href="#266OpN" title='OpN' data-ref="266OpN">OpN</a>)</td></tr>
<tr><th id="1127">1127</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(ImN).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(ImN).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1129, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270ImN" title='ImN' data-ref="270ImN">ImN</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1130">1130</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273S" title='S' data-type='unsigned int' data-ref="273S">S</dfn> = <a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270ImN" title='ImN' data-ref="270ImN">ImN</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1131">1131</th><td>  <b>if</b> (<a class="local col3 ref" href="#273S" title='S' data-ref="273S">S</a> == <var>0</var>)</td></tr>
<tr><th id="1132">1132</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1133">1133</th><td>  <a class="local col7 ref" href="#267LostB" title='LostB' data-ref="267LostB">LostB</a> = <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a>-<a class="local col3 ref" href="#273S" title='S' data-ref="273S">S</a>;</td></tr>
<tr><th id="1134">1134</th><td>  <a class="local col8 ref" href="#268LostE" title='LostE' data-ref="268LostE">LostE</a> = <a class="local col2 ref" href="#272Width" title='Width' data-ref="272Width">Width</a>;</td></tr>
<tr><th id="1135">1135</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1136">1136</th><td>}</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">// Check if the instruction is a lossy shift right, where the input being</i></td></tr>
<tr><th id="1139">1139</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">// shifted is the operand OpN of MI. If true, [LostB, LostE) is the range</i></td></tr>
<tr><th id="1140">1140</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">// of bit indices that are lost.</i></td></tr>
<tr><th id="1141">1141</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftRight' data-type='bool (anonymous namespace)::RedundantInstrElimination::isLossyShiftRight(const llvm::MachineInstr &amp; MI, unsigned int OpN, unsigned int &amp; LostB, unsigned int &amp; LostE)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">isLossyShiftRight</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="274MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="274MI">MI</dfn>,</td></tr>
<tr><th id="1142">1142</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="275OpN" title='OpN' data-type='unsigned int' data-ref="275OpN">OpN</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="276LostB" title='LostB' data-type='unsigned int &amp;' data-ref="276LostB">LostB</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="277LostE" title='LostE' data-type='unsigned int &amp;' data-ref="277LostE">LostE</dfn>) {</td></tr>
<tr><th id="1143">1143</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278Opc" title='Opc' data-type='unsigned int' data-ref="278Opc">Opc</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1146">1146</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="279ImN" title='ImN' data-type='unsigned int' data-ref="279ImN">ImN</dfn>, <dfn class="local col0 decl" id="280RegN" title='RegN' data-type='unsigned int' data-ref="280RegN">RegN</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>  <b>switch</b> (<a class="local col8 ref" href="#278Opc" title='Opc' data-ref="278Opc">Opc</a>) {</td></tr>
<tr><th id="1148">1148</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="1149">1149</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="1150">1150</th><td>      ImN = <var>2</var>;</td></tr>
<tr><th id="1151">1151</th><td>      <a class="local col0 ref" href="#280RegN" title='RegN' data-ref="280RegN">RegN</a> = <var>1</var>;</td></tr>
<tr><th id="1152">1152</th><td>      <b>break</b>;</td></tr>
<tr><th id="1153">1153</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_acc&apos;">S2_asr_i_p_acc</span>:</td></tr>
<tr><th id="1154">1154</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_and&apos;">S2_asr_i_p_and</span>:</td></tr>
<tr><th id="1155">1155</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_nac&apos;">S2_asr_i_p_nac</span>:</td></tr>
<tr><th id="1156">1156</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_or&apos;">S2_asr_i_p_or</span>:</td></tr>
<tr><th id="1157">1157</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_acc&apos;">S2_lsr_i_p_acc</span>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_and&apos;">S2_lsr_i_p_and</span>:</td></tr>
<tr><th id="1159">1159</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_nac&apos;">S2_lsr_i_p_nac</span>:</td></tr>
<tr><th id="1160">1160</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_or&apos;">S2_lsr_i_p_or</span>:</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_xacc&apos;">S2_lsr_i_p_xacc</span>:</td></tr>
<tr><th id="1162">1162</th><td>      ImN = <var>3</var>;</td></tr>
<tr><th id="1163">1163</th><td>      <a class="local col0 ref" href="#280RegN" title='RegN' data-ref="280RegN">RegN</a> = <var>2</var>;</td></tr>
<tr><th id="1164">1164</th><td>      <b>break</b>;</td></tr>
<tr><th id="1165">1165</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r&apos;">S2_asr_i_r</span>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r&apos;">S2_lsr_i_r</span>:</td></tr>
<tr><th id="1167">1167</th><td>      ImN = <var>2</var>;</td></tr>
<tr><th id="1168">1168</th><td>      <a class="local col0 ref" href="#280RegN" title='RegN' data-ref="280RegN">RegN</a> = <var>1</var>;</td></tr>
<tr><th id="1169">1169</th><td>      <b>break</b>;</td></tr>
<tr><th id="1170">1170</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_andi_lsr_ri&apos;">S4_andi_lsr_ri</span>:</td></tr>
<tr><th id="1171">1171</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_ori_lsr_ri&apos;">S4_ori_lsr_ri</span>:</td></tr>
<tr><th id="1172">1172</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_addi_lsr_ri&apos;">S4_addi_lsr_ri</span>:</td></tr>
<tr><th id="1173">1173</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_subi_lsr_ri&apos;">S4_subi_lsr_ri</span>:</td></tr>
<tr><th id="1174">1174</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_acc&apos;">S2_asr_i_r_acc</span>:</td></tr>
<tr><th id="1175">1175</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_and&apos;">S2_asr_i_r_and</span>:</td></tr>
<tr><th id="1176">1176</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_nac&apos;">S2_asr_i_r_nac</span>:</td></tr>
<tr><th id="1177">1177</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_or&apos;">S2_asr_i_r_or</span>:</td></tr>
<tr><th id="1178">1178</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_acc&apos;">S2_lsr_i_r_acc</span>:</td></tr>
<tr><th id="1179">1179</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_and&apos;">S2_lsr_i_r_and</span>:</td></tr>
<tr><th id="1180">1180</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_nac&apos;">S2_lsr_i_r_nac</span>:</td></tr>
<tr><th id="1181">1181</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_or&apos;">S2_lsr_i_r_or</span>:</td></tr>
<tr><th id="1182">1182</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_xacc&apos;">S2_lsr_i_r_xacc</span>:</td></tr>
<tr><th id="1183">1183</th><td>      ImN = <var>3</var>;</td></tr>
<tr><th id="1184">1184</th><td>      <a class="local col0 ref" href="#280RegN" title='RegN' data-ref="280RegN">RegN</a> = <var>2</var>;</td></tr>
<tr><th id="1185">1185</th><td>      <b>break</b>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>    <b>default</b>:</td></tr>
<tr><th id="1188">1188</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1189">1189</th><td>  }</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <b>if</b> (<a class="local col0 ref" href="#280RegN" title='RegN' data-ref="280RegN">RegN</a> != <a class="local col5 ref" href="#275OpN" title='OpN' data-ref="275OpN">OpN</a>)</td></tr>
<tr><th id="1192">1192</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(ImN).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(ImN).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#279ImN" title='ImN' data-ref="279ImN">ImN</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1195">1195</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="281S" title='S' data-type='unsigned int' data-ref="281S">S</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#279ImN" title='ImN' data-ref="279ImN">ImN</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1196">1196</th><td>  <a class="local col6 ref" href="#276LostB" title='LostB' data-ref="276LostB">LostB</a> = <var>0</var>;</td></tr>
<tr><th id="1197">1197</th><td>  <a class="local col7 ref" href="#277LostE" title='LostE' data-ref="277LostE">LostE</a> = <a class="local col1 ref" href="#281S" title='S' data-ref="281S">S</a>;</td></tr>
<tr><th id="1198">1198</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1199">1199</th><td>}</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">// Calculate the bit vector that corresponds to the used bits of register Reg.</i></td></tr>
<tr><th id="1202">1202</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">// The vector Bits has the same size, as the size of Reg in bits. If the cal-</i></td></tr>
<tr><th id="1203">1203</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">// culation fails (i.e. the used bits are unknown), it returns false. Other-</i></td></tr>
<tr><th id="1204">1204</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">// wise, it returns true and sets the corresponding bits in Bits.</i></td></tr>
<tr><th id="1205">1205</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-type='bool (anonymous namespace)::RedundantInstrElimination::computeUsedBits(unsigned int Reg, llvm::BitVector &amp; Bits)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">computeUsedBits</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="282Reg" title='Reg' data-type='unsigned int' data-ref="282Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="283Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="283Bits">Bits</dfn>) {</td></tr>
<tr><th id="1206">1206</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="284Used" title='Used' data-type='llvm::BitVector' data-ref="284Used">Used</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col3 ref" href="#283Bits" title='Bits' data-ref="283Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>());</td></tr>
<tr><th id="1207">1207</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col5 decl" id="285Visited" title='Visited' data-type='(anonymous namespace)::RegisterSet' data-ref="285Visited">Visited</dfn>;</td></tr>
<tr><th id="1208">1208</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="286Pending" title='Pending' data-type='std::vector&lt;unsigned int&gt;' data-ref="286Pending">Pending</dfn>;</td></tr>
<tr><th id="1209">1209</th><td>  <a class="local col6 ref" href="#286Pending" title='Pending' data-ref="286Pending">Pending</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#282Reg" title='Reg' data-ref="282Reg">Reg</a>);</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="287i" title='i' data-type='unsigned int' data-ref="287i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a> &lt; <a class="local col6 ref" href="#286Pending" title='Pending' data-ref="286Pending">Pending</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a>) {</td></tr>
<tr><th id="1212">1212</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="288R" title='R' data-type='unsigned int' data-ref="288R">R</dfn> = <a class="local col6 ref" href="#286Pending" title='Pending' data-ref="286Pending">Pending</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#287i" title='i' data-ref="287i">i</a>]</a>;</td></tr>
<tr><th id="1213">1213</th><td>    <b>if</b> (<a class="local col5 ref" href="#285Visited" title='Visited' data-ref="285Visited">Visited</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet3hasEj" title='(anonymous namespace)::RegisterSet::has' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet3hasEj">has</a>(<a class="local col8 ref" href="#288R" title='R' data-ref="288R">R</a>))</td></tr>
<tr><th id="1214">1214</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1215">1215</th><td>    <a class="local col5 ref" href="#285Visited" title='Visited' data-ref="285Visited">Visited</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col8 ref" href="#288R" title='R' data-ref="288R">R</a>);</td></tr>
<tr><th id="1216">1216</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="289I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="289I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col8 ref" href="#288R" title='R' data-ref="288R">R</a>), <dfn class="local col0 decl" id="290E" title='E' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="290E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col9 ref" href="#289I" title='I' data-ref="289I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col0 ref" href="#290E" title='E' data-ref="290E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col9 ref" href="#289I" title='I' data-ref="289I">I</a>) {</td></tr>
<tr><th id="1217">1217</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="291UR" title='UR' data-type='BitTracker::RegisterRef' data-ref="291UR">UR</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col9 ref" href="#289I" title='I' data-ref="289I">I</a>;</td></tr>
<tr><th id="1218">1218</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="292B" title='B' data-type='unsigned int' data-ref="292B">B</dfn>, <dfn class="local col3 decl" id="293W" title='W' data-type='unsigned int' data-ref="293W">W</dfn>;</td></tr>
<tr><th id="1219">1219</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col1 ref" href="#291UR" title='UR' data-ref="291UR">UR</a>, <span class='refarg'><a class="local col2 ref" href="#292B" title='B' data-ref="292B">B</a></span>, <span class='refarg'><a class="local col3 ref" href="#293W" title='W' data-ref="293W">W</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>))</td></tr>
<tr><th id="1220">1220</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1221">1221</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="294UseI" title='UseI' data-type='llvm::MachineInstr &amp;' data-ref="294UseI">UseI</dfn> = *<a class="local col9 ref" href="#289I" title='I' data-ref="289I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1222">1222</th><td>      <b>if</b> (<a class="local col4 ref" href="#294UseI" title='UseI' data-ref="294UseI">UseI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col4 ref" href="#294UseI" title='UseI' data-ref="294UseI">UseI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="1223">1223</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="295DefR" title='DefR' data-type='unsigned int' data-ref="295DefR">DefR</dfn> = <a class="local col4 ref" href="#294UseI" title='UseI' data-ref="294UseI">UseI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1224">1224</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#295DefR" title='DefR' data-ref="295DefR">DefR</a>))</td></tr>
<tr><th id="1225">1225</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1226">1226</th><td>        <a class="local col6 ref" href="#286Pending" title='Pending' data-ref="286Pending">Pending</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#295DefR" title='DefR' data-ref="295DefR">DefR</a>);</td></tr>
<tr><th id="1227">1227</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1228">1228</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">computeUsedBits</a>(<a class="local col4 ref" href="#294UseI" title='UseI' data-ref="294UseI">UseI</a>, <a class="local col9 ref" href="#289I" title='I' data-ref="289I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>(), <span class='refarg'><a class="local col4 ref" href="#284Used" title='Used' data-ref="284Used">Used</a></span>, <a class="local col2 ref" href="#292B" title='B' data-ref="292B">B</a>))</td></tr>
<tr><th id="1229">1229</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1230">1230</th><td>      }</td></tr>
<tr><th id="1231">1231</th><td>    }</td></tr>
<tr><th id="1232">1232</th><td>  }</td></tr>
<tr><th id="1233">1233</th><td>  <a class="local col3 ref" href="#283Bits" title='Bits' data-ref="283Bits">Bits</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col4 ref" href="#284Used" title='Used' data-ref="284Used">Used</a>;</td></tr>
<tr><th id="1234">1234</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// Calculate the bits used by instruction MI in a register in operand OpN.</i></td></tr>
<tr><th id="1238">1238</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// Return true/false if the calculation succeeds/fails. If is succeeds, set</i></td></tr>
<tr><th id="1239">1239</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// used bits in Bits. This function does not reset any bits in Bits, so</i></td></tr>
<tr><th id="1240">1240</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// subsequent calls over different instructions will result in the union</i></td></tr>
<tr><th id="1241">1241</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// of the used bits in all these instructions.</i></td></tr>
<tr><th id="1242">1242</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// The register in question may be used with a sub-register, whereas Bits</i></td></tr>
<tr><th id="1243">1243</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// holds the bits for the entire register. To keep track of that, the</i></td></tr>
<tr><th id="1244">1244</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// argument Begin indicates where in Bits is the lowest-significant bit</i></td></tr>
<tr><th id="1245">1245</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// of the register used in operand OpN. For example, in instruction:</i></td></tr>
<tr><th id="1246">1246</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">//   %1 = S2_lsr_i_r %2:isub_hi, 10</i></td></tr>
<tr><th id="1247">1247</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// the operand 1 is a 32-bit register, which happens to be a subregister</i></td></tr>
<tr><th id="1248">1248</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// of the 64-bit register %2, and that subregister starts at position 32.</i></td></tr>
<tr><th id="1249">1249</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// In this case Begin=32, since Bits[32] would be the lowest-significant bit</i></td></tr>
<tr><th id="1250">1250</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">// of %2:isub_hi.</i></td></tr>
<tr><th id="1251">1251</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-type='bool (anonymous namespace)::RedundantInstrElimination::computeUsedBits(const llvm::MachineInstr &amp; MI, unsigned int OpN, llvm::BitVector &amp; Bits, uint16_t Begin)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsERKN4llvm12MachineInstrEjRNS1_9BitVectorEt">computeUsedBits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="296MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="296MI">MI</dfn>,</td></tr>
<tr><th id="1252">1252</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="297OpN" title='OpN' data-type='unsigned int' data-ref="297OpN">OpN</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="298Bits" title='Bits' data-type='llvm::BitVector &amp;' data-ref="298Bits">Bits</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="299Begin" title='Begin' data-type='uint16_t' data-ref="299Begin">Begin</dfn>) {</td></tr>
<tr><th id="1253">1253</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="300Opc" title='Opc' data-type='unsigned int' data-ref="300Opc">Opc</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1254">1254</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="301T" title='T' data-type='llvm::BitVector' data-ref="301T">T</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col8 ref" href="#298Bits" title='Bits' data-ref="298Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>());</td></tr>
<tr><th id="1255">1255</th><td>  <em>bool</em> <dfn class="local col2 decl" id="302GotBits" title='GotBits' data-type='bool' data-ref="302GotBits">GotBits</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE" title='(anonymous namespace)::HexagonBitSimplify::getUsedBits' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE">getUsedBits</a>(<a class="local col0 ref" href="#300Opc" title='Opc' data-ref="300Opc">Opc</a>, <a class="local col7 ref" href="#297OpN" title='OpN' data-ref="297OpN">OpN</a>, <span class='refarg'><a class="local col1 ref" href="#301T" title='T' data-ref="301T">T</a></span>, <a class="local col9 ref" href="#299Begin" title='Begin' data-ref="299Begin">Begin</a>, <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::HII" title='(anonymous namespace)::RedundantInstrElimination::HII' data-use='r' data-ref="(anonymousnamespace)::RedundantInstrElimination::HII">HII</a>);</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Even if we don't have bits yet, we could still provide some information</i></td></tr>
<tr><th id="1257">1257</th><td><i>  // if the instruction is a lossy shift: the lost bits will be marked as</i></td></tr>
<tr><th id="1258">1258</th><td><i>  // not used.</i></td></tr>
<tr><th id="1259">1259</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="303LB" title='LB' data-type='unsigned int' data-ref="303LB">LB</dfn>, <dfn class="local col4 decl" id="304LE" title='LE' data-type='unsigned int' data-ref="304LE">LE</dfn>;</td></tr>
<tr><th id="1260">1260</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftLeft' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination16isLossyShiftLeftERKN4llvm12MachineInstrEjRjS5_">isLossyShiftLeft</a>(<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>, <a class="local col7 ref" href="#297OpN" title='OpN' data-ref="297OpN">OpN</a>, <span class='refarg'><a class="local col3 ref" href="#303LB" title='LB' data-ref="303LB">LB</a></span>, <span class='refarg'><a class="local col4 ref" href="#304LE" title='LE' data-ref="304LE">LE</a></span>) || <a class="tu member" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_" title='(anonymous namespace)::RedundantInstrElimination::isLossyShiftRight' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination17isLossyShiftRightERKN4llvm12MachineInstrEjRjS5_">isLossyShiftRight</a>(<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>, <a class="local col7 ref" href="#297OpN" title='OpN' data-ref="297OpN">OpN</a>, <span class='refarg'><a class="local col3 ref" href="#303LB" title='LB' data-ref="303LB">LB</a></span>, <span class='refarg'><a class="local col4 ref" href="#304LE" title='LE' data-ref="304LE">LE</a></span>)) {</td></tr>
<tr><th id="1261">1261</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpN).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpN).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#297OpN" title='OpN' data-ref="297OpN">OpN</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="1262">1262</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="305RR" title='RR' data-type='BitTracker::RegisterRef' data-ref="305RR">RR</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#297OpN" title='OpN' data-ref="297OpN">OpN</a>);</td></tr>
<tr><th id="1263">1263</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="306RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="306RC">RC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col5 ref" href="#305RR" title='RR' data-ref="305RR">RR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>);</td></tr>
<tr><th id="1264">1264</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="307Width" title='Width' data-type='uint16_t' data-ref="307Width">Width</dfn> = HRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>    <b>if</b> (!<a class="local col2 ref" href="#302GotBits" title='GotBits' data-ref="302GotBits">GotBits</a>)</td></tr>
<tr><th id="1267">1267</th><td>      <a class="local col1 ref" href="#301T" title='T' data-ref="301T">T</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col9 ref" href="#299Begin" title='Begin' data-ref="299Begin">Begin</a>, <a class="local col9 ref" href="#299Begin" title='Begin' data-ref="299Begin">Begin</a>+<a class="local col7 ref" href="#307Width" title='Width' data-ref="307Width">Width</a>);</td></tr>
<tr><th id="1268">1268</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LB &lt;= LE &amp;&amp; LB &lt; Width &amp;&amp; LE &lt;= Width) ? void (0) : __assert_fail (&quot;LB &lt;= LE &amp;&amp; LB &lt; Width &amp;&amp; LE &lt;= Width&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1268, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#303LB" title='LB' data-ref="303LB">LB</a> &lt;= <a class="local col4 ref" href="#304LE" title='LE' data-ref="304LE">LE</a> &amp;&amp; <a class="local col3 ref" href="#303LB" title='LB' data-ref="303LB">LB</a> &lt; <a class="local col7 ref" href="#307Width" title='Width' data-ref="307Width">Width</a> &amp;&amp; <a class="local col4 ref" href="#304LE" title='LE' data-ref="304LE">LE</a> &lt;= <a class="local col7 ref" href="#307Width" title='Width' data-ref="307Width">Width</a>);</td></tr>
<tr><th id="1269">1269</th><td>    <a class="local col1 ref" href="#301T" title='T' data-ref="301T">T</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEjj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEjj">reset</a>(<a class="local col9 ref" href="#299Begin" title='Begin' data-ref="299Begin">Begin</a>+<a class="local col3 ref" href="#303LB" title='LB' data-ref="303LB">LB</a>, <a class="local col9 ref" href="#299Begin" title='Begin' data-ref="299Begin">Begin</a>+<a class="local col4 ref" href="#304LE" title='LE' data-ref="304LE">LE</a>);</td></tr>
<tr><th id="1270">1270</th><td>    <a class="local col2 ref" href="#302GotBits" title='GotBits' data-ref="302GotBits">GotBits</a> = <b>true</b>;</td></tr>
<tr><th id="1271">1271</th><td>  }</td></tr>
<tr><th id="1272">1272</th><td>  <b>if</b> (<a class="local col2 ref" href="#302GotBits" title='GotBits' data-ref="302GotBits">GotBits</a>)</td></tr>
<tr><th id="1273">1273</th><td>    <a class="local col8 ref" href="#298Bits" title='Bits' data-ref="298Bits">Bits</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col1 ref" href="#301T" title='T' data-ref="301T">T</a>;</td></tr>
<tr><th id="1274">1274</th><td>  <b>return</b> <a class="local col2 ref" href="#302GotBits" title='GotBits' data-ref="302GotBits">GotBits</a>;</td></tr>
<tr><th id="1275">1275</th><td>}</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_">// Calculates the used bits in RD ("defined register"), and checks if these</i></td></tr>
<tr><th id="1278">1278</th><td><i  data-doc="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_">// bits in RS ("used register") and RD are identical.</i></td></tr>
<tr><th id="1279">1279</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_" title='(anonymous namespace)::RedundantInstrElimination::usedBitsEqual' data-type='bool (anonymous namespace)::RedundantInstrElimination::usedBitsEqual(BitTracker::RegisterRef RD, BitTracker::RegisterRef RS)' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_">usedBitsEqual</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="308RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="308RD">RD</dfn>,</td></tr>
<tr><th id="1280">1280</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="309RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="309RS">RS</dfn>) {</td></tr>
<tr><th id="1281">1281</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="310DC" title='DC' data-type='const BitTracker::RegisterCell &amp;' data-ref="310DC">DC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col8 ref" href="#308RD" title='RD' data-ref="308RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1282">1282</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="311SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="311SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col9 ref" href="#309RS" title='RS' data-ref="309RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="312DB" title='DB' data-type='unsigned int' data-ref="312DB">DB</dfn>, <dfn class="local col3 decl" id="313DW" title='DW' data-type='unsigned int' data-ref="313DW">DW</dfn>;</td></tr>
<tr><th id="1285">1285</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col8 ref" href="#308RD" title='RD' data-ref="308RD">RD</a>, <span class='refarg'><a class="local col2 ref" href="#312DB" title='DB' data-ref="312DB">DB</a></span>, <span class='refarg'><a class="local col3 ref" href="#313DW" title='DW' data-ref="313DW">DW</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>))</td></tr>
<tr><th id="1286">1286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1287">1287</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="314SB" title='SB' data-type='unsigned int' data-ref="314SB">SB</dfn>, <dfn class="local col5 decl" id="315SW" title='SW' data-type='unsigned int' data-ref="315SW">SW</dfn>;</td></tr>
<tr><th id="1288">1288</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col9 ref" href="#309RS" title='RS' data-ref="309RS">RS</a>, <span class='refarg'><a class="local col4 ref" href="#314SB" title='SB' data-ref="314SB">SB</a></span>, <span class='refarg'><a class="local col5 ref" href="#315SW" title='SW' data-ref="315SW">SW</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>))</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1290">1290</th><td>  <b>if</b> (<a class="local col5 ref" href="#315SW" title='SW' data-ref="315SW">SW</a> != <a class="local col3 ref" href="#313DW" title='DW' data-ref="313DW">DW</a>)</td></tr>
<tr><th id="1291">1291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="316Used" title='Used' data-type='llvm::BitVector' data-ref="316Used">Used</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col0 ref" href="#310DC" title='DC' data-ref="310DC">DC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="1294">1294</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE" title='(anonymous namespace)::RedundantInstrElimination::computeUsedBits' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination15computeUsedBitsEjRN4llvm9BitVectorE">computeUsedBits</a>(<a class="local col8 ref" href="#308RD" title='RD' data-ref="308RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <span class='refarg'><a class="local col6 ref" href="#316Used" title='Used' data-ref="316Used">Used</a></span>))</td></tr>
<tr><th id="1295">1295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="317i" title='i' data-type='unsigned int' data-ref="317i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#317i" title='i' data-ref="317i">i</a> != <a class="local col3 ref" href="#313DW" title='DW' data-ref="313DW">DW</a>; ++<a class="local col7 ref" href="#317i" title='i' data-ref="317i">i</a>)</td></tr>
<tr><th id="1298">1298</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col6 ref" href="#316Used" title='Used' data-ref="316Used">Used</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col7 ref" href="#317i" title='i' data-ref="317i">i</a>+<a class="local col2 ref" href="#312DB" title='DB' data-ref="312DB">DB</a>]</a> &amp;&amp; <a class="local col0 ref" href="#310DC" title='DC' data-ref="310DC">DC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#312DB" title='DB' data-ref="312DB">DB</a>+<a class="local col7 ref" href="#317i" title='i' data-ref="317i">i</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col1 ref" href="#311SC" title='SC' data-ref="311SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#314SB" title='SB' data-ref="314SB">SB</a>+<a class="local col7 ref" href="#317i" title='i' data-ref="317i">i</a>]</a>)</td></tr>
<tr><th id="1299">1299</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1300">1300</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1301">1301</th><td>}</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::RedundantInstrElimination::processBlock' data-type='bool (anonymous namespace)::RedundantInstrElimination::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; )' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="318B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="318B">B</dfn>,</td></tr>
<tr><th id="1304">1304</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;) {</td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(&amp;<a class="local col8 ref" href="#318B" title='B' data-ref="318B">B</a>))</td></tr>
<tr><th id="1306">1306</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1307">1307</th><td>  <em>bool</em> <dfn class="local col9 decl" id="319Changed" title='Changed' data-type='bool' data-ref="319Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="320I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="320I">I</dfn> = <a class="local col8 ref" href="#318B" title='B' data-ref="318B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="321E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="321E">E</dfn> = <a class="local col8 ref" href="#318B" title='B' data-ref="318B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <dfn class="local col2 decl" id="322NextI" title='NextI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="322NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>; <a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#321E" title='E' data-ref="321E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>) {</td></tr>
<tr><th id="1310">1310</th><td>    <a class="local col2 ref" href="#322NextI" title='NextI' data-ref="322NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>);</td></tr>
<tr><th id="1311">1311</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="323MI" title='MI' data-type='llvm::MachineInstr *' data-ref="323MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>;</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>    <b>if</b> (<a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>)</td></tr>
<tr><th id="1314">1314</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1315">1315</th><td>    <b>if</b> (<a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1316">1316</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1317">1317</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="324NumD" title='NumD' data-type='unsigned int' data-ref="324NumD">NumD</dfn> = <a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1318">1318</th><td>    <b>if</b> (<a class="local col4 ref" href="#324NumD" title='NumD' data-ref="324NumD">NumD</a> != <var>1</var>)</td></tr>
<tr><th id="1319">1319</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="325RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="325RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1323">1323</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1324">1324</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="326DC" title='DC' data-type='const BitTracker::RegisterCell &amp;' data-ref="326DC">DC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1325">1325</th><td>    <em>auto</em> <dfn class="local col7 decl" id="327At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="327At">At</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>);</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>    <i>// Find a source operand that is equal to the result.</i></td></tr>
<tr><th id="1328">1328</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="328Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="328Op">Op</dfn> : <a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="1329">1329</th><td>      <b>if</b> (!<a class="local col8 ref" href="#328Op" title='Op' data-ref="328Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1330">1330</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1331">1331</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="329RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="329RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#328Op" title='Op' data-ref="328Op">Op</a>;</td></tr>
<tr><th id="1332">1332</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col9 ref" href="#329RS" title='RS' data-ref="329RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1333">1333</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1334">1334</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</a>(<a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>, <a class="local col9 ref" href="#329RS" title='RS' data-ref="329RS">RS</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>))</td></tr>
<tr><th id="1335">1335</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="330BN" title='BN' data-type='unsigned int' data-ref="330BN">BN</dfn>, <dfn class="local col1 decl" id="331BW" title='BW' data-type='unsigned int' data-ref="331BW">BW</dfn>;</td></tr>
<tr><th id="1338">1338</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col9 ref" href="#329RS" title='RS' data-ref="329RS">RS</a>, <span class='refarg'><a class="local col0 ref" href="#330BN" title='BN' data-ref="330BN">BN</a></span>, <span class='refarg'><a class="local col1 ref" href="#331BW" title='BW' data-ref="331BW">BW</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>))</td></tr>
<tr><th id="1339">1339</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="332SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="332SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col9 ref" href="#329RS" title='RS' data-ref="329RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1342">1342</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_" title='(anonymous namespace)::RedundantInstrElimination::usedBitsEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrElimination13usedBitsEqualEN4llvm10BitTracker11RegisterRefES3_">usedBitsEqual</a>(<a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col9 ref" href="#329RS" title='RS' data-ref="329RS">RS</a>) &amp;&amp; !<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col6 ref" href="#326DC" title='DC' data-ref="326DC">DC</a>, <var>0</var>, <a class="local col2 ref" href="#332SC" title='SC' data-ref="332SC">SC</a>, <a class="local col0 ref" href="#330BN" title='BN' data-ref="330BN">BN</a>, <a class="local col1 ref" href="#331BW" title='BW' data-ref="331BW">BW</a>))</td></tr>
<tr><th id="1343">1343</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>      <i>// If found, replace the instruction with a COPY.</i></td></tr>
<tr><th id="1346">1346</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="333DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="333DL">DL</dfn> = <a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1347">1347</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="334FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="334FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>);</td></tr>
<tr><th id="1348">1348</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="335NewR" title='NewR' data-type='unsigned int' data-ref="335NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#334FRC" title='FRC' data-ref="334FRC">FRC</a>);</td></tr>
<tr><th id="1349">1349</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="336CopyI" title='CopyI' data-type='llvm::MachineInstr *' data-ref="336CopyI">CopyI</dfn> =</td></tr>
<tr><th id="1350">1350</th><td>          BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), NewR)</td></tr>
<tr><th id="1351">1351</th><td>            .addReg(RS.Reg, <var>0</var>, RS.Sub);</td></tr>
<tr><th id="1352">1352</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col5 ref" href="#325RD" title='RD' data-ref="325RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <a class="local col5 ref" href="#335NewR" title='NewR' data-ref="335NewR">NewR</a>, <var>0</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::MRI" title='(anonymous namespace)::RedundantInstrElimination::MRI' data-use='a' data-ref="(anonymousnamespace)::RedundantInstrElimination::MRI">MRI</a></span>);</td></tr>
<tr><th id="1353">1353</th><td>      <i>// This pass can create copies between registers that don't have the</i></td></tr>
<tr><th id="1354">1354</th><td><i>      // exact same values. Updating the tracker has to involve updating</i></td></tr>
<tr><th id="1355">1355</th><td><i>      // all dependent cells. Example:</i></td></tr>
<tr><th id="1356">1356</th><td><i>      //   %1  = inst %2     ; %1 != %2, but used bits are equal</i></td></tr>
<tr><th id="1357">1357</th><td><i>      //</i></td></tr>
<tr><th id="1358">1358</th><td><i>      //   %3  = copy %2     ; &lt;- inserted</i></td></tr>
<tr><th id="1359">1359</th><td><i>      //   ... = %3          ; &lt;- replaced from %2</i></td></tr>
<tr><th id="1360">1360</th><td><i>      // Indirectly, we can create a "copy" between %1 and %2 even</i></td></tr>
<tr><th id="1361">1361</th><td><i>      // though their exact values do not match.</i></td></tr>
<tr><th id="1362">1362</th><td>      <a class="tu member" href="#(anonymousnamespace)::RedundantInstrElimination::BT" title='(anonymous namespace)::RedundantInstrElimination::BT' data-use='m' data-ref="(anonymousnamespace)::RedundantInstrElimination::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE" title='llvm::BitTracker::visit' data-ref="_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE">visit</a>(*<a class="local col6 ref" href="#336CopyI" title='CopyI' data-ref="336CopyI">CopyI</a>);</td></tr>
<tr><th id="1363">1363</th><td>      <a class="local col9 ref" href="#319Changed" title='Changed' data-ref="319Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1364">1364</th><td>      <b>break</b>;</td></tr>
<tr><th id="1365">1365</th><td>    }</td></tr>
<tr><th id="1366">1366</th><td>  }</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <b>return</b> <a class="local col9 ref" href="#319Changed" title='Changed' data-ref="319Changed">Changed</a>;</td></tr>
<tr><th id="1369">1369</th><td>}</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td><b>namespace</b> {</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td><i  data-doc="(anonymousnamespace)::ConstGeneration">// Recognize instructions that produce constant values known at compile-time.</i></td></tr>
<tr><th id="1374">1374</th><td><i  data-doc="(anonymousnamespace)::ConstGeneration">// Replace them with register definitions that load these constants directly.</i></td></tr>
<tr><th id="1375">1375</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> {</td></tr>
<tr><th id="1376">1376</th><td>  <b>public</b>:</td></tr>
<tr><th id="1377">1377</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ConstGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ConstGeneration::ConstGeneration' data-type='void (anonymous namespace)::ConstGeneration::ConstGeneration(llvm::BitTracker &amp; bt, const llvm::HexagonInstrInfo &amp; hii, llvm::MachineRegisterInfo &amp; mri)' data-ref="_ZN12_GLOBAL__N_115ConstGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERNS1_19MachineRegisterInfoE">ConstGeneration</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="local col7 decl" id="337bt" title='bt' data-type='llvm::BitTracker &amp;' data-ref="337bt">bt</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col8 decl" id="338hii" title='hii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="338hii">hii</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="339mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="339mri">mri</dfn>)</td></tr>
<tr><th id="1379">1379</th><td>      : <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-use='c' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">(</a><b>true</b>), <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::HII" title='(anonymous namespace)::ConstGeneration::HII' data-use='w' data-ref="(anonymousnamespace)::ConstGeneration::HII">HII</a>(<a class="local col8 ref" href="#338hii" title='hii' data-ref="338hii">hii</a>), <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::MRI" title='(anonymous namespace)::ConstGeneration::MRI' data-use='w' data-ref="(anonymousnamespace)::ConstGeneration::MRI">MRI</a>(<a class="local col9 ref" href="#339mri" title='mri' data-ref="339mri">mri</a>), <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::BT" title='(anonymous namespace)::ConstGeneration::BT' data-use='w' data-ref="(anonymousnamespace)::ConstGeneration::BT">BT</a>(<a class="local col7 ref" href="#337bt" title='bt' data-ref="337bt">bt</a>) {}</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::ConstGeneration::processBlock' data-type='bool (anonymous namespace)::ConstGeneration::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="340B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="340B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="341AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="341AVs">AVs</dfn>) override;</td></tr>
<tr><th id="1382">1382</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE" title='(anonymous namespace)::ConstGeneration::isTfrConst' data-type='static bool (anonymous namespace)::ConstGeneration::isTfrConst(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE">isTfrConst</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="342MI">MI</dfn>);</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>  <b>private</b>:</td></tr>
<tr><th id="1385">1385</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585" title='(anonymous namespace)::ConstGeneration::genTfrConst' data-type='unsigned int (anonymous namespace)::ConstGeneration::genTfrConst(const llvm::TargetRegisterClass * RC, int64_t C, llvm::MachineBasicBlock &amp; B, MachineBasicBlock::iterator At, llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585">genTfrConst</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="343RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="343RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="344C" title='C' data-type='int64_t' data-ref="344C">C</dfn>,</td></tr>
<tr><th id="1386">1386</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="345B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="345B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="346At" title='At' data-type='MachineBasicBlock::iterator' data-ref="346At">At</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="347DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="347DL">DL</dfn>);</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ConstGeneration::HII" title='(anonymous namespace)::ConstGeneration::HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="(anonymousnamespace)::ConstGeneration::HII">HII</dfn>;</td></tr>
<tr><th id="1389">1389</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ConstGeneration::MRI" title='(anonymous namespace)::ConstGeneration::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::ConstGeneration::MRI">MRI</dfn>;</td></tr>
<tr><th id="1390">1390</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ConstGeneration::BT" title='(anonymous namespace)::ConstGeneration::BT' data-type='llvm::BitTracker &amp;' data-ref="(anonymousnamespace)::ConstGeneration::BT">BT</dfn>;</td></tr>
<tr><th id="1391">1391</th><td>  };</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE" title='(anonymous namespace)::ConstGeneration::isTfrConst' data-type='static bool (anonymous namespace)::ConstGeneration::isTfrConst(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE">isTfrConst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="348MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="348MI">MI</dfn>) {</td></tr>
<tr><th id="1396">1396</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="349Opc" title='Opc' data-type='unsigned int' data-ref="349Opc">Opc</dfn> = <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1397">1397</th><td>  <b>switch</b> (<a class="local col9 ref" href="#349Opc" title='Opc' data-ref="349Opc">Opc</a>) {</td></tr>
<tr><th id="1398">1398</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="1399">1399</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="1400">1400</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="1401">1401</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="1402">1402</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_true&apos; in namespace &apos;llvm::Hexagon&apos;">PS_true</span>:</td></tr>
<tr><th id="1403">1403</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_false&apos; in namespace &apos;llvm::Hexagon&apos;">PS_false</span>:</td></tr>
<tr><th id="1404">1404</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST32&apos; in namespace &apos;llvm::Hexagon&apos;">CONST32</span>:</td></tr>
<tr><th id="1405">1405</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>:</td></tr>
<tr><th id="1406">1406</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1407">1407</th><td>  }</td></tr>
<tr><th id="1408">1408</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1409">1409</th><td>}</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><i  data-doc="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585">// Generate a transfer-immediate instruction that is appropriate for the</i></td></tr>
<tr><th id="1412">1412</th><td><i  data-doc="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585">// register class and the actual value being transferred.</i></td></tr>
<tr><th id="1413">1413</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585" title='(anonymous namespace)::ConstGeneration::genTfrConst' data-type='unsigned int (anonymous namespace)::ConstGeneration::genTfrConst(const llvm::TargetRegisterClass * RC, int64_t C, llvm::MachineBasicBlock &amp; B, MachineBasicBlock::iterator At, llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585">genTfrConst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="350RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="350RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="351C" title='C' data-type='int64_t' data-ref="351C">C</dfn>,</td></tr>
<tr><th id="1414">1414</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="352B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="352B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="353At" title='At' data-type='MachineBasicBlock::iterator' data-ref="353At">At</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="354DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="354DL">DL</dfn>) {</td></tr>
<tr><th id="1415">1415</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="355Reg" title='Reg' data-type='unsigned int' data-ref="355Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::MRI" title='(anonymous namespace)::ConstGeneration::MRI' data-use='m' data-ref="(anonymousnamespace)::ConstGeneration::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#350RC" title='RC' data-ref="350RC">RC</a>);</td></tr>
<tr><th id="1416">1416</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>) {</td></tr>
<tr><th id="1417">1417</th><td>    BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), Reg)</td></tr>
<tr><th id="1418">1418</th><td>        .addImm(int32_t(C));</td></tr>
<tr><th id="1419">1419</th><td>    <b>return</b> <a class="local col5 ref" href="#355Reg" title='Reg' data-ref="355Reg">Reg</a>;</td></tr>
<tr><th id="1420">1420</th><td>  }</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>) {</td></tr>
<tr><th id="1423">1423</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col1 ref" href="#351C" title='C' data-ref="351C">C</a>)) {</td></tr>
<tr><th id="1424">1424</th><td>      BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>), Reg)</td></tr>
<tr><th id="1425">1425</th><td>          .addImm(C);</td></tr>
<tr><th id="1426">1426</th><td>      <b>return</b> <a class="local col5 ref" href="#355Reg" title='Reg' data-ref="355Reg">Reg</a>;</td></tr>
<tr><th id="1427">1427</th><td>    }</td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="356Lo" title='Lo' data-type='unsigned int' data-ref="356Lo">Lo</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Lo_32Em" title='llvm::Lo_32' data-ref="_ZN4llvm5Lo_32Em">Lo_32</a>(<a class="local col1 ref" href="#351C" title='C' data-ref="351C">C</a>), <dfn class="local col7 decl" id="357Hi" title='Hi' data-type='unsigned int' data-ref="357Hi">Hi</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Hi_32Em" title='llvm::Hi_32' data-ref="_ZN4llvm5Hi_32Em">Hi_32</a>(<a class="local col1 ref" href="#351C" title='C' data-ref="351C">C</a>);</td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col6 ref" href="#356Lo" title='Lo' data-ref="356Lo">Lo</a>) || <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col7 ref" href="#357Hi" title='Hi' data-ref="357Hi">Hi</a>)) {</td></tr>
<tr><th id="1431">1431</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="358Opc" title='Opc' data-type='unsigned int' data-ref="358Opc">Opc</dfn> = isInt&lt;<var>8</var>&gt;(Lo) ? Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span></td></tr>
<tr><th id="1432">1432</th><td>                                  : Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>;</td></tr>
<tr><th id="1433">1433</th><td>      BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc), Reg)</td></tr>
<tr><th id="1434">1434</th><td>          .addImm(int32_t(Hi))</td></tr>
<tr><th id="1435">1435</th><td>          .addImm(int32_t(Lo));</td></tr>
<tr><th id="1436">1436</th><td>      <b>return</b> <a class="local col5 ref" href="#355Reg" title='Reg' data-ref="355Reg">Reg</a>;</td></tr>
<tr><th id="1437">1437</th><td>    }</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>    BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>), Reg)</td></tr>
<tr><th id="1440">1440</th><td>        .addImm(C);</td></tr>
<tr><th id="1441">1441</th><td>    <b>return</b> <a class="local col5 ref" href="#355Reg" title='Reg' data-ref="355Reg">Reg</a>;</td></tr>
<tr><th id="1442">1442</th><td>  }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) {</td></tr>
<tr><th id="1445">1445</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="359Opc" title='Opc' data-type='unsigned int' data-ref="359Opc">Opc</dfn>;</td></tr>
<tr><th id="1446">1446</th><td>    <b>if</b> (<a class="local col1 ref" href="#351C" title='C' data-ref="351C">C</a> == <var>0</var>)</td></tr>
<tr><th id="1447">1447</th><td>      Opc = Hexagon::<span class='error' title="no member named &apos;PS_false&apos; in namespace &apos;llvm::Hexagon&apos;">PS_false</span>;</td></tr>
<tr><th id="1448">1448</th><td>    <b>else</b> <b>if</b> ((<a class="local col1 ref" href="#351C" title='C' data-ref="351C">C</a> &amp; <var>0xFF</var>) == <var>0xFF</var>)</td></tr>
<tr><th id="1449">1449</th><td>      Opc = Hexagon::<span class='error' title="no member named &apos;PS_true&apos; in namespace &apos;llvm::Hexagon&apos;">PS_true</span>;</td></tr>
<tr><th id="1450">1450</th><td>    <b>else</b></td></tr>
<tr><th id="1451">1451</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1452">1452</th><td>    BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc), Reg);</td></tr>
<tr><th id="1453">1453</th><td>    <b>return</b> <a class="local col5 ref" href="#355Reg" title='Reg' data-ref="355Reg">Reg</a>;</td></tr>
<tr><th id="1454">1454</th><td>  }</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1457">1457</th><td>}</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::ConstGeneration::processBlock' data-type='bool (anonymous namespace)::ConstGeneration::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; )' data-ref="_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="360B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="360B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;) {</td></tr>
<tr><th id="1460">1460</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ConstGeneration::BT" title='(anonymous namespace)::ConstGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::ConstGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(&amp;<a class="local col0 ref" href="#360B" title='B' data-ref="360B">B</a>))</td></tr>
<tr><th id="1461">1461</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1462">1462</th><td>  <em>bool</em> <dfn class="local col1 decl" id="361Changed" title='Changed' data-type='bool' data-ref="361Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1463">1463</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col2 decl" id="362Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="362Defs">Defs</dfn>;</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="363I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="363I">I</dfn> = <a class="local col0 ref" href="#360B" title='B' data-ref="360B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="364E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="364E">E</dfn> = <a class="local col0 ref" href="#360B" title='B' data-ref="360B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#364E" title='E' data-ref="364E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>) {</td></tr>
<tr><th id="1466">1466</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE" title='(anonymous namespace)::ConstGeneration::isTfrConst' data-use='c' data-ref="_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE">isTfrConst</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>))</td></tr>
<tr><th id="1467">1467</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1468">1468</th><td>    <a class="local col2 ref" href="#362Defs" title='Defs' data-ref="362Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1469">1469</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>, <span class='refarg'><a class="local col2 ref" href="#362Defs" title='Defs' data-ref="362Defs">Defs</a></span>);</td></tr>
<tr><th id="1470">1470</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Defs" title='Defs' data-ref="362Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() != <var>1</var>)</td></tr>
<tr><th id="1471">1471</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1472">1472</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="365DR" title='DR' data-type='unsigned int' data-ref="365DR">DR</dfn> = <a class="local col2 ref" href="#362Defs" title='Defs' data-ref="362Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>();</td></tr>
<tr><th id="1473">1473</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#365DR" title='DR' data-ref="365DR">DR</a>))</td></tr>
<tr><th id="1474">1474</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1475">1475</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="366U" title='U' data-type='uint64_t' data-ref="366U">U</dfn>;</td></tr>
<tr><th id="1476">1476</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="367DRC" title='DRC' data-type='const BitTracker::RegisterCell &amp;' data-ref="367DRC">DRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::BT" title='(anonymous namespace)::ConstGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::ConstGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col5 ref" href="#365DR" title='DR' data-ref="365DR">DR</a>);</td></tr>
<tr><th id="1477">1477</th><td>    <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm" title='(anonymous namespace)::HexagonBitSimplify::getConst' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm">getConst</a>(<a class="local col7 ref" href="#367DRC" title='DRC' data-ref="367DRC">DRC</a>, <var>0</var>, <a class="local col7 ref" href="#367DRC" title='DRC' data-ref="367DRC">DRC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <span class='refarg'><a class="local col6 ref" href="#366U" title='U' data-ref="366U">U</a></span>)) {</td></tr>
<tr><th id="1478">1478</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="368C" title='C' data-type='int64_t' data-ref="368C">C</dfn> = <a class="local col6 ref" href="#366U" title='U' data-ref="366U">U</a>;</td></tr>
<tr><th id="1479">1479</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="369DL" title='DL' data-type='llvm::DebugLoc' data-ref="369DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1480">1480</th><td>      <em>auto</em> <dfn class="local col0 decl" id="370At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="370At">At</dfn> = <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col0 ref" href="#360B" title='B' data-ref="360B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>() : <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>;</td></tr>
<tr><th id="1481">1481</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="371ImmReg" title='ImmReg' data-type='unsigned int' data-ref="371ImmReg">ImmReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585" title='(anonymous namespace)::ConstGeneration::genTfrConst' data-use='c' data-ref="_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585">genTfrConst</a>(<a class="tu member" href="#(anonymousnamespace)::ConstGeneration::MRI" title='(anonymous namespace)::ConstGeneration::MRI' data-use='m' data-ref="(anonymousnamespace)::ConstGeneration::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#365DR" title='DR' data-ref="365DR">DR</a>), <a class="local col8 ref" href="#368C" title='C' data-ref="368C">C</a>, <span class='refarg'><a class="local col0 ref" href="#360B" title='B' data-ref="360B">B</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#370At" title='At' data-ref="370At">At</a>, <span class='refarg'><a class="local col9 ref" href="#369DL" title='DL' data-ref="369DL">DL</a></span>);</td></tr>
<tr><th id="1482">1482</th><td>      <b>if</b> (<a class="local col1 ref" href="#371ImmReg" title='ImmReg' data-ref="371ImmReg">ImmReg</a>) {</td></tr>
<tr><th id="1483">1483</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col5 ref" href="#365DR" title='DR' data-ref="365DR">DR</a>, <a class="local col1 ref" href="#371ImmReg" title='ImmReg' data-ref="371ImmReg">ImmReg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ConstGeneration::MRI" title='(anonymous namespace)::ConstGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::ConstGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1484">1484</th><td>        <a class="tu member" href="#(anonymousnamespace)::ConstGeneration::BT" title='(anonymous namespace)::ConstGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::ConstGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col1 ref" href="#371ImmReg" title='ImmReg' data-ref="371ImmReg">ImmReg</a>, <a class="local col7 ref" href="#367DRC" title='DRC' data-ref="367DRC">DRC</a>);</td></tr>
<tr><th id="1485">1485</th><td>        <a class="local col1 ref" href="#361Changed" title='Changed' data-ref="361Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1486">1486</th><td>      }</td></tr>
<tr><th id="1487">1487</th><td>    }</td></tr>
<tr><th id="1488">1488</th><td>  }</td></tr>
<tr><th id="1489">1489</th><td>  <b>return</b> <a class="local col1 ref" href="#361Changed" title='Changed' data-ref="361Changed">Changed</a>;</td></tr>
<tr><th id="1490">1490</th><td>}</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><b>namespace</b> {</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td><i  data-doc="(anonymousnamespace)::CopyGeneration">// Identify pairs of available registers which hold identical values.</i></td></tr>
<tr><th id="1495">1495</th><td><i  data-doc="(anonymousnamespace)::CopyGeneration">// In such cases, only one of them needs to be calculated, the other one</i></td></tr>
<tr><th id="1496">1496</th><td><i  data-doc="(anonymousnamespace)::CopyGeneration">// will be defined as a copy of the first.</i></td></tr>
<tr><th id="1497">1497</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CopyGeneration" title='(anonymous namespace)::CopyGeneration' data-ref="(anonymousnamespace)::CopyGeneration">CopyGeneration</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> {</td></tr>
<tr><th id="1498">1498</th><td>  <b>public</b>:</td></tr>
<tr><th id="1499">1499</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114CopyGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::CopyGeneration::CopyGeneration' data-type='void (anonymous namespace)::CopyGeneration::CopyGeneration(llvm::BitTracker &amp; bt, const llvm::HexagonInstrInfo &amp; hii, const llvm::HexagonRegisterInfo &amp; hri, llvm::MachineRegisterInfo &amp; mri)' data-ref="_ZN12_GLOBAL__N_114CopyGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">CopyGeneration</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="local col2 decl" id="372bt" title='bt' data-type='llvm::BitTracker &amp;' data-ref="372bt">bt</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="373hii" title='hii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="373hii">hii</dfn>,</td></tr>
<tr><th id="1500">1500</th><td>        <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col4 decl" id="374hri" title='hri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="374hri">hri</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="375mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="375mri">mri</dfn>)</td></tr>
<tr><th id="1501">1501</th><td>      : <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-use='c' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">(</a><b>true</b>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::HII" title='(anonymous namespace)::CopyGeneration::HII' data-use='w' data-ref="(anonymousnamespace)::CopyGeneration::HII">HII</a>(<a class="local col3 ref" href="#373hii" title='hii' data-ref="373hii">hii</a>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::HRI" title='(anonymous namespace)::CopyGeneration::HRI' data-use='w' data-ref="(anonymousnamespace)::CopyGeneration::HRI">HRI</a>(<a class="local col4 ref" href="#374hri" title='hri' data-ref="374hri">hri</a>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='w' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a>(<a class="local col5 ref" href="#375mri" title='mri' data-ref="375mri">mri</a>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='w' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>(<a class="local col2 ref" href="#372bt" title='bt' data-ref="372bt">bt</a>) {}</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::processBlock' data-type='bool (anonymous namespace)::CopyGeneration::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="376B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="376B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col7 decl" id="377AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="377AVs">AVs</dfn>) override;</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td>  <b>private</b>:</td></tr>
<tr><th id="1506">1506</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::findMatch' data-type='bool (anonymous namespace)::CopyGeneration::findMatch(const BitTracker::RegisterRef &amp; Inp, BitTracker::RegisterRef &amp; Out, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">findMatch</a>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="378Inp" title='Inp' data-type='const BitTracker::RegisterRef &amp;' data-ref="378Inp">Inp</dfn>,</td></tr>
<tr><th id="1507">1507</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="379Out" title='Out' data-type='BitTracker::RegisterRef &amp;' data-ref="379Out">Out</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col0 decl" id="380AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="380AVs">AVs</dfn>);</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyGeneration::HII" title='(anonymous namespace)::CopyGeneration::HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="(anonymousnamespace)::CopyGeneration::HII">HII</dfn>;</td></tr>
<tr><th id="1510">1510</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyGeneration::HRI" title='(anonymous namespace)::CopyGeneration::HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="(anonymousnamespace)::CopyGeneration::HRI">HRI</dfn>;</td></tr>
<tr><th id="1511">1511</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</dfn>;</td></tr>
<tr><th id="1512">1512</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-type='llvm::BitTracker &amp;' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</dfn>;</td></tr>
<tr><th id="1513">1513</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <dfn class="tu decl" id="(anonymousnamespace)::CopyGeneration::Forbidden" title='(anonymous namespace)::CopyGeneration::Forbidden' data-type='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::CopyGeneration::Forbidden">Forbidden</dfn>;</td></tr>
<tr><th id="1514">1514</th><td>  };</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td><i  data-doc="(anonymousnamespace)::CopyPropagation">// Eliminate register copies RD = RS, by replacing the uses of RD with</i></td></tr>
<tr><th id="1517">1517</th><td><i  data-doc="(anonymousnamespace)::CopyPropagation">// with uses of RS.</i></td></tr>
<tr><th id="1518">1518</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> {</td></tr>
<tr><th id="1519">1519</th><td>  <b>public</b>:</td></tr>
<tr><th id="1520">1520</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115CopyPropagationC1ERKN4llvm19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::CopyPropagation::CopyPropagation' data-type='void (anonymous namespace)::CopyPropagation::CopyPropagation(const llvm::HexagonRegisterInfo &amp; hri, llvm::MachineRegisterInfo &amp; mri)' data-ref="_ZN12_GLOBAL__N_115CopyPropagationC1ERKN4llvm19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">CopyPropagation</dfn>(<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col1 decl" id="381hri" title='hri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="381hri">hri</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="382mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="382mri">mri</dfn>)</td></tr>
<tr><th id="1521">1521</th><td>        : <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-use='c' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">(</a><b>false</b>), <a class="tu member" href="#(anonymousnamespace)::CopyPropagation::HRI" title='(anonymous namespace)::CopyPropagation::HRI' data-use='w' data-ref="(anonymousnamespace)::CopyPropagation::HRI">HRI</a>(<a class="local col1 ref" href="#381hri" title='hri' data-ref="381hri">hri</a>), <a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='w' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a>(<a class="local col2 ref" href="#382mri" title='mri' data-ref="382mri">mri</a>) {}</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115CopyPropagation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::CopyPropagation::processBlock' data-type='bool (anonymous namespace)::CopyPropagation::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_115CopyPropagation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="383B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="383B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="384AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="384AVs">AVs</dfn>) override;</td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb" title='(anonymous namespace)::CopyPropagation::isCopyReg' data-type='static bool (anonymous namespace)::CopyPropagation::isCopyReg(unsigned int Opc, bool NoConv)' data-ref="_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb">isCopyReg</a>(<em>unsigned</em> <dfn class="local col5 decl" id="385Opc" title='Opc' data-type='unsigned int' data-ref="385Opc">Opc</dfn>, <em>bool</em> <dfn class="local col6 decl" id="386NoConv" title='NoConv' data-type='bool' data-ref="386NoConv">NoConv</dfn>);</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>  <b>private</b>:</td></tr>
<tr><th id="1528">1528</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::CopyPropagation::propagateRegCopy' data-type='bool (anonymous namespace)::CopyPropagation::propagateRegCopy(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE">propagateRegCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="387MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="387MI">MI</dfn>);</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyPropagation::HRI" title='(anonymous namespace)::CopyPropagation::HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="(anonymousnamespace)::CopyPropagation::HRI">HRI</dfn>;</td></tr>
<tr><th id="1531">1531</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</dfn>;</td></tr>
<tr><th id="1532">1532</th><td>  };</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">/// Check if there is a register in AVs that is identical to Inp. If so,</i></td></tr>
<tr><th id="1537">1537</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">/// set Out to the found register. The output may be a pair Reg:Sub.</i></td></tr>
<tr><th id="1538">1538</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::CopyGeneration" title='(anonymous namespace)::CopyGeneration' data-ref="(anonymousnamespace)::CopyGeneration">CopyGeneration</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::findMatch' data-type='bool (anonymous namespace)::CopyGeneration::findMatch(const BitTracker::RegisterRef &amp; Inp, BitTracker::RegisterRef &amp; Out, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">findMatch</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="388Inp" title='Inp' data-type='const BitTracker::RegisterRef &amp;' data-ref="388Inp">Inp</dfn>,</td></tr>
<tr><th id="1539">1539</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="389Out" title='Out' data-type='BitTracker::RegisterRef &amp;' data-ref="389Out">Out</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col0 decl" id="390AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="390AVs">AVs</dfn>) {</td></tr>
<tr><th id="1540">1540</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1541">1541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1542">1542</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="391InpRC" title='InpRC' data-type='const BitTracker::RegisterCell &amp;' data-ref="391InpRC">InpRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1543">1543</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="392FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="392FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1544">1544</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="393B" title='B' data-type='unsigned int' data-ref="393B">B</dfn>, <dfn class="local col4 decl" id="394W" title='W' data-type='unsigned int' data-ref="394W">W</dfn>;</td></tr>
<tr><th id="1545">1545</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>, <span class='refarg'><a class="local col3 ref" href="#393B" title='B' data-ref="393B">B</a></span>, <span class='refarg'><a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>))</td></tr>
<tr><th id="1546">1546</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="395R" title='R' data-type='unsigned int' data-ref="395R">R</dfn> = <a class="local col0 ref" href="#390AVs" title='AVs' data-ref="390AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>; <a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a> = <a class="local col0 ref" href="#390AVs" title='AVs' data-ref="390AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>)) {</td></tr>
<tr><th id="1549">1549</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>) || <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::Forbidden" title='(anonymous namespace)::CopyGeneration::Forbidden' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::Forbidden">Forbidden</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetixEj">[<a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>]</a>)</td></tr>
<tr><th id="1550">1550</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1551">1551</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="396RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="396RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>);</td></tr>
<tr><th id="1552">1552</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="397RW" title='RW' data-type='unsigned int' data-ref="397RW">RW</dfn> = <a class="local col6 ref" href="#396RC" title='RC' data-ref="396RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="1553">1553</th><td>    <b>if</b> (<a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a> == <a class="local col7 ref" href="#397RW" title='RW' data-ref="397RW">RW</a>) {</td></tr>
<tr><th id="1554">1554</th><td>      <b>if</b> (<a class="local col2 ref" href="#392FRC" title='FRC' data-ref="392FRC">FRC</a> != <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>))</td></tr>
<tr><th id="1555">1555</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1556">1556</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>, <a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>))</td></tr>
<tr><th id="1557">1557</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1558">1558</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col1 ref" href="#391InpRC" title='InpRC' data-ref="391InpRC">InpRC</a>, <a class="local col3 ref" href="#393B" title='B' data-ref="393B">B</a>, <a class="local col6 ref" href="#396RC" title='RC' data-ref="396RC">RC</a>, <var>0</var>, <a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a>))</td></tr>
<tr><th id="1559">1559</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1560">1560</th><td>      <a class="local col9 ref" href="#389Out" title='Out' data-ref="389Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> = <a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>;</td></tr>
<tr><th id="1561">1561</th><td>      <a class="local col9 ref" href="#389Out" title='Out' data-ref="389Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> = <var>0</var>;</td></tr>
<tr><th id="1562">1562</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1563">1563</th><td>    }</td></tr>
<tr><th id="1564">1564</th><td>    <i>// Check if there is a super-register, whose part (with a subregister)</i></td></tr>
<tr><th id="1565">1565</th><td><i>    // is equal to the input.</i></td></tr>
<tr><th id="1566">1566</th><td><i>    // Only do double registers for now.</i></td></tr>
<tr><th id="1567">1567</th><td>    <b>if</b> (<a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a>*<var>2</var> != <a class="local col7 ref" href="#397RW" title='RW' data-ref="397RW">RW</a>)</td></tr>
<tr><th id="1568">1568</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1569">1569</th><td>    <b>if</b> (MRI.getRegClass(R) != &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="1570">1570</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>    <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col1 ref" href="#391InpRC" title='InpRC' data-ref="391InpRC">InpRC</a>, <a class="local col3 ref" href="#393B" title='B' data-ref="393B">B</a>, <a class="local col6 ref" href="#396RC" title='RC' data-ref="396RC">RC</a>, <var>0</var>, <a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a>))</td></tr>
<tr><th id="1573">1573</th><td>      Out.Sub = Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>;</td></tr>
<tr><th id="1574">1574</th><td>    <b>else</b> <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col1 ref" href="#391InpRC" title='InpRC' data-ref="391InpRC">InpRC</a>, <a class="local col3 ref" href="#393B" title='B' data-ref="393B">B</a>, <a class="local col6 ref" href="#396RC" title='RC' data-ref="396RC">RC</a>, <a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a>, <a class="local col4 ref" href="#394W" title='W' data-ref="394W">W</a>))</td></tr>
<tr><th id="1575">1575</th><td>      Out.Sub = Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="1576">1576</th><td>    <b>else</b></td></tr>
<tr><th id="1577">1577</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1578">1578</th><td>    <a class="local col9 ref" href="#389Out" title='Out' data-ref="389Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> = <a class="local col5 ref" href="#395R" title='R' data-ref="395R">R</a>;</td></tr>
<tr><th id="1579">1579</th><td>    <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</a>(<a class="local col9 ref" href="#389Out" title='Out' data-ref="389Out">Out</a>, <a class="local col8 ref" href="#388Inp" title='Inp' data-ref="388Inp">Inp</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>))</td></tr>
<tr><th id="1580">1580</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1581">1581</th><td>  }</td></tr>
<tr><th id="1582">1582</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1583">1583</th><td>}</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::CopyGeneration" title='(anonymous namespace)::CopyGeneration' data-ref="(anonymousnamespace)::CopyGeneration">CopyGeneration</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::processBlock' data-type='bool (anonymous namespace)::CopyGeneration::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="398B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="398B">B</dfn>,</td></tr>
<tr><th id="1586">1586</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col9 decl" id="399AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="399AVs">AVs</dfn>) {</td></tr>
<tr><th id="1587">1587</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(&amp;<a class="local col8 ref" href="#398B" title='B' data-ref="398B">B</a>))</td></tr>
<tr><th id="1588">1588</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1589">1589</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <dfn class="local col0 decl" id="400AVB" title='AVB' data-type='(anonymous namespace)::RegisterSet' data-ref="400AVB">AVB</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_">(</a><a class="local col9 ref" href="#399AVs" title='AVs' data-ref="399AVs">AVs</a>);</td></tr>
<tr><th id="1590">1590</th><td>  <em>bool</em> <dfn class="local col1 decl" id="401Changed" title='Changed' data-type='bool' data-ref="401Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1591">1591</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col2 decl" id="402Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="402Defs">Defs</dfn>;</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="403I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="403I">I</dfn> = <a class="local col8 ref" href="#398B" title='B' data-ref="398B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="404E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="404E">E</dfn> = <a class="local col8 ref" href="#398B" title='B' data-ref="398B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <dfn class="local col5 decl" id="405NextI" title='NextI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="405NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>; <a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#404E" title='E' data-ref="404E">E</a>;</td></tr>
<tr><th id="1594">1594</th><td>       <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>, <a class="local col0 ref" href="#400AVB" title='AVB' data-ref="400AVB">AVB</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col2 ref" href="#402Defs" title='Defs' data-ref="402Defs">Defs</a>)) {</td></tr>
<tr><th id="1595">1595</th><td>    <a class="local col5 ref" href="#405NextI" title='NextI' data-ref="405NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>);</td></tr>
<tr><th id="1596">1596</th><td>    <a class="local col2 ref" href="#402Defs" title='Defs' data-ref="402Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1597">1597</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>, <span class='refarg'><a class="local col2 ref" href="#402Defs" title='Defs' data-ref="402Defs">Defs</a></span>);</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="406Opc" title='Opc' data-type='unsigned int' data-ref="406Opc">Opc</dfn> = <a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1600">1600</th><td>    <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb" title='(anonymous namespace)::CopyPropagation::isCopyReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb">isCopyReg</a>(<a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc">Opc</a>, <b>false</b>) ||</td></tr>
<tr><th id="1601">1601</th><td>        <a class="tu type" href="#(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE" title='(anonymous namespace)::ConstGeneration::isTfrConst' data-use='c' data-ref="_ZN12_GLOBAL__N_115ConstGeneration10isTfrConstERKN4llvm12MachineInstrE">isTfrConst</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>))</td></tr>
<tr><th id="1602">1602</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="407DL" title='DL' data-type='llvm::DebugLoc' data-ref="407DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1605">1605</th><td>    <em>auto</em> <dfn class="local col8 decl" id="408At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="408At">At</dfn> = <a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col8 ref" href="#398B" title='B' data-ref="398B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>() : <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#403I" title='I' data-ref="403I">I</a>;</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="409R" title='R' data-type='unsigned int' data-ref="409R">R</dfn> = <a class="local col2 ref" href="#402Defs" title='Defs' data-ref="402Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>; <a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a> = <a class="local col2 ref" href="#402Defs" title='Defs' data-ref="402Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>)) {</td></tr>
<tr><th id="1608">1608</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col0 decl" id="410MR" title='MR' data-type='BitTracker::RegisterRef' data-ref="410MR">MR</dfn>;</td></tr>
<tr><th id="1609">1609</th><td>      <em>auto</em> *<dfn class="local col1 decl" id="411FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="411FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::findMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">findMatch</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <span class='refarg'><a class="local col0 ref" href="#410MR" title='MR' data-ref="410MR">MR</a></span>, <a class="local col0 ref" href="#400AVB" title='AVB' data-ref="400AVB">AVB</a>)) {</td></tr>
<tr><th id="1612">1612</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="412NewR" title='NewR' data-type='unsigned int' data-ref="412NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#411FRC" title='FRC' data-ref="411FRC">FRC</a>);</td></tr>
<tr><th id="1613">1613</th><td>        BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), NewR)</td></tr>
<tr><th id="1614">1614</th><td>          .addReg(MR.Reg, <var>0</var>, MR.Sub);</td></tr>
<tr><th id="1615">1615</th><td>        <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col2 ref" href="#412NewR" title='NewR' data-ref="412NewR">NewR</a>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3getENS0_11RegisterRefE" title='llvm::BitTracker::get' data-ref="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE">get</a>(<a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col0 ref" href="#410MR" title='MR' data-ref="410MR">MR</a>));</td></tr>
<tr><th id="1616">1616</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <a class="local col2 ref" href="#412NewR" title='NewR' data-ref="412NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1617">1617</th><td>        <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::Forbidden" title='(anonymous namespace)::CopyGeneration::Forbidden' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::Forbidden">Forbidden</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>);</td></tr>
<tr><th id="1618">1618</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1619">1619</th><td>      }</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>      <b>if</b> (FRC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span> ||</td></tr>
<tr><th id="1622">1622</th><td>          FRC == &amp;Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>) {</td></tr>
<tr><th id="1623">1623</th><td>        <i>// Try to generate REG_SEQUENCE.</i></td></tr>
<tr><th id="1624">1624</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="413SubLo" title='SubLo' data-type='unsigned int' data-ref="413SubLo">SubLo</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::HRI" title='(anonymous namespace)::CopyGeneration::HRI' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col1 ref" href="#411FRC" title='FRC' data-ref="411FRC">FRC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>);</td></tr>
<tr><th id="1625">1625</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="414SubHi" title='SubHi' data-type='unsigned int' data-ref="414SubHi">SubHi</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::HRI" title='(anonymous namespace)::CopyGeneration::HRI' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col1 ref" href="#411FRC" title='FRC' data-ref="411FRC">FRC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>);</td></tr>
<tr><th id="1626">1626</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="415TL" title='TL' data-type='BitTracker::RegisterRef' data-ref="415TL">TL</dfn> = <a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">{</a> <a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <a class="local col3 ref" href="#413SubLo" title='SubLo' data-ref="413SubLo">SubLo</a> };</td></tr>
<tr><th id="1627">1627</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="416TH" title='TH' data-type='BitTracker::RegisterRef' data-ref="416TH">TH</dfn> = <a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">{</a> <a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <a class="local col4 ref" href="#414SubHi" title='SubHi' data-ref="414SubHi">SubHi</a> };</td></tr>
<tr><th id="1628">1628</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col7 decl" id="417ML" title='ML' data-type='BitTracker::RegisterRef' data-ref="417ML">ML</dfn>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col8 decl" id="418MH" title='MH' data-type='BitTracker::RegisterRef' data-ref="418MH">MH</dfn>;</td></tr>
<tr><th id="1629">1629</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::findMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">findMatch</a>(<a class="local col5 ref" href="#415TL" title='TL' data-ref="415TL">TL</a>, <span class='refarg'><a class="local col7 ref" href="#417ML" title='ML' data-ref="417ML">ML</a></span>, <a class="local col0 ref" href="#400AVB" title='AVB' data-ref="400AVB">AVB</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE" title='(anonymous namespace)::CopyGeneration::findMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_114CopyGeneration9findMatchERKN4llvm10BitTracker11RegisterRefERS3_RKNS_11RegisterSetE">findMatch</a>(<a class="local col6 ref" href="#416TH" title='TH' data-ref="416TH">TH</a>, <span class='refarg'><a class="local col8 ref" href="#418MH" title='MH' data-ref="418MH">MH</a></span>, <a class="local col0 ref" href="#400AVB" title='AVB' data-ref="400AVB">AVB</a>)) {</td></tr>
<tr><th id="1630">1630</th><td>          <em>auto</em> *<dfn class="local col9 decl" id="419FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="419FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1631">1631</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="420NewR" title='NewR' data-type='unsigned int' data-ref="420NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#419FRC" title='FRC' data-ref="419FRC">FRC</a>);</td></tr>
<tr><th id="1632">1632</th><td>          BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::REG_SEQUENCE), NewR)</td></tr>
<tr><th id="1633">1633</th><td>            .addReg(ML.Reg, <var>0</var>, ML.Sub)</td></tr>
<tr><th id="1634">1634</th><td>            .addImm(SubLo)</td></tr>
<tr><th id="1635">1635</th><td>            .addReg(MH.Reg, <var>0</var>, MH.Sub)</td></tr>
<tr><th id="1636">1636</th><td>            .addImm(SubHi);</td></tr>
<tr><th id="1637">1637</th><td>          <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col0 ref" href="#420NewR" title='NewR' data-ref="420NewR">NewR</a>), <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::BT" title='(anonymous namespace)::CopyGeneration::BT' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3getENS0_11RegisterRefE" title='llvm::BitTracker::get' data-ref="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE">get</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>));</td></tr>
<tr><th id="1638">1638</th><td>          <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>, <a class="local col0 ref" href="#420NewR" title='NewR' data-ref="420NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyGeneration::MRI" title='(anonymous namespace)::CopyGeneration::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyGeneration::MRI">MRI</a></span>);</td></tr>
<tr><th id="1639">1639</th><td>          <a class="tu member" href="#(anonymousnamespace)::CopyGeneration::Forbidden" title='(anonymous namespace)::CopyGeneration::Forbidden' data-use='m' data-ref="(anonymousnamespace)::CopyGeneration::Forbidden">Forbidden</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col9 ref" href="#409R" title='R' data-ref="409R">R</a>);</td></tr>
<tr><th id="1640">1640</th><td>        }</td></tr>
<tr><th id="1641">1641</th><td>      }</td></tr>
<tr><th id="1642">1642</th><td>    }</td></tr>
<tr><th id="1643">1643</th><td>  }</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <b>return</b> <a class="local col1 ref" href="#401Changed" title='Changed' data-ref="401Changed">Changed</a>;</td></tr>
<tr><th id="1646">1646</th><td>}</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb" title='(anonymous namespace)::CopyPropagation::isCopyReg' data-type='static bool (anonymous namespace)::CopyPropagation::isCopyReg(unsigned int Opc, bool NoConv)' data-ref="_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb">isCopyReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="421Opc" title='Opc' data-type='unsigned int' data-ref="421Opc">Opc</dfn>, <em>bool</em> <dfn class="local col2 decl" id="422NoConv" title='NoConv' data-type='bool' data-ref="422NoConv">NoConv</dfn>) {</td></tr>
<tr><th id="1649">1649</th><td>  <b>switch</b> (<a class="local col1 ref" href="#421Opc" title='Opc' data-ref="421Opc">Opc</a>) {</td></tr>
<tr><th id="1650">1650</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1651">1651</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="1652">1652</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="1653">1653</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="1654">1654</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1655">1655</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="1656">1656</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrp</span>:</td></tr>
<tr><th id="1657">1657</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="1658">1658</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vcombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcombine</span>:</td></tr>
<tr><th id="1659">1659</th><td>      <b>return</b> NoConv;</td></tr>
<tr><th id="1660">1660</th><td>    <b>default</b>:</td></tr>
<tr><th id="1661">1661</th><td>      <b>break</b>;</td></tr>
<tr><th id="1662">1662</th><td>  }</td></tr>
<tr><th id="1663">1663</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1664">1664</th><td>}</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::CopyPropagation::propagateRegCopy' data-type='bool (anonymous namespace)::CopyPropagation::propagateRegCopy(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE">propagateRegCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="423MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="423MI">MI</dfn>) {</td></tr>
<tr><th id="1667">1667</th><td>  <em>bool</em> <dfn class="local col4 decl" id="424Changed" title='Changed' data-type='bool' data-ref="424Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1668">1668</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="425Opc" title='Opc' data-type='unsigned int' data-ref="425Opc">Opc</dfn> = <a class="local col3 ref" href="#423MI" title='MI' data-ref="423MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1669">1669</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="426RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="426RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col3 ref" href="#423MI" title='MI' data-ref="423MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1670">1670</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).getSubReg() == 0) ? void (0) : __assert_fail (&quot;MI.getOperand(0).getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1670, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#423MI" title='MI' data-ref="423MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>);</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td>  <b>switch</b> (<a class="local col5 ref" href="#425Opc" title='Opc' data-ref="425Opc">Opc</a>) {</td></tr>
<tr><th id="1673">1673</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1674">1674</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="1675">1675</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrp</span>: {</td></tr>
<tr><th id="1676">1676</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="427RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="427RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col3 ref" href="#423MI" title='MI' data-ref="423MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1677">1677</th><td>      <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::isTransparentCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17isTransparentCopyERKN4llvm10BitTracker11RegisterRefES5_RNS1_19MachineRegisterInfoE">isTransparentCopy</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>, <a class="local col7 ref" href="#427RS" title='RS' data-ref="427RS">RS</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a></span>))</td></tr>
<tr><th id="1678">1678</th><td>        <b>break</b>;</td></tr>
<tr><th id="1679">1679</th><td>      <b>if</b> (<a class="local col7 ref" href="#427RS" title='RS' data-ref="427RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> != <var>0</var>)</td></tr>
<tr><th id="1680">1680</th><td>        <a class="local col4 ref" href="#424Changed" title='Changed' data-ref="424Changed">Changed</a> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceRegWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceRegWithSubEjjjRN4llvm19MachineRegisterInfoE">replaceRegWithSub</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col7 ref" href="#427RS" title='RS' data-ref="427RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col7 ref" href="#427RS" title='RS' data-ref="427RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a></span>);</td></tr>
<tr><th id="1681">1681</th><td>      <b>else</b></td></tr>
<tr><th id="1682">1682</th><td>        <a class="local col4 ref" href="#424Changed" title='Changed' data-ref="424Changed">Changed</a> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col7 ref" href="#427RS" title='RS' data-ref="427RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a></span>);</td></tr>
<tr><th id="1683">1683</th><td>      <b>break</b>;</td></tr>
<tr><th id="1684">1684</th><td>    }</td></tr>
<tr><th id="1685">1685</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="1686">1686</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col8 decl" id="428SL" title='SL' data-type='BitTracker::RegisterRef' data-ref="428SL">SL</dfn>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col9 decl" id="429SH" title='SH' data-type='BitTracker::RegisterRef' data-ref="429SH">SH</dfn>;</td></tr>
<tr><th id="1687">1687</th><td>      <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::parseRegSequence' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify16parseRegSequenceERKN4llvm12MachineInstrERNS1_10BitTracker11RegisterRefES7_RKNS1_19MachineRegisterInfoE">parseRegSequence</a>(<a class="local col3 ref" href="#423MI" title='MI' data-ref="423MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#428SL" title='SL' data-ref="428SL">SL</a></span>, <span class='refarg'><a class="local col9 ref" href="#429SH" title='SH' data-ref="429SH">SH</a></span>, <a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='r' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a>)) {</td></tr>
<tr><th id="1688">1688</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="430RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="430RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='m' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1689">1689</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="431SubLo" title='SubLo' data-type='unsigned int' data-ref="431SubLo">SubLo</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyPropagation::HRI" title='(anonymous namespace)::CopyPropagation::HRI' data-use='m' data-ref="(anonymousnamespace)::CopyPropagation::HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#430RC" title='RC' data-ref="430RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>);</td></tr>
<tr><th id="1690">1690</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="432SubHi" title='SubHi' data-type='unsigned int' data-ref="432SubHi">SubHi</dfn> = <a class="tu member" href="#(anonymousnamespace)::CopyPropagation::HRI" title='(anonymous namespace)::CopyPropagation::HRI' data-use='m' data-ref="(anonymousnamespace)::CopyPropagation::HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#430RC" title='RC' data-ref="430RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>);</td></tr>
<tr><th id="1691">1691</th><td>        <a class="local col4 ref" href="#424Changed" title='Changed' data-ref="424Changed">Changed</a>  = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#431SubLo" title='SubLo' data-ref="431SubLo">SubLo</a>, <a class="local col8 ref" href="#428SL" title='SL' data-ref="428SL">SL</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col8 ref" href="#428SL" title='SL' data-ref="428SL">SL</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a></span>);</td></tr>
<tr><th id="1692">1692</th><td>        <a class="local col4 ref" href="#424Changed" title='Changed' data-ref="424Changed">Changed</a> |= <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col6 ref" href="#426RD" title='RD' data-ref="426RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#432SubHi" title='SubHi' data-ref="432SubHi">SubHi</a>, <a class="local col9 ref" href="#429SH" title='SH' data-ref="429SH">SH</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col9 ref" href="#429SH" title='SH' data-ref="429SH">SH</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::CopyPropagation::MRI" title='(anonymous namespace)::CopyPropagation::MRI' data-use='a' data-ref="(anonymousnamespace)::CopyPropagation::MRI">MRI</a></span>);</td></tr>
<tr><th id="1693">1693</th><td>      }</td></tr>
<tr><th id="1694">1694</th><td>      <b>break</b>;</td></tr>
<tr><th id="1695">1695</th><td>    }</td></tr>
<tr><th id="1696">1696</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="1697">1697</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vcombine&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vcombine</span>: {</td></tr>
<tr><th id="1698">1698</th><td>      <em>const</em> TargetRegisterClass &amp;RC = *MRI.getRegClass(RD.Reg);</td></tr>
<tr><th id="1699">1699</th><td>      <em>unsigned</em> SubLo = HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_lo);</td></tr>
<tr><th id="1700">1700</th><td>      <em>unsigned</em> SubHi = HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_hi);</td></tr>
<tr><th id="1701">1701</th><td>      BitTracker::RegisterRef RH = MI.getOperand(<var>1</var>), RL = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="1702">1702</th><td>      Changed  = HBS::replaceSubWithSub(RD.Reg, SubLo, RL.Reg, RL.Sub, MRI);</td></tr>
<tr><th id="1703">1703</th><td>      Changed |= HBS::replaceSubWithSub(RD.Reg, SubHi, RH.Reg, RH.Sub, MRI);</td></tr>
<tr><th id="1704">1704</th><td>      <b>break</b>;</td></tr>
<tr><th id="1705">1705</th><td>    }</td></tr>
<tr><th id="1706">1706</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="1707">1707</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>: {</td></tr>
<tr><th id="1708">1708</th><td>      <em>unsigned</em> SrcX = (Opc == Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="1709">1709</th><td>      <em>unsigned</em> Sub = (Opc == Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>) ? Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span></td></tr>
<tr><th id="1710">1710</th><td>                                                    : Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="1711">1711</th><td>      BitTracker::RegisterRef RS = MI.getOperand(SrcX);</td></tr>
<tr><th id="1712">1712</th><td>      Changed = HBS::replaceSubWithSub(RD.Reg, Sub, RS.Reg, RS.Sub, MRI);</td></tr>
<tr><th id="1713">1713</th><td>      <b>break</b>;</td></tr>
<tr><th id="1714">1714</th><td>    }</td></tr>
<tr><th id="1715">1715</th><td>  }</td></tr>
<tr><th id="1716">1716</th><td>  <b>return</b> <a class="local col4 ref" href="#424Changed" title='Changed' data-ref="424Changed">Changed</a>;</td></tr>
<tr><th id="1717">1717</th><td>}</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115CopyPropagation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::CopyPropagation::processBlock' data-type='bool (anonymous namespace)::CopyPropagation::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; )' data-ref="_ZN12_GLOBAL__N_115CopyPropagation12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="433B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="433B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;) {</td></tr>
<tr><th id="1720">1720</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="434Instrs" title='Instrs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="434Instrs">Instrs</dfn>;</td></tr>
<tr><th id="1721">1721</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="435I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="435I">I</dfn> = <a class="local col3 ref" href="#433B" title='B' data-ref="433B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col6 decl" id="436E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="436E">E</dfn> = <a class="local col3 ref" href="#433B" title='B' data-ref="433B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col5 ref" href="#435I" title='I' data-ref="435I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#436E" title='E' data-ref="436E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#435I" title='I' data-ref="435I">I</a>)</td></tr>
<tr><th id="1722">1722</th><td>    <a class="local col4 ref" href="#434Instrs" title='Instrs' data-ref="434Instrs">Instrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#435I" title='I' data-ref="435I">I</a>);</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>  <em>bool</em> <dfn class="local col7 decl" id="437Changed" title='Changed' data-type='bool' data-ref="437Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1725">1725</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="438I" title='I' data-type='llvm::MachineInstr *' data-ref="438I">I</dfn> : <a class="local col4 ref" href="#434Instrs" title='Instrs' data-ref="434Instrs">Instrs</a>) {</td></tr>
<tr><th id="1726">1726</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="439Opc" title='Opc' data-type='unsigned int' data-ref="439Opc">Opc</dfn> = <a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1727">1727</th><td>    <b>if</b> (!<a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a>::<a class="tu member" href="#_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb" title='(anonymous namespace)::CopyPropagation::isCopyReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115CopyPropagation9isCopyRegEjb">isCopyReg</a>(<a class="local col9 ref" href="#439Opc" title='Opc' data-ref="439Opc">Opc</a>, <b>true</b>))</td></tr>
<tr><th id="1728">1728</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1729">1729</th><td>    <a class="local col7 ref" href="#437Changed" title='Changed' data-ref="437Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::CopyPropagation::propagateRegCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_115CopyPropagation16propagateRegCopyERN4llvm12MachineInstrE">propagateRegCopy</a>(<span class='refarg'>*<a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a></span>);</td></tr>
<tr><th id="1730">1730</th><td>  }</td></tr>
<tr><th id="1731">1731</th><td></td></tr>
<tr><th id="1732">1732</th><td>  <b>return</b> <a class="local col7 ref" href="#437Changed" title='Changed' data-ref="437Changed">Changed</a>;</td></tr>
<tr><th id="1733">1733</th><td>}</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td><b>namespace</b> {</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td><i  data-doc="(anonymousnamespace)::BitSimplification">// Recognize patterns that can be simplified and replace them with the</i></td></tr>
<tr><th id="1738">1738</th><td><i  data-doc="(anonymousnamespace)::BitSimplification">// simpler forms.</i></td></tr>
<tr><th id="1739">1739</th><td><i  data-doc="(anonymousnamespace)::BitSimplification">// This is by no means complete</i></td></tr>
<tr><th id="1740">1740</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a> {</td></tr>
<tr><th id="1741">1741</th><td>  <b>public</b>:</td></tr>
<tr><th id="1742">1742</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplificationC1ERN4llvm10BitTrackerERKNS1_20MachineDominatorTreeERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19Ma16403370" title='(anonymous namespace)::BitSimplification::BitSimplification' data-type='void (anonymous namespace)::BitSimplification::BitSimplification(llvm::BitTracker &amp; bt, const llvm::MachineDominatorTree &amp; mdt, const llvm::HexagonInstrInfo &amp; hii, const llvm::HexagonRegisterInfo &amp; hri, llvm::MachineRegisterInfo &amp; mri, llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_117BitSimplificationC1ERN4llvm10BitTrackerERKNS1_20MachineDominatorTreeERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19Ma16403370">BitSimplification</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="local col0 decl" id="440bt" title='bt' data-type='llvm::BitTracker &amp;' data-ref="440bt">bt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col1 decl" id="441mdt" title='mdt' data-type='const llvm::MachineDominatorTree &amp;' data-ref="441mdt">mdt</dfn>,</td></tr>
<tr><th id="1743">1743</th><td>        <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col2 decl" id="442hii" title='hii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="442hii">hii</dfn>, <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col3 decl" id="443hri" title='hri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="443hri">hri</dfn>,</td></tr>
<tr><th id="1744">1744</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="444mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="444mri">mri</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="445mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="445mf">mf</dfn>)</td></tr>
<tr><th id="1745">1745</th><td>      : <a class="tu type" href="#(anonymousnamespace)::Transformation" title='(anonymous namespace)::Transformation' data-ref="(anonymousnamespace)::Transformation">Transformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114TransformationC1Eb" title='(anonymous namespace)::Transformation::Transformation' data-use='c' data-ref="_ZN12_GLOBAL__N_114TransformationC1Eb">(</a><b>true</b>), <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MDT" title='(anonymous namespace)::BitSimplification::MDT' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::MDT">MDT</a>(<a class="local col1 ref" href="#441mdt" title='mdt' data-ref="441mdt">mdt</a>), <a class="tu member" href="#(anonymousnamespace)::BitSimplification::HII" title='(anonymous namespace)::BitSimplification::HII' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::HII">HII</a>(<a class="local col2 ref" href="#442hii" title='hii' data-ref="442hii">hii</a>), <a class="tu member" href="#(anonymousnamespace)::BitSimplification::HRI" title='(anonymous namespace)::BitSimplification::HRI' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::HRI">HRI</a>(<a class="local col3 ref" href="#443hri" title='hri' data-ref="443hri">hri</a>), <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>(<a class="local col4 ref" href="#444mri" title='mri' data-ref="444mri">mri</a>),</td></tr>
<tr><th id="1746">1746</th><td>        <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MF" title='(anonymous namespace)::BitSimplification::MF' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::MF">MF</a>(<a class="local col5 ref" href="#445mf" title='mf' data-ref="445mf">mf</a>), <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>(<a class="local col0 ref" href="#440bt" title='bt' data-ref="440bt">bt</a>) {}</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::processBlock' data-type='bool (anonymous namespace)::BitSimplification::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="446B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="446B">B</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col7 decl" id="447AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="447AVs">AVs</dfn>) override;</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td>  <b>private</b>:</td></tr>
<tr><th id="1751">1751</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</dfn> : <b>public</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> {</td></tr>
<tr><th id="1752">1752</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-type='bool' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</dfn>;  <i  data-doc="(anonymousnamespace)::BitSimplification::RegHalf::Low">// Low/High halfword.</i></td></tr>
<tr><th id="1753">1753</th><td>    };</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-type='bool (anonymous namespace)::BitSimplification::matchHalf(unsigned int SelfR, const BitTracker::RegisterCell &amp; RC, unsigned int B, (anonymous namespace)::BitSimplification::RegHalf &amp; RH)' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<em>unsigned</em> <dfn class="local col8 decl" id="448SelfR" title='SelfR' data-type='unsigned int' data-ref="448SelfR">SelfR</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="449RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="449RC">RC</dfn>,</td></tr>
<tr><th id="1756">1756</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="450B" title='B' data-type='unsigned int' data-ref="450B">B</dfn>, <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> &amp;<dfn class="local col1 decl" id="451RH" title='RH' data-type='(anonymous namespace)::BitSimplification::RegHalf &amp;' data-ref="451RH">RH</dfn>);</td></tr>
<tr><th id="1757">1757</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-type='bool (anonymous namespace)::BitSimplification::validateReg(BitTracker::RegisterRef R, unsigned int Opc, unsigned int OpNum)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="452R" title='R' data-type='BitTracker::RegisterRef' data-ref="452R">R</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="453Opc" title='Opc' data-type='unsigned int' data-ref="453Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="454OpNum" title='OpNum' data-type='unsigned int' data-ref="454OpNum">OpNum</dfn>);</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_" title='(anonymous namespace)::BitSimplification::matchPackhl' data-type='bool (anonymous namespace)::BitSimplification::matchPackhl(unsigned int SelfR, const BitTracker::RegisterCell &amp; RC, BitTracker::RegisterRef &amp; Rs, BitTracker::RegisterRef &amp; Rt)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_">matchPackhl</a>(<em>unsigned</em> <dfn class="local col5 decl" id="455SelfR" title='SelfR' data-type='unsigned int' data-ref="455SelfR">SelfR</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="456RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="456RC">RC</dfn>,</td></tr>
<tr><th id="1760">1760</th><td>          <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col7 decl" id="457Rs" title='Rs' data-type='BitTracker::RegisterRef &amp;' data-ref="457Rs">Rs</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="458Rt" title='Rt' data-type='BitTracker::RegisterRef &amp;' data-ref="458Rt">Rt</dfn>);</td></tr>
<tr><th id="1761">1761</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb" title='(anonymous namespace)::BitSimplification::getCombineOpcode' data-type='unsigned int (anonymous namespace)::BitSimplification::getCombineOpcode(bool HLow, bool LLow)' data-ref="_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb">getCombineOpcode</a>(<em>bool</em> <dfn class="local col9 decl" id="459HLow" title='HLow' data-type='bool' data-ref="459HLow">HLow</dfn>, <em>bool</em> <dfn class="local col0 decl" id="460LLow" title='LLow' data-type='bool' data-ref="460LLow">LLow</dfn>);</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreUpperHalf' data-type='bool (anonymous namespace)::BitSimplification::genStoreUpperHalf(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">genStoreUpperHalf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="461MI" title='MI' data-type='llvm::MachineInstr *' data-ref="461MI">MI</dfn>);</td></tr>
<tr><th id="1764">1764</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreImmediate' data-type='bool (anonymous namespace)::BitSimplification::genStoreImmediate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE">genStoreImmediate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="462MI" title='MI' data-type='llvm::MachineInstr *' data-ref="462MI">MI</dfn>);</td></tr>
<tr><th id="1765">1765</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genPackhl' data-type='bool (anonymous namespace)::BitSimplification::genPackhl(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genPackhl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="463MI" title='MI' data-type='llvm::MachineInstr *' data-ref="463MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="464RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="464RD">RD</dfn>,</td></tr>
<tr><th id="1766">1766</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="465RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="465RC">RC</dfn>);</td></tr>
<tr><th id="1767">1767</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractHalf' data-type='bool (anonymous namespace)::BitSimplification::genExtractHalf(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractHalf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="466MI" title='MI' data-type='llvm::MachineInstr *' data-ref="466MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="467RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="467RD">RD</dfn>,</td></tr>
<tr><th id="1768">1768</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="468RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="468RC">RC</dfn>);</td></tr>
<tr><th id="1769">1769</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genCombineHalf' data-type='bool (anonymous namespace)::BitSimplification::genCombineHalf(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genCombineHalf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="469MI" title='MI' data-type='llvm::MachineInstr *' data-ref="469MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="470RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="470RD">RD</dfn>,</td></tr>
<tr><th id="1770">1770</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="471RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="471RC">RC</dfn>);</td></tr>
<tr><th id="1771">1771</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractLow' data-type='bool (anonymous namespace)::BitSimplification::genExtractLow(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractLow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="472MI" title='MI' data-type='llvm::MachineInstr *' data-ref="472MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="473RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="473RD">RD</dfn>,</td></tr>
<tr><th id="1772">1772</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="474RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="474RC">RC</dfn>);</td></tr>
<tr><th id="1773">1773</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::genBitSplit' data-type='bool (anonymous namespace)::BitSimplification::genBitSplit(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">genBitSplit</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="475MI" title='MI' data-type='llvm::MachineInstr *' data-ref="475MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="476RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="476RD">RD</dfn>,</td></tr>
<tr><th id="1774">1774</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="477RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="477RC">RC</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col8 decl" id="478AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="478AVs">AVs</dfn>);</td></tr>
<tr><th id="1775">1775</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::simplifyTstbit' data-type='bool (anonymous namespace)::BitSimplification::simplifyTstbit(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">simplifyTstbit</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="479MI" title='MI' data-type='llvm::MachineInstr *' data-ref="479MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="480RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="480RD">RD</dfn>,</td></tr>
<tr><th id="1776">1776</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="481RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="481RC">RC</dfn>);</td></tr>
<tr><th id="1777">1777</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::simplifyExtractLow' data-type='bool (anonymous namespace)::BitSimplification::simplifyExtractLow(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">simplifyExtractLow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="482MI" title='MI' data-type='llvm::MachineInstr *' data-ref="482MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="483RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="483RD">RD</dfn>,</td></tr>
<tr><th id="1778">1778</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="484RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="484RC">RC</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col5 decl" id="485AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="485AVs">AVs</dfn>);</td></tr>
<tr><th id="1779">1779</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE" title='(anonymous namespace)::BitSimplification::simplifyRCmp0' data-type='bool (anonymous namespace)::BitSimplification::simplifyRCmp0(llvm::MachineInstr * MI, BitTracker::RegisterRef RD)' data-ref="_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE">simplifyRCmp0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="486MI" title='MI' data-type='llvm::MachineInstr *' data-ref="486MI">MI</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="487RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="487RD">RD</dfn>);</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>    <i  data-doc="(anonymousnamespace)::BitSimplification::NewMIs">// Cache of created instructions to avoid creating duplicates.</i></td></tr>
<tr><th id="1782">1782</th><td><i  data-doc="(anonymousnamespace)::BitSimplification::NewMIs">    // XXX Currently only used by genBitSplit.</i></td></tr>
<tr><th id="1783">1783</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::NewMIs" title='(anonymous namespace)::BitSimplification::NewMIs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::BitSimplification::NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::MDT" title='(anonymous namespace)::BitSimplification::MDT' data-type='const llvm::MachineDominatorTree &amp;' data-ref="(anonymousnamespace)::BitSimplification::MDT">MDT</dfn>;</td></tr>
<tr><th id="1786">1786</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::HII" title='(anonymous namespace)::BitSimplification::HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="(anonymousnamespace)::BitSimplification::HII">HII</dfn>;</td></tr>
<tr><th id="1787">1787</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::HRI" title='(anonymous namespace)::BitSimplification::HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="(anonymousnamespace)::BitSimplification::HRI">HRI</dfn>;</td></tr>
<tr><th id="1788">1788</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</dfn>;</td></tr>
<tr><th id="1789">1789</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::MF" title='(anonymous namespace)::BitSimplification::MF' data-type='llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::BitSimplification::MF">MF</dfn>;</td></tr>
<tr><th id="1790">1790</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-type='llvm::BitTracker &amp;' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</dfn>;</td></tr>
<tr><th id="1791">1791</th><td>  };</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">// Check if the bits [B..B+16) in register cell RC form a valid halfword,</i></td></tr>
<tr><th id="1796">1796</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">// i.e. [0..16), [16..32), etc. of some register. If so, return true and</i></td></tr>
<tr><th id="1797">1797</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">// set the information about the found register in RH.</i></td></tr>
<tr><th id="1798">1798</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-type='bool (anonymous namespace)::BitSimplification::matchHalf(unsigned int SelfR, const BitTracker::RegisterCell &amp; RC, unsigned int B, (anonymous namespace)::BitSimplification::RegHalf &amp; RH)' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="488SelfR" title='SelfR' data-type='unsigned int' data-ref="488SelfR">SelfR</dfn>,</td></tr>
<tr><th id="1799">1799</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="489RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="489RC">RC</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="490B" title='B' data-type='unsigned int' data-ref="490B">B</dfn>, <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> &amp;<dfn class="local col1 decl" id="491RH" title='RH' data-type='(anonymous namespace)::BitSimplification::RegHalf &amp;' data-ref="491RH">RH</dfn>) {</td></tr>
<tr><th id="1800">1800</th><td>  <i>// XXX This could be searching in the set of available registers, in case</i></td></tr>
<tr><th id="1801">1801</th><td><i>  // the match is not exact.</i></td></tr>
<tr><th id="1802">1802</th><td><i></i></td></tr>
<tr><th id="1803">1803</th><td><i>  // Match 16-bit chunks, where the RC[B..B+15] references exactly one</i></td></tr>
<tr><th id="1804">1804</th><td><i>  // register and all the bits B..B+15 match between RC and the register.</i></td></tr>
<tr><th id="1805">1805</th><td><i>  // This is meant to match "v1[0-15]", where v1 = { [0]:0 [1-15]:v1... },</i></td></tr>
<tr><th id="1806">1806</th><td><i>  // and RC = { [0]:0 [1-15]:v1[1-15]... }.</i></td></tr>
<tr><th id="1807">1807</th><td>  <em>bool</em> <dfn class="local col2 decl" id="492Low" title='Low' data-type='bool' data-ref="492Low">Low</dfn> = <b>false</b>;</td></tr>
<tr><th id="1808">1808</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="493I" title='I' data-type='unsigned int' data-ref="493I">I</dfn> = <a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>;</td></tr>
<tr><th id="1809">1809</th><td>  <b>while</b> (<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a> &lt; <a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>+<var>16</var> &amp;&amp; <a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>())</td></tr>
<tr><th id="1810">1810</th><td>    <a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>++;</td></tr>
<tr><th id="1811">1811</th><td>  <b>if</b> (<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a> == <a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>+<var>16</var>)</td></tr>
<tr><th id="1812">1812</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="494Reg" title='Reg' data-type='unsigned int' data-ref="494Reg">Reg</dfn> = <a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>;</td></tr>
<tr><th id="1815">1815</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="495P" title='P' data-type='unsigned int' data-ref="495P">P</dfn> = <a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;    <i>// The RefI.Pos will be advanced by I-B.</i></td></tr>
<tr><th id="1816">1816</th><td>  <b>if</b> (<a class="local col5 ref" href="#495P" title='P' data-ref="495P">P</a> &lt; <a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>-<a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>)</td></tr>
<tr><th id="1817">1817</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1818">1818</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="496Pos" title='Pos' data-type='unsigned int' data-ref="496Pos">Pos</dfn> = <a class="local col5 ref" href="#495P" title='P' data-ref="495P">P</a> - (<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>-<a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>);</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <b>if</b> (<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a> == <var>0</var> || <a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a> == <a class="local col8 ref" href="#488SelfR" title='SelfR' data-ref="488SelfR">SelfR</a>)    <i>// Don't match "self".</i></td></tr>
<tr><th id="1821">1821</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>))</td></tr>
<tr><th id="1823">1823</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1824">1824</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>))</td></tr>
<tr><th id="1825">1825</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="497SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="497SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>);</td></tr>
<tr><th id="1828">1828</th><td>  <b>if</b> (<a class="local col6 ref" href="#496Pos" title='Pos' data-ref="496Pos">Pos</a>+<var>16</var> &gt; <a class="local col7 ref" href="#497SC" title='SC' data-ref="497SC">SC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>())</td></tr>
<tr><th id="1829">1829</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="498i" title='i' data-type='unsigned int' data-ref="498i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a> &lt; <var>16</var>; ++<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>) {</td></tr>
<tr><th id="1832">1832</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col9 decl" id="499RV" title='RV' data-type='const BitTracker::BitValue &amp;' data-ref="499RV">RV</dfn> = <a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>+<a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>]</a>;</td></tr>
<tr><th id="1833">1833</th><td>    <b>if</b> (<a class="local col9 ref" href="#499RV" title='RV' data-ref="499RV">RV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>) {</td></tr>
<tr><th id="1834">1834</th><td>      <b>if</b> (<a class="local col9 ref" href="#499RV" title='RV' data-ref="499RV">RV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>)</td></tr>
<tr><th id="1835">1835</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1836">1836</th><td>      <b>if</b> (<a class="local col9 ref" href="#499RV" title='RV' data-ref="499RV">RV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> != <a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>+<a class="local col6 ref" href="#496Pos" title='Pos' data-ref="496Pos">Pos</a>)</td></tr>
<tr><th id="1837">1837</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1838">1838</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1839">1839</th><td>    }</td></tr>
<tr><th id="1840">1840</th><td>    <b>if</b> (<a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>+<a class="local col0 ref" href="#490B" title='B' data-ref="490B">B</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col7 ref" href="#497SC" title='SC' data-ref="497SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>+<a class="local col6 ref" href="#496Pos" title='Pos' data-ref="496Pos">Pos</a>]</a>)</td></tr>
<tr><th id="1841">1841</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1842">1842</th><td>  }</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="500Sub" title='Sub' data-type='unsigned int' data-ref="500Sub">Sub</dfn> = <var>0</var>;</td></tr>
<tr><th id="1845">1845</th><td>  <b>switch</b> (<a class="local col6 ref" href="#496Pos" title='Pos' data-ref="496Pos">Pos</a>) {</td></tr>
<tr><th id="1846">1846</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1847">1847</th><td>      Sub = Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>;</td></tr>
<tr><th id="1848">1848</th><td>      <a class="local col2 ref" href="#492Low" title='Low' data-ref="492Low">Low</a> = <b>true</b>;</td></tr>
<tr><th id="1849">1849</th><td>      <b>break</b>;</td></tr>
<tr><th id="1850">1850</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1851">1851</th><td>      Sub = Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>;</td></tr>
<tr><th id="1852">1852</th><td>      <a class="local col2 ref" href="#492Low" title='Low' data-ref="492Low">Low</a> = <b>false</b>;</td></tr>
<tr><th id="1853">1853</th><td>      <b>break</b>;</td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1855">1855</th><td>      Sub = Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="1856">1856</th><td>      <a class="local col2 ref" href="#492Low" title='Low' data-ref="492Low">Low</a> = <b>true</b>;</td></tr>
<tr><th id="1857">1857</th><td>      <b>break</b>;</td></tr>
<tr><th id="1858">1858</th><td>    <b>case</b> <var>48</var>:</td></tr>
<tr><th id="1859">1859</th><td>      Sub = Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="1860">1860</th><td>      <a class="local col2 ref" href="#492Low" title='Low' data-ref="492Low">Low</a> = <b>false</b>;</td></tr>
<tr><th id="1861">1861</th><td>      <b>break</b>;</td></tr>
<tr><th id="1862">1862</th><td>    <b>default</b>:</td></tr>
<tr><th id="1863">1863</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1864">1864</th><td>  }</td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td>  <a class="local col1 ref" href="#491RH" title='RH' data-ref="491RH">RH</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> = <a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>;</td></tr>
<tr><th id="1867">1867</th><td>  <a class="local col1 ref" href="#491RH" title='RH' data-ref="491RH">RH</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> = <a class="local col0 ref" href="#500Sub" title='Sub' data-ref="500Sub">Sub</a>;</td></tr>
<tr><th id="1868">1868</th><td>  <a class="local col1 ref" href="#491RH" title='RH' data-ref="491RH">RH</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='w' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a> = <a class="local col2 ref" href="#492Low" title='Low' data-ref="492Low">Low</a>;</td></tr>
<tr><th id="1869">1869</th><td>  <i>// If the subregister is not valid with the register, set it to 0.</i></td></tr>
<tr><th id="1870">1870</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col1 ref" href="#491RH" title='RH' data-ref="491RH">RH</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>))</td></tr>
<tr><th id="1871">1871</th><td>    <a class="local col1 ref" href="#491RH" title='RH' data-ref="491RH">RH</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> = <var>0</var>;</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1874">1874</th><td>}</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-type='bool (anonymous namespace)::BitSimplification::validateReg(BitTracker::RegisterRef R, unsigned int Opc, unsigned int OpNum)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="501R" title='R' data-type='BitTracker::RegisterRef' data-ref="501R">R</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="502Opc" title='Opc' data-type='unsigned int' data-ref="502Opc">Opc</dfn>,</td></tr>
<tr><th id="1877">1877</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="503OpNum" title='OpNum' data-type='unsigned int' data-ref="503OpNum">OpNum</dfn>) {</td></tr>
<tr><th id="1878">1878</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="504OpRC" title='OpRC' data-type='auto *' data-ref="504OpRC">OpRC</dfn> = HII.<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc), OpNum, &amp;HRI, MF);</td></tr>
<tr><th id="1879">1879</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="505RRC" title='RRC' data-type='const llvm::TargetRegisterClass *' data-ref="505RRC">RRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col1 ref" href="#501R" title='R' data-ref="501R">R</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="1880">1880</th><td>  <b>return</b> OpRC-&gt;hasSubClassEq(RRC);</td></tr>
<tr><th id="1881">1881</th><td>}</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_">// Check if RC matches the pattern of a S2_packhl. If so, return true and</i></td></tr>
<tr><th id="1884">1884</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_">// set the inputs Rs and Rt.</i></td></tr>
<tr><th id="1885">1885</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_" title='(anonymous namespace)::BitSimplification::matchPackhl' data-type='bool (anonymous namespace)::BitSimplification::matchPackhl(unsigned int SelfR, const BitTracker::RegisterCell &amp; RC, BitTracker::RegisterRef &amp; Rs, BitTracker::RegisterRef &amp; Rt)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_">matchPackhl</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="506SelfR" title='SelfR' data-type='unsigned int' data-ref="506SelfR">SelfR</dfn>,</td></tr>
<tr><th id="1886">1886</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="507RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="507RC">RC</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="508Rs" title='Rs' data-type='BitTracker::RegisterRef &amp;' data-ref="508Rs">Rs</dfn>,</td></tr>
<tr><th id="1887">1887</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="509Rt" title='Rt' data-type='BitTracker::RegisterRef &amp;' data-ref="509Rt">Rt</dfn>) {</td></tr>
<tr><th id="1888">1888</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col0 decl" id="510L1" title='L1' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="510L1">L1</dfn>, <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col1 decl" id="511H1" title='H1' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="511H1">H1</dfn>, <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col2 decl" id="512L2" title='L2' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="512L2">L2</dfn>, <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col3 decl" id="513H2" title='H2' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="513H2">H2</dfn>;</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col6 ref" href="#506SelfR" title='SelfR' data-ref="506SelfR">SelfR</a>, <a class="local col7 ref" href="#507RC" title='RC' data-ref="507RC">RC</a>, <var>0</var>, <span class='refarg'><a class="local col2 ref" href="#512L2" title='L2' data-ref="512L2">L2</a></span>)  || !<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col6 ref" href="#506SelfR" title='SelfR' data-ref="506SelfR">SelfR</a>, <a class="local col7 ref" href="#507RC" title='RC' data-ref="507RC">RC</a>, <var>16</var>, <span class='refarg'><a class="local col0 ref" href="#510L1" title='L1' data-ref="510L1">L1</a></span>))</td></tr>
<tr><th id="1891">1891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1892">1892</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col6 ref" href="#506SelfR" title='SelfR' data-ref="506SelfR">SelfR</a>, <a class="local col7 ref" href="#507RC" title='RC' data-ref="507RC">RC</a>, <var>32</var>, <span class='refarg'><a class="local col3 ref" href="#513H2" title='H2' data-ref="513H2">H2</a></span>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col6 ref" href="#506SelfR" title='SelfR' data-ref="506SelfR">SelfR</a>, <a class="local col7 ref" href="#507RC" title='RC' data-ref="507RC">RC</a>, <var>48</var>, <span class='refarg'><a class="local col1 ref" href="#511H1" title='H1' data-ref="511H1">H1</a></span>))</td></tr>
<tr><th id="1893">1893</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td>  <i>// Rs = H1.L1, Rt = H2.L2</i></td></tr>
<tr><th id="1896">1896</th><td>  <b>if</b> (<a class="local col1 ref" href="#511H1" title='H1' data-ref="511H1">H1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> != <a class="local col0 ref" href="#510L1" title='L1' data-ref="510L1">L1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> || <a class="local col1 ref" href="#511H1" title='H1' data-ref="511H1">H1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> != <a class="local col0 ref" href="#510L1" title='L1' data-ref="510L1">L1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> || <a class="local col1 ref" href="#511H1" title='H1' data-ref="511H1">H1</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a> || !<a class="local col0 ref" href="#510L1" title='L1' data-ref="510L1">L1</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>)</td></tr>
<tr><th id="1897">1897</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1898">1898</th><td>  <b>if</b> (<a class="local col3 ref" href="#513H2" title='H2' data-ref="513H2">H2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> != <a class="local col2 ref" href="#512L2" title='L2' data-ref="512L2">L2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> || <a class="local col3 ref" href="#513H2" title='H2' data-ref="513H2">H2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> != <a class="local col2 ref" href="#512L2" title='L2' data-ref="512L2">L2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> || <a class="local col3 ref" href="#513H2" title='H2' data-ref="513H2">H2</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a> || !<a class="local col2 ref" href="#512L2" title='L2' data-ref="512L2">L2</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>)</td></tr>
<tr><th id="1899">1899</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td>  <a class="local col8 ref" href="#508Rs" title='Rs' data-ref="508Rs">Rs</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSERKS1_">=</a> <a class="local col1 ref" href="#511H1" title='H1' data-ref="511H1">H1</a>;</td></tr>
<tr><th id="1902">1902</th><td>  <a class="local col9 ref" href="#509Rt" title='Rt' data-ref="509Rt">Rt</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSERKS1_">=</a> <a class="local col3 ref" href="#513H2" title='H2' data-ref="513H2">H2</a>;</td></tr>
<tr><th id="1903">1903</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1904">1904</th><td>}</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb" title='(anonymous namespace)::BitSimplification::getCombineOpcode' data-type='unsigned int (anonymous namespace)::BitSimplification::getCombineOpcode(bool HLow, bool LLow)' data-ref="_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb">getCombineOpcode</dfn>(<em>bool</em> <dfn class="local col4 decl" id="514HLow" title='HLow' data-type='bool' data-ref="514HLow">HLow</dfn>, <em>bool</em> <dfn class="local col5 decl" id="515LLow" title='LLow' data-type='bool' data-ref="515LLow">LLow</dfn>) {</td></tr>
<tr><th id="1907">1907</th><td>  <b>return</b> HLow ? LLow ? Hexagon::<span class='error' title="no member named &apos;A2_combine_ll&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_ll</span></td></tr>
<tr><th id="1908">1908</th><td>                     : Hexagon::<span class='error' title="no member named &apos;A2_combine_lh&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_lh</span></td></tr>
<tr><th id="1909">1909</th><td>              : LLow ? Hexagon::<span class='error' title="no member named &apos;A2_combine_hl&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_hl</span></td></tr>
<tr><th id="1910">1910</th><td>                     : Hexagon::<span class='error' title="no member named &apos;A2_combine_hh&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_hh</span>;</td></tr>
<tr><th id="1911">1911</th><td>}</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">// If MI stores the upper halfword of a register (potentially obtained via</i></td></tr>
<tr><th id="1914">1914</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">// shifts or extracts), replace it with a storerf instruction. This could</i></td></tr>
<tr><th id="1915">1915</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">// cause the "extraction" code to become dead.</i></td></tr>
<tr><th id="1916">1916</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreUpperHalf' data-type='bool (anonymous namespace)::BitSimplification::genStoreUpperHalf(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">genStoreUpperHalf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="516MI" title='MI' data-type='llvm::MachineInstr *' data-ref="516MI">MI</dfn>) {</td></tr>
<tr><th id="1917">1917</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517Opc" title='Opc' data-type='unsigned int' data-ref="517Opc">Opc</dfn> = <a class="local col6 ref" href="#516MI" title='MI' data-ref="516MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1918">1918</th><td>  <b>if</b> (Opc != Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>)</td></tr>
<tr><th id="1919">1919</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="518ValOp" title='ValOp' data-type='llvm::MachineOperand &amp;' data-ref="518ValOp">ValOp</dfn> = <a class="local col6 ref" href="#516MI" title='MI' data-ref="516MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1922">1922</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="519RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="519RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#518ValOp" title='ValOp' data-ref="518ValOp">ValOp</a>;</td></tr>
<tr><th id="1923">1923</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col9 ref" href="#519RS" title='RS' data-ref="519RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1924">1924</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1925">1925</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="520RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="520RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col9 ref" href="#519RS" title='RS' data-ref="519RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1926">1926</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col1 decl" id="521H" title='H' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="521H">H</dfn>;</td></tr>
<tr><th id="1927">1927</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<var>0</var>, <a class="local col0 ref" href="#520RC" title='RC' data-ref="520RC">RC</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#521H" title='H' data-ref="521H">H</a></span>))</td></tr>
<tr><th id="1928">1928</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1929">1929</th><td>  <b>if</b> (<a class="local col1 ref" href="#521H" title='H' data-ref="521H">H</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>)</td></tr>
<tr><th id="1930">1930</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1931">1931</th><td>  MI-&gt;setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_storerf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerf_io</span>));</td></tr>
<tr><th id="1932">1932</th><td>  <a class="local col8 ref" href="#518ValOp" title='ValOp' data-ref="518ValOp">ValOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#521H" title='H' data-ref="521H">H</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1933">1933</th><td>  <a class="local col8 ref" href="#518ValOp" title='ValOp' data-ref="518ValOp">ValOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col1 ref" href="#521H" title='H' data-ref="521H">H</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="1934">1934</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1935">1935</th><td>}</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE">// If MI stores a value known at compile-time, and the value is within a range</i></td></tr>
<tr><th id="1938">1938</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE">// that avoids using constant-extenders, replace it with a store-immediate.</i></td></tr>
<tr><th id="1939">1939</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreImmediate' data-type='bool (anonymous namespace)::BitSimplification::genStoreImmediate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE">genStoreImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="522MI" title='MI' data-type='llvm::MachineInstr *' data-ref="522MI">MI</dfn>) {</td></tr>
<tr><th id="1940">1940</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="523Opc" title='Opc' data-type='unsigned int' data-ref="523Opc">Opc</dfn> = <a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1941">1941</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="524Align" title='Align' data-type='unsigned int' data-ref="524Align">Align</dfn> = <var>0</var>;</td></tr>
<tr><th id="1942">1942</th><td>  <b>switch</b> (<a class="local col3 ref" href="#523Opc" title='Opc' data-ref="523Opc">Opc</a>) {</td></tr>
<tr><th id="1943">1943</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="1944">1944</th><td>      Align++;</td></tr>
<tr><th id="1945">1945</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1946">1946</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="1947">1947</th><td>      Align++;</td></tr>
<tr><th id="1948">1948</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1949">1949</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="1950">1950</th><td>      <b>break</b>;</td></tr>
<tr><th id="1951">1951</th><td>    <b>default</b>:</td></tr>
<tr><th id="1952">1952</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1953">1953</th><td>  }</td></tr>
<tr><th id="1954">1954</th><td></td></tr>
<tr><th id="1955">1955</th><td>  <i>// Avoid stores to frame-indices (due to an unknown offset).</i></td></tr>
<tr><th id="1956">1956</th><td>  <b>if</b> (!<a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1957">1957</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1958">1958</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="525OffOp" title='OffOp' data-type='llvm::MachineOperand &amp;' data-ref="525OffOp">OffOp</dfn> = <a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1959">1959</th><td>  <b>if</b> (!<a class="local col5 ref" href="#525OffOp" title='OffOp' data-ref="525OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1960">1960</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="526Off" title='Off' data-type='int64_t' data-ref="526Off">Off</dfn> = <a class="local col5 ref" href="#525OffOp" title='OffOp' data-ref="525OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1963">1963</th><td>  <i>// Offset is u6:a. Sadly, there is no isShiftedUInt(n,x).</i></td></tr>
<tr><th id="1964">1964</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7isUIntNEjm" title='llvm::isUIntN' data-ref="_ZN4llvm7isUIntNEjm">isUIntN</a>(<var>6</var>+<a class="local col4 ref" href="#524Align" title='Align' data-ref="524Align">Align</a>, <a class="local col6 ref" href="#526Off" title='Off' data-ref="526Off">Off</a>) || (<a class="local col6 ref" href="#526Off" title='Off' data-ref="526Off">Off</a> &amp; ((<var>1</var>&lt;&lt;<a class="local col4 ref" href="#524Align" title='Align' data-ref="524Align">Align</a>)-<var>1</var>)))</td></tr>
<tr><th id="1965">1965</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1966">1966</th><td>  <i>// Source register:</i></td></tr>
<tr><th id="1967">1967</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="527RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="527RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1968">1968</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col7 ref" href="#527RS" title='RS' data-ref="527RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1969">1969</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="528RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="528RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col7 ref" href="#527RS" title='RS' data-ref="527RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1971">1971</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="529U" title='U' data-type='uint64_t' data-ref="529U">U</dfn>;</td></tr>
<tr><th id="1972">1972</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm" title='(anonymous namespace)::HexagonBitSimplify::getConst' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify8getConstERKN4llvm10BitTracker12RegisterCellEttRm">getConst</a>(<a class="local col8 ref" href="#528RC" title='RC' data-ref="528RC">RC</a>, <var>0</var>, <a class="local col8 ref" href="#528RC" title='RC' data-ref="528RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <span class='refarg'><a class="local col9 ref" href="#529U" title='U' data-ref="529U">U</a></span>))</td></tr>
<tr><th id="1973">1973</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td>  <i>// Only consider 8-bit values to avoid constant-extenders.</i></td></tr>
<tr><th id="1976">1976</th><td>  <em>int</em> <dfn class="local col0 decl" id="530V" title='V' data-type='int' data-ref="530V">V</dfn>;</td></tr>
<tr><th id="1977">1977</th><td>  <b>switch</b> (<a class="local col3 ref" href="#523Opc" title='Opc' data-ref="523Opc">Opc</a>) {</td></tr>
<tr><th id="1978">1978</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="1979">1979</th><td>      V = int8_t(U);</td></tr>
<tr><th id="1980">1980</th><td>      <b>break</b>;</td></tr>
<tr><th id="1981">1981</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="1982">1982</th><td>      V = int16_t(U);</td></tr>
<tr><th id="1983">1983</th><td>      <b>break</b>;</td></tr>
<tr><th id="1984">1984</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="1985">1985</th><td>      V = int32_t(U);</td></tr>
<tr><th id="1986">1986</th><td>      <b>break</b>;</td></tr>
<tr><th id="1987">1987</th><td>    <b>default</b>:</td></tr>
<tr><th id="1988">1988</th><td>      <i>// Opc is already checked above to be one of the three store instructions.</i></td></tr>
<tr><th id="1989">1989</th><td><i>      // This silences a -Wuninitialized false positive on GCC 5.4.</i></td></tr>
<tr><th id="1990">1990</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected store opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 1990)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected store opcode"</q>);</td></tr>
<tr><th id="1991">1991</th><td>  }</td></tr>
<tr><th id="1992">1992</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#530V" title='V' data-ref="530V">V</a>))</td></tr>
<tr><th id="1993">1993</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td>  <a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1996">1996</th><td>  <b>switch</b> (<a class="local col3 ref" href="#523Opc" title='Opc' data-ref="523Opc">Opc</a>) {</td></tr>
<tr><th id="1997">1997</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="1998">1998</th><td>      MI-&gt;setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>));</td></tr>
<tr><th id="1999">1999</th><td>      <b>break</b>;</td></tr>
<tr><th id="2000">2000</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="2001">2001</th><td>      MI-&gt;setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span>));</td></tr>
<tr><th id="2002">2002</th><td>      <b>break</b>;</td></tr>
<tr><th id="2003">2003</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="2004">2004</th><td>      MI-&gt;setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>));</td></tr>
<tr><th id="2005">2005</th><td>      <b>break</b>;</td></tr>
<tr><th id="2006">2006</th><td>  }</td></tr>
<tr><th id="2007">2007</th><td>  <a class="local col2 ref" href="#522MI" title='MI' data-ref="522MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#530V" title='V' data-ref="530V">V</a>));</td></tr>
<tr><th id="2008">2008</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2009">2009</th><td>}</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// If MI is equivalent o S2_packhl, generate the S2_packhl. MI could be the</i></td></tr>
<tr><th id="2012">2012</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// last instruction in a sequence that results in something equivalent to</i></td></tr>
<tr><th id="2013">2013</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// the pack-halfwords. The intent is to cause the entire sequence to become</i></td></tr>
<tr><th id="2014">2014</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// dead.</i></td></tr>
<tr><th id="2015">2015</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genPackhl' data-type='bool (anonymous namespace)::BitSimplification::genPackhl(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genPackhl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="531MI" title='MI' data-type='llvm::MachineInstr *' data-ref="531MI">MI</dfn>,</td></tr>
<tr><th id="2016">2016</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="532RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="532RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="533RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="533RC">RC</dfn>) {</td></tr>
<tr><th id="2017">2017</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="534Opc" title='Opc' data-type='unsigned int' data-ref="534Opc">Opc</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2018">2018</th><td>  <b>if</b> (Opc == Hexagon::<span class='error' title="no member named &apos;S2_packhl&apos; in namespace &apos;llvm::Hexagon&apos;">S2_packhl</span>)</td></tr>
<tr><th id="2019">2019</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2020">2020</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col5 decl" id="535Rs" title='Rs' data-type='BitTracker::RegisterRef' data-ref="535Rs">Rs</dfn>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><dfn class="local col6 decl" id="536Rt" title='Rt' data-type='BitTracker::RegisterRef' data-ref="536Rt">Rt</dfn>;</td></tr>
<tr><th id="2021">2021</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_" title='(anonymous namespace)::BitSimplification::matchPackhl' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11matchPackhlEjRKN4llvm10BitTracker12RegisterCellERNS2_11RegisterRefES7_">matchPackhl</a>(<a class="local col2 ref" href="#532RD" title='RD' data-ref="532RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col3 ref" href="#533RC" title='RC' data-ref="533RC">RC</a>, <span class='refarg'><a class="local col5 ref" href="#535Rs" title='Rs' data-ref="535Rs">Rs</a></span>, <span class='refarg'><a class="local col6 ref" href="#536Rt" title='Rt' data-ref="536Rt">Rt</a></span>))</td></tr>
<tr><th id="2022">2022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2023">2023</th><td>  <b>if</b> (!validateReg(Rs, Hexagon::<span class='error' title="no member named &apos;S2_packhl&apos; in namespace &apos;llvm::Hexagon&apos;">S2_packhl</span>, <var>1</var>) ||</td></tr>
<tr><th id="2024">2024</th><td>      !validateReg(Rt, Hexagon::<span class='error' title="no member named &apos;S2_packhl&apos; in namespace &apos;llvm::Hexagon&apos;">S2_packhl</span>, <var>2</var>))</td></tr>
<tr><th id="2025">2025</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2026">2026</th><td></td></tr>
<tr><th id="2027">2027</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="537B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="537B">B</dfn> = *<a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2028">2028</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="538NewR" title='NewR' data-type='unsigned int' data-ref="538NewR">NewR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>);</td></tr>
<tr><th id="2029">2029</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="539DL" title='DL' data-type='llvm::DebugLoc' data-ref="539DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2030">2030</th><td>  <em>auto</em> <dfn class="local col0 decl" id="540At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="540At">At</dfn> = <a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col7 ref" href="#537B" title='B' data-ref="537B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2031">2031</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#531MI" title='MI' data-ref="531MI">MI</a>);</td></tr>
<tr><th id="2032">2032</th><td>  BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_packhl&apos; in namespace &apos;llvm::Hexagon&apos;">S2_packhl</span>), NewR)</td></tr>
<tr><th id="2033">2033</th><td>      .addReg(Rs.Reg, <var>0</var>, Rs.Sub)</td></tr>
<tr><th id="2034">2034</th><td>      .addReg(Rt.Reg, <var>0</var>, Rt.Sub);</td></tr>
<tr><th id="2035">2035</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col2 ref" href="#532RD" title='RD' data-ref="532RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#532RD" title='RD' data-ref="532RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <a class="local col8 ref" href="#538NewR" title='NewR' data-ref="538NewR">NewR</a>, <var>0</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2036">2036</th><td>  <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col8 ref" href="#538NewR" title='NewR' data-ref="538NewR">NewR</a>), <a class="local col3 ref" href="#533RC" title='RC' data-ref="533RC">RC</a>);</td></tr>
<tr><th id="2037">2037</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2038">2038</th><td>}</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// If MI produces halfword of the input in the low half of the output,</i></td></tr>
<tr><th id="2041">2041</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// replace it with zero-extend or extractu.</i></td></tr>
<tr><th id="2042">2042</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractHalf' data-type='bool (anonymous namespace)::BitSimplification::genExtractHalf(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractHalf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="541MI" title='MI' data-type='llvm::MachineInstr *' data-ref="541MI">MI</dfn>,</td></tr>
<tr><th id="2043">2043</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="542RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="542RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="543RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="543RC">RC</dfn>) {</td></tr>
<tr><th id="2044">2044</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col4 decl" id="544L" title='L' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="544L">L</dfn>;</td></tr>
<tr><th id="2045">2045</th><td>  <i>// Check for halfword in low 16 bits, zeros elsewhere.</i></td></tr>
<tr><th id="2046">2046</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col2 ref" href="#542RD" title='RD' data-ref="542RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col3 ref" href="#543RC" title='RC' data-ref="543RC">RC</a>, <var>0</var>, <span class='refarg'><a class="local col4 ref" href="#544L" title='L' data-ref="544L">L</a></span>) || !<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt" title='(anonymous namespace)::HexagonBitSimplify::isZero' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify6isZeroERKN4llvm10BitTracker12RegisterCellEtt">isZero</a>(<a class="local col3 ref" href="#543RC" title='RC' data-ref="543RC">RC</a>, <var>16</var>, <var>16</var>))</td></tr>
<tr><th id="2047">2047</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2048">2048</th><td></td></tr>
<tr><th id="2049">2049</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="545Opc" title='Opc' data-type='unsigned int' data-ref="545Opc">Opc</dfn> = <a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2050">2050</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="546B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="546B">B</dfn> = *<a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2051">2051</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="547DL" title='DL' data-type='llvm::DebugLoc' data-ref="547DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td>  <i>// Prefer zxth, since zxth can go in any slot, while extractu only in</i></td></tr>
<tr><th id="2054">2054</th><td><i>  // slots 2 and 3.</i></td></tr>
<tr><th id="2055">2055</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="548NewR" title='NewR' data-type='unsigned int' data-ref="548NewR">NewR</dfn> = <var>0</var>;</td></tr>
<tr><th id="2056">2056</th><td>  <em>auto</em> <dfn class="local col9 decl" id="549At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="549At">At</dfn> = <a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col6 ref" href="#546B" title='B' data-ref="546B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2057">2057</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#541MI" title='MI' data-ref="541MI">MI</a>);</td></tr>
<tr><th id="2058">2058</th><td>  <b>if</b> (L.Low &amp;&amp; Opc != Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>) {</td></tr>
<tr><th id="2059">2059</th><td>    <b>if</b> (validateReg(L, Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>, <var>1</var>)) {</td></tr>
<tr><th id="2060">2060</th><td>      NewR = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="2061">2061</th><td>      BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>), NewR)</td></tr>
<tr><th id="2062">2062</th><td>          .addReg(L.Reg, <var>0</var>, L.Sub);</td></tr>
<tr><th id="2063">2063</th><td>    }</td></tr>
<tr><th id="2064">2064</th><td>  } <b>else</b> <b>if</b> (!L.Low &amp;&amp; Opc != Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_r</span>) {</td></tr>
<tr><th id="2065">2065</th><td>    <b>if</b> (validateReg(L, Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_r</span>, <var>1</var>)) {</td></tr>
<tr><th id="2066">2066</th><td>      NewR = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="2067">2067</th><td>      BuildMI(B, MI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_r</span>), NewR)</td></tr>
<tr><th id="2068">2068</th><td>          .addReg(L.Reg, <var>0</var>, L.Sub)</td></tr>
<tr><th id="2069">2069</th><td>          .addImm(<var>16</var>);</td></tr>
<tr><th id="2070">2070</th><td>    }</td></tr>
<tr><th id="2071">2071</th><td>  }</td></tr>
<tr><th id="2072">2072</th><td>  <b>if</b> (<a class="local col8 ref" href="#548NewR" title='NewR' data-ref="548NewR">NewR</a> == <var>0</var>)</td></tr>
<tr><th id="2073">2073</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2074">2074</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col2 ref" href="#542RD" title='RD' data-ref="542RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#542RD" title='RD' data-ref="542RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <a class="local col8 ref" href="#548NewR" title='NewR' data-ref="548NewR">NewR</a>, <var>0</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2075">2075</th><td>  <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col8 ref" href="#548NewR" title='NewR' data-ref="548NewR">NewR</a>), <a class="local col3 ref" href="#543RC" title='RC' data-ref="543RC">RC</a>);</td></tr>
<tr><th id="2076">2076</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2077">2077</th><td>}</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// If MI is equivalent to a combine(.L/.H, .L/.H) replace with with the</i></td></tr>
<tr><th id="2080">2080</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// combine.</i></td></tr>
<tr><th id="2081">2081</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genCombineHalf' data-type='bool (anonymous namespace)::BitSimplification::genCombineHalf(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genCombineHalf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="550MI" title='MI' data-type='llvm::MachineInstr *' data-ref="550MI">MI</dfn>,</td></tr>
<tr><th id="2082">2082</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="551RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="551RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="552RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="552RC">RC</dfn>) {</td></tr>
<tr><th id="2083">2083</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitSimplification::RegHalf" title='(anonymous namespace)::BitSimplification::RegHalf' data-ref="(anonymousnamespace)::BitSimplification::RegHalf">RegHalf</a> <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col3 decl" id="553L" title='L' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="553L">L</dfn>, <a class="tu ref fake" href="#1751" title='(anonymous namespace)::BitSimplification::RegHalf::RegHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification7RegHalfC1Ev"></a><dfn class="local col4 decl" id="554H" title='H' data-type='(anonymous namespace)::BitSimplification::RegHalf' data-ref="554H">H</dfn>;</td></tr>
<tr><th id="2084">2084</th><td>  <i>// Check for combine h/l</i></td></tr>
<tr><th id="2085">2085</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col1 ref" href="#551RD" title='RD' data-ref="551RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#552RC" title='RC' data-ref="552RC">RC</a>, <var>0</var>, <span class='refarg'><a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a></span>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE" title='(anonymous namespace)::BitSimplification::matchHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9matchHalfEjRKN4llvm10BitTracker12RegisterCellEjRNS0_7RegHalfE">matchHalf</a>(<a class="local col1 ref" href="#551RD" title='RD' data-ref="551RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#552RC" title='RC' data-ref="552RC">RC</a>, <var>16</var>, <span class='refarg'><a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a></span>))</td></tr>
<tr><th id="2086">2086</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2087">2087</th><td>  <i>// Do nothing if this is just a reg copy.</i></td></tr>
<tr><th id="2088">2088</th><td>  <b>if</b> (<a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> == <a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> &amp;&amp; <a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> &amp;&amp; !<a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a> &amp;&amp; <a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>)</td></tr>
<tr><th id="2089">2089</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555Opc" title='Opc' data-type='unsigned int' data-ref="555Opc">Opc</dfn> = <a class="local col0 ref" href="#550MI" title='MI' data-ref="550MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2092">2092</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="556COpc" title='COpc' data-type='unsigned int' data-ref="556COpc">COpc</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb" title='(anonymous namespace)::BitSimplification::getCombineOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification16getCombineOpcodeEbb">getCombineOpcode</a>(<a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>, <a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a>.<a class="tu ref" href="#(anonymousnamespace)::BitSimplification::RegHalf::Low" title='(anonymous namespace)::BitSimplification::RegHalf::Low' data-use='r' data-ref="(anonymousnamespace)::BitSimplification::RegHalf::Low">Low</a>);</td></tr>
<tr><th id="2093">2093</th><td>  <b>if</b> (<a class="local col6 ref" href="#556COpc" title='COpc' data-ref="556COpc">COpc</a> == <a class="local col5 ref" href="#555Opc" title='Opc' data-ref="555Opc">Opc</a>)</td></tr>
<tr><th id="2094">2094</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2095">2095</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</a>(<a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#554H" title='H' data-ref="554H">H</a>, <a class="local col6 ref" href="#556COpc" title='COpc' data-ref="556COpc">COpc</a>, <var>1</var>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</a>(<a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col3 ref" href="#553L" title='L' data-ref="553L">L</a>, <a class="local col6 ref" href="#556COpc" title='COpc' data-ref="556COpc">COpc</a>, <var>2</var>))</td></tr>
<tr><th id="2096">2096</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="557B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="557B">B</dfn> = *<a class="local col0 ref" href="#550MI" title='MI' data-ref="550MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2099">2099</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="558DL" title='DL' data-type='llvm::DebugLoc' data-ref="558DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#550MI" title='MI' data-ref="550MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2100">2100</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="559NewR" title='NewR' data-type='unsigned int' data-ref="559NewR">NewR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="2101">2101</th><td>  <em>auto</em> <dfn class="local col0 decl" id="560At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="560At">At</dfn> = <a class="local col0 ref" href="#550MI" title='MI' data-ref="550MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col7 ref" href="#557B" title='B' data-ref="557B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2102">2102</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col0 ref" href="#550MI" title='MI' data-ref="550MI">MI</a>);</td></tr>
<tr><th id="2103">2103</th><td>  BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(COpc), NewR)</td></tr>
<tr><th id="2104">2104</th><td>      .addReg(H.Reg, <var>0</var>, H.Sub)</td></tr>
<tr><th id="2105">2105</th><td>      .addReg(L.Reg, <var>0</var>, L.Sub);</td></tr>
<tr><th id="2106">2106</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col1 ref" href="#551RD" title='RD' data-ref="551RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#551RD" title='RD' data-ref="551RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <a class="local col9 ref" href="#559NewR" title='NewR' data-ref="559NewR">NewR</a>, <var>0</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2107">2107</th><td>  <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col9 ref" href="#559NewR" title='NewR' data-ref="559NewR">NewR</a>), <a class="local col2 ref" href="#552RC" title='RC' data-ref="552RC">RC</a>);</td></tr>
<tr><th id="2108">2108</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2109">2109</th><td>}</td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// If MI resets high bits of a register and keeps the lower ones, replace it</i></td></tr>
<tr><th id="2112">2112</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// with zero-extend byte/half, and-immediate, or extractu, as appropriate.</i></td></tr>
<tr><th id="2113">2113</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractLow' data-type='bool (anonymous namespace)::BitSimplification::genExtractLow(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractLow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="561MI" title='MI' data-type='llvm::MachineInstr *' data-ref="561MI">MI</dfn>,</td></tr>
<tr><th id="2114">2114</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="562RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="562RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="563RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="563RC">RC</dfn>) {</td></tr>
<tr><th id="2115">2115</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="564Opc" title='Opc' data-type='unsigned int' data-ref="564Opc">Opc</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2116">2116</th><td>  <b>switch</b> (<a class="local col4 ref" href="#564Opc" title='Opc' data-ref="564Opc">Opc</a>) {</td></tr>
<tr><th id="2117">2117</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="2118">2118</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>:</td></tr>
<tr><th id="2119">2119</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_extractu&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractu</span>:</td></tr>
<tr><th id="2120">2120</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2121">2121</th><td>  }</td></tr>
<tr><th id="2122">2122</th><td>  <b>if</b> (Opc == Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span> &amp;&amp; MI-&gt;getOperand(<var>2</var>).isImm()) {</td></tr>
<tr><th id="2123">2123</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col5 decl" id="565Imm" title='Imm' data-type='int32_t' data-ref="565Imm">Imm</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2124">2124</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>10</var>&gt;(<a class="local col5 ref" href="#565Imm" title='Imm' data-ref="565Imm">Imm</a>))</td></tr>
<tr><th id="2125">2125</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2126">2126</th><td>  }</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>  <b>if</b> (<a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="2129">2129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2130">2130</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="566W" title='W' data-type='unsigned int' data-ref="566W">W</dfn> = <a class="local col3 ref" href="#563RC" title='RC' data-ref="563RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="2131">2131</th><td>  <b>while</b> (<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#563RC" title='RC' data-ref="563RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>-<var>1</var>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="2132">2132</th><td>    <a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>--;</td></tr>
<tr><th id="2133">2133</th><td>  <b>if</b> (<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a> == <var>0</var> || <a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a> == <a class="local col3 ref" href="#563RC" title='RC' data-ref="563RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>())</td></tr>
<tr><th id="2134">2134</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2135">2135</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="567NewOpc" title='NewOpc' data-type='unsigned int' data-ref="567NewOpc">NewOpc</dfn> = (W == <var>8</var>)  ? Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span></td></tr>
<tr><th id="2136">2136</th><td>                  : (W == <var>16</var>) ? Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span></td></tr>
<tr><th id="2137">2137</th><td>                  : (W &lt; <var>10</var>)  ? Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span></td></tr>
<tr><th id="2138">2138</th><td>                  : Hexagon::<span class='error' title="no member named &apos;S2_extractu&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractu</span>;</td></tr>
<tr><th id="2139">2139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="568B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="568B">B</dfn> = *<a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2140">2140</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="569DL" title='DL' data-type='llvm::DebugLoc' data-ref="569DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="570Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="570Op">Op</dfn> : <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="2143">2143</th><td>    <b>if</b> (!<a class="local col0 ref" href="#570Op" title='Op' data-ref="570Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2144">2144</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2145">2145</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="571RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="571RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col0 ref" href="#570Op" title='Op' data-ref="570Op">Op</a>;</td></tr>
<tr><th id="2146">2146</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col1 ref" href="#571RS" title='RS' data-ref="571RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="2147">2147</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2148">2148</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="572SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="572SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col1 ref" href="#571RS" title='RS' data-ref="571RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="2149">2149</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="573BN" title='BN' data-type='unsigned int' data-ref="573BN">BN</dfn>, <dfn class="local col4 decl" id="574BW" title='BW' data-type='unsigned int' data-ref="574BW">BW</dfn>;</td></tr>
<tr><th id="2150">2150</th><td>    <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col1 ref" href="#571RS" title='RS' data-ref="571RS">RS</a>, <span class='refarg'><a class="local col3 ref" href="#573BN" title='BN' data-ref="573BN">BN</a></span>, <span class='refarg'><a class="local col4 ref" href="#574BW" title='BW' data-ref="574BW">BW</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>))</td></tr>
<tr><th id="2151">2151</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2152">2152</th><td>    <b>if</b> (<a class="local col4 ref" href="#574BW" title='BW' data-ref="574BW">BW</a> &lt; <a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a> || !<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col3 ref" href="#563RC" title='RC' data-ref="563RC">RC</a>, <var>0</var>, <a class="local col2 ref" href="#572SC" title='SC' data-ref="572SC">SC</a>, <a class="local col3 ref" href="#573BN" title='BN' data-ref="573BN">BN</a>, <a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>))</td></tr>
<tr><th id="2153">2153</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2154">2154</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</a>(<a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col1 ref" href="#571RS" title='RS' data-ref="571RS">RS</a>, <a class="local col7 ref" href="#567NewOpc" title='NewOpc' data-ref="567NewOpc">NewOpc</a>, <var>1</var>))</td></tr>
<tr><th id="2155">2155</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="575NewR" title='NewR' data-type='unsigned int' data-ref="575NewR">NewR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="2158">2158</th><td>    <em>auto</em> <dfn class="local col6 decl" id="576At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="576At">At</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col8 ref" href="#568B" title='B' data-ref="568B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2159">2159</th><td>                          : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI">MI</a>);</td></tr>
<tr><th id="2160">2160</th><td>    <em>auto</em> <dfn class="local col7 decl" id="577MIB" title='MIB' data-type='auto' data-ref="577MIB">MIB</dfn> = BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpc), NewR)</td></tr>
<tr><th id="2161">2161</th><td>                  .addReg(RS.Reg, <var>0</var>, RS.Sub);</td></tr>
<tr><th id="2162">2162</th><td>    <b>if</b> (NewOpc == Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>)</td></tr>
<tr><th id="2163">2163</th><td>      MIB.addImm((<var>1</var> &lt;&lt; W) - <var>1</var>);</td></tr>
<tr><th id="2164">2164</th><td>    <b>else</b> <b>if</b> (NewOpc == Hexagon::<span class='error' title="no member named &apos;S2_extractu&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractu</span>)</td></tr>
<tr><th id="2165">2165</th><td>      MIB.addImm(W).addImm(<var>0</var>);</td></tr>
<tr><th id="2166">2166</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceSubWithSub' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17replaceSubWithSubEjjjjRN4llvm19MachineRegisterInfoE">replaceSubWithSub</a>(<a class="local col2 ref" href="#562RD" title='RD' data-ref="562RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col2 ref" href="#562RD" title='RD' data-ref="562RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>, <a class="local col5 ref" href="#575NewR" title='NewR' data-ref="575NewR">NewR</a>, <var>0</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2167">2167</th><td>    <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col5 ref" href="#575NewR" title='NewR' data-ref="575NewR">NewR</a>), <a class="local col3 ref" href="#563RC" title='RC' data-ref="563RC">RC</a>);</td></tr>
<tr><th id="2168">2168</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2169">2169</th><td>  }</td></tr>
<tr><th id="2170">2170</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2171">2171</th><td>}</td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::genBitSplit' data-type='bool (anonymous namespace)::BitSimplification::genBitSplit(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">genBitSplit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="578MI" title='MI' data-type='llvm::MachineInstr *' data-ref="578MI">MI</dfn>,</td></tr>
<tr><th id="2174">2174</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="579RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="579RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="580RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="580RC">RC</dfn>,</td></tr>
<tr><th id="2175">2175</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="581AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="581AVs">AVs</dfn>) {</td></tr>
<tr><th id="2176">2176</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#GenBitSplit" title='GenBitSplit' data-use='m' data-ref="GenBitSplit">GenBitSplit</a>)</td></tr>
<tr><th id="2177">2177</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2178">2178</th><td>  <b>if</b> (<a class="tu ref" href="#MaxBitSplit" title='MaxBitSplit' data-use='m' data-ref="MaxBitSplit">MaxBitSplit</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>()) {</td></tr>
<tr><th id="2179">2179</th><td>    <b>if</b> (<a class="tu ref" href="#CountBitSplit" title='CountBitSplit' data-use='r' data-ref="CountBitSplit">CountBitSplit</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxBitSplit" title='MaxBitSplit' data-use='m' data-ref="MaxBitSplit">MaxBitSplit</a>)</td></tr>
<tr><th id="2180">2180</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2181">2181</th><td>  }</td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="582Opc" title='Opc' data-type='unsigned int' data-ref="582Opc">Opc</dfn> = <a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2184">2184</th><td>  <b>switch</b> (<a class="local col2 ref" href="#582Opc" title='Opc' data-ref="582Opc">Opc</a>) {</td></tr>
<tr><th id="2185">2185</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_bitsplit&apos; in namespace &apos;llvm::Hexagon&apos;">A4_bitsplit</span>:</td></tr>
<tr><th id="2186">2186</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_bitspliti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_bitspliti</span>:</td></tr>
<tr><th id="2187">2187</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2188">2188</th><td>  }</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="583W" title='W' data-type='unsigned int' data-ref="583W">W</dfn> = <a class="local col0 ref" href="#580RC" title='RC' data-ref="580RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="2191">2191</th><td>  <b>if</b> (<a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a> != <var>32</var>)</td></tr>
<tr><th id="2192">2192</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td>  <em>auto</em> <dfn class="local col4 decl" id="584ctlz" title='ctlz' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:2194:15)' data-ref="584ctlz">ctlz</dfn> = [] (<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="585C" title='C' data-type='const BitTracker::RegisterCell &amp;' data-ref="585C">C</dfn>) -&gt; <em>unsigned</em> {</td></tr>
<tr><th id="2195">2195</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="586Z" title='Z' data-type='unsigned int' data-ref="586Z">Z</dfn> = <a class="local col5 ref" href="#585C" title='C' data-ref="585C">C</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="2196">2196</th><td>    <b>while</b> (<a class="local col6 ref" href="#586Z" title='Z' data-ref="586Z">Z</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#585C" title='C' data-ref="585C">C</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#586Z" title='Z' data-ref="586Z">Z</a>-<var>1</var>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="2197">2197</th><td>      --<a class="local col6 ref" href="#586Z" title='Z' data-ref="586Z">Z</a>;</td></tr>
<tr><th id="2198">2198</th><td>    <b>return</b> <a class="local col5 ref" href="#585C" title='C' data-ref="585C">C</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() - <a class="local col6 ref" href="#586Z" title='Z' data-ref="586Z">Z</a>;</td></tr>
<tr><th id="2199">2199</th><td>  };</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>  <i>// Count the number of leading zeros in the target RC.</i></td></tr>
<tr><th id="2202">2202</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587Z" title='Z' data-type='unsigned int' data-ref="587Z">Z</dfn> = <a class="local col4 ref" href="#584ctlz" title='ctlz' data-ref="584ctlz">ctlz</a>(<a class="local col0 ref" href="#580RC" title='RC' data-ref="580RC">RC</a>);</td></tr>
<tr><th id="2203">2203</th><td>  <b>if</b> (<a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a> == <var>0</var> || <a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a> == <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a>)</td></tr>
<tr><th id="2204">2204</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>  <i>// A simplistic analysis: assume the source register (the one being split)</i></td></tr>
<tr><th id="2207">2207</th><td><i>  // is fully unknown, and that all its bits are self-references.</i></td></tr>
<tr><th id="2208">2208</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="588B0" title='B0' data-type='const BitTracker::BitValue &amp;' data-ref="588B0">B0</dfn> = <a class="local col0 ref" href="#580RC" title='RC' data-ref="580RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a>;</td></tr>
<tr><th id="2209">2209</th><td>  <b>if</b> (<a class="local col8 ref" href="#588B0" title='B0' data-ref="588B0">B0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="2210">2210</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="589SrcR" title='SrcR' data-type='unsigned int' data-ref="589SrcR">SrcR</dfn> = <a class="local col8 ref" href="#588B0" title='B0' data-ref="588B0">B0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>;</td></tr>
<tr><th id="2213">2213</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="590SrcSR" title='SrcSR' data-type='unsigned int' data-ref="590SrcSR">SrcSR</dfn> = <var>0</var>;</td></tr>
<tr><th id="2214">2214</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="591Pos" title='Pos' data-type='unsigned int' data-ref="591Pos">Pos</dfn> = <a class="local col8 ref" href="#588B0" title='B0' data-ref="588B0">B0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;</td></tr>
<tr><th id="2215">2215</th><td></td></tr>
<tr><th id="2216">2216</th><td>  <i>// All the non-zero bits should be consecutive bits from the same register.</i></td></tr>
<tr><th id="2217">2217</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="592i" title='i' data-type='unsigned int' data-ref="592i">i</dfn> = <var>1</var>; <a class="local col2 ref" href="#592i" title='i' data-ref="592i">i</a> &lt; <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a>-<a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>; ++<a class="local col2 ref" href="#592i" title='i' data-ref="592i">i</a>) {</td></tr>
<tr><th id="2218">2218</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="593V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="593V">V</dfn> = <a class="local col0 ref" href="#580RC" title='RC' data-ref="580RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#592i" title='i' data-ref="592i">i</a>]</a>;</td></tr>
<tr><th id="2219">2219</th><td>    <b>if</b> (<a class="local col3 ref" href="#593V" title='V' data-ref="593V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="2220">2220</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2221">2221</th><td>    <b>if</b> (<a class="local col3 ref" href="#593V" title='V' data-ref="593V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col9 ref" href="#589SrcR" title='SrcR' data-ref="589SrcR">SrcR</a> || <a class="local col3 ref" href="#593V" title='V' data-ref="593V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> != <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a>+<a class="local col2 ref" href="#592i" title='i' data-ref="592i">i</a>)</td></tr>
<tr><th id="2222">2222</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2223">2223</th><td>  }</td></tr>
<tr><th id="2224">2224</th><td></td></tr>
<tr><th id="2225">2225</th><td>  <i>// Now, find the other bitfield among AVs.</i></td></tr>
<tr><th id="2226">2226</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="594S" title='S' data-type='unsigned int' data-ref="594S">S</dfn> = <a class="local col1 ref" href="#581AVs" title='AVs' data-ref="581AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>; <a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a> = <a class="local col1 ref" href="#581AVs" title='AVs' data-ref="581AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>)) {</td></tr>
<tr><th id="2227">2227</th><td>    <i>// The number of leading zeros here should be the number of trailing</i></td></tr>
<tr><th id="2228">2228</th><td><i>    // non-zeros in RC.</i></td></tr>
<tr><th id="2229">2229</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="595SRC" title='SRC' data-type='unsigned int' data-ref="595SRC">SRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2230">2230</th><td>    <b>if</b> (SRC != Hexagon::<span class='error' title="no member named &apos;IntRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClassID</span> &amp;&amp;</td></tr>
<tr><th id="2231">2231</th><td>        SRC != Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>)</td></tr>
<tr><th id="2232">2232</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2233">2233</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>))</td></tr>
<tr><th id="2234">2234</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2235">2235</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="596SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="596SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>);</td></tr>
<tr><th id="2236">2236</th><td>    <b>if</b> (<a class="local col6 ref" href="#596SC" title='SC' data-ref="596SC">SC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() != <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a> || <a class="local col4 ref" href="#584ctlz" title='ctlz' data-ref="584ctlz">ctlz</a>(<a class="local col6 ref" href="#596SC" title='SC' data-ref="596SC">SC</a>) != <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a>-<a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>)</td></tr>
<tr><th id="2237">2237</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2238">2238</th><td>    <i>// The Z lower bits should now match SrcR.</i></td></tr>
<tr><th id="2239">2239</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="597S0" title='S0' data-type='const BitTracker::BitValue &amp;' data-ref="597S0">S0</dfn> = <a class="local col6 ref" href="#596SC" title='SC' data-ref="596SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a>;</td></tr>
<tr><th id="2240">2240</th><td>    <b>if</b> (<a class="local col7 ref" href="#597S0" title='S0' data-ref="597S0">S0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> || <a class="local col7 ref" href="#597S0" title='S0' data-ref="597S0">S0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col9 ref" href="#589SrcR" title='SrcR' data-ref="589SrcR">SrcR</a>)</td></tr>
<tr><th id="2241">2241</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2242">2242</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="598P" title='P' data-type='unsigned int' data-ref="598P">P</dfn> = <a class="local col7 ref" href="#597S0" title='S0' data-ref="597S0">S0</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>    <b>if</b> (<a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a> &lt;= <a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a> &amp;&amp; (<a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a> + <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a>-<a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>) != <a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a>)</td></tr>
<tr><th id="2245">2245</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2246">2246</th><td>    <b>if</b> (<a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a> &lt; <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a> &amp;&amp; (<a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a> + <a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>) != <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a>)</td></tr>
<tr><th id="2247">2247</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2248">2248</th><td>    <i>// The starting bitfield position must be at a subregister boundary.</i></td></tr>
<tr><th id="2249">2249</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a>, <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a>) != <var>0</var> &amp;&amp; <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a>, <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a>) != <var>32</var>)</td></tr>
<tr><th id="2250">2250</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="599I" title='I' data-type='unsigned int' data-ref="599I">I</dfn>;</td></tr>
<tr><th id="2253">2253</th><td>    <b>for</b> (<a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a> = <var>1</var>; <a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a> &lt; <a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>; ++<a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a>) {</td></tr>
<tr><th id="2254">2254</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col0 decl" id="600V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="600V">V</dfn> = <a class="local col6 ref" href="#596SC" title='SC' data-ref="596SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a>]</a>;</td></tr>
<tr><th id="2255">2255</th><td>      <b>if</b> (<a class="local col0 ref" href="#600V" title='V' data-ref="600V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="2256">2256</th><td>        <b>break</b>;</td></tr>
<tr><th id="2257">2257</th><td>      <b>if</b> (<a class="local col0 ref" href="#600V" title='V' data-ref="600V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col9 ref" href="#589SrcR" title='SrcR' data-ref="589SrcR">SrcR</a> || <a class="local col0 ref" href="#600V" title='V' data-ref="600V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> != <a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a>+<a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a>)</td></tr>
<tr><th id="2258">2258</th><td>        <b>break</b>;</td></tr>
<tr><th id="2259">2259</th><td>    }</td></tr>
<tr><th id="2260">2260</th><td>    <b>if</b> (<a class="local col9 ref" href="#599I" title='I' data-ref="599I">I</a> != <a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>)</td></tr>
<tr><th id="2261">2261</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2262">2262</th><td></td></tr>
<tr><th id="2263">2263</th><td>    <i>// Generate bitsplit where S is defined.</i></td></tr>
<tr><th id="2264">2264</th><td>    <b>if</b> (<a class="tu ref" href="#MaxBitSplit" title='MaxBitSplit' data-use='m' data-ref="MaxBitSplit">MaxBitSplit</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>())</td></tr>
<tr><th id="2265">2265</th><td>      <a class="tu ref" href="#CountBitSplit" title='CountBitSplit' data-use='w' data-ref="CountBitSplit">CountBitSplit</a>++;</td></tr>
<tr><th id="2266">2266</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="601DefS" title='DefS' data-type='llvm::MachineInstr *' data-ref="601DefS">DefS</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#594S" title='S' data-ref="594S">S</a>);</td></tr>
<tr><th id="2267">2267</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefS != nullptr) ? void (0) : __assert_fail (&quot;DefS != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2267, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#601DefS" title='DefS' data-ref="601DefS">DefS</a> != <b>nullptr</b>);</td></tr>
<tr><th id="2268">2268</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="602DL" title='DL' data-type='llvm::DebugLoc' data-ref="602DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#601DefS" title='DefS' data-ref="601DefS">DefS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2269">2269</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="603B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="603B">B</dfn> = *<a class="local col1 ref" href="#601DefS" title='DefS' data-ref="601DefS">DefS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2270">2270</th><td>    <em>auto</em> <dfn class="local col4 decl" id="604At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="604At">At</dfn> = <a class="local col1 ref" href="#601DefS" title='DefS' data-ref="601DefS">DefS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col3 ref" href="#603B" title='B' data-ref="603B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2271">2271</th><td>                            : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#601DefS" title='DefS' data-ref="601DefS">DefS</a>);</td></tr>
<tr><th id="2272">2272</th><td>    <b>if</b> (MRI.getRegClass(SrcR)-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>)</td></tr>
<tr><th id="2273">2273</th><td>      SrcSR = (std::min(Pos, P) == <var>32</var>) ? Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span> : Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>;</td></tr>
<tr><th id="2274">2274</th><td>    <b>if</b> (!validateReg({SrcR,SrcSR}, Hexagon::<span class='error' title="no member named &apos;A4_bitspliti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_bitspliti</span>, <var>1</var>))</td></tr>
<tr><th id="2275">2275</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2276">2276</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="605ImmOp" title='ImmOp' data-type='unsigned int' data-ref="605ImmOp">ImmOp</dfn> = <a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a> &lt;= <a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a> ? <a class="local col3 ref" href="#583W" title='W' data-ref="583W">W</a>-<a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a> : <a class="local col7 ref" href="#587Z" title='Z' data-ref="587Z">Z</a>;</td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td>    <i>// Find an existing bitsplit instruction if one already exists.</i></td></tr>
<tr><th id="2279">2279</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="606NewR" title='NewR' data-type='unsigned int' data-ref="606NewR">NewR</dfn> = <var>0</var>;</td></tr>
<tr><th id="2280">2280</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="607In" title='In' data-type='llvm::MachineInstr *' data-ref="607In">In</dfn> : <a class="tu member" href="#(anonymousnamespace)::BitSimplification::NewMIs" title='(anonymous namespace)::BitSimplification::NewMIs' data-ref="(anonymousnamespace)::BitSimplification::NewMIs">NewMIs</a>) {</td></tr>
<tr><th id="2281">2281</th><td>      <b>if</b> (In-&gt;getOpcode() != Hexagon::<span class='error' title="no member named &apos;A4_bitspliti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_bitspliti</span>)</td></tr>
<tr><th id="2282">2282</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2283">2283</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="608Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="608Op1">Op1</dfn> = <a class="local col7 ref" href="#607In" title='In' data-ref="607In">In</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2284">2284</th><td>      <b>if</b> (<a class="local col8 ref" href="#608Op1" title='Op1' data-ref="608Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col9 ref" href="#589SrcR" title='SrcR' data-ref="589SrcR">SrcR</a> || <a class="local col8 ref" href="#608Op1" title='Op1' data-ref="608Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col0 ref" href="#590SrcSR" title='SrcSR' data-ref="590SrcSR">SrcSR</a>)</td></tr>
<tr><th id="2285">2285</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2286">2286</th><td>      <b>if</b> (<a class="local col7 ref" href="#607In" title='In' data-ref="607In">In</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <a class="local col5 ref" href="#605ImmOp" title='ImmOp' data-ref="605ImmOp">ImmOp</a>)</td></tr>
<tr><th id="2287">2287</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2288">2288</th><td>      <i>// Check if the target register is available here.</i></td></tr>
<tr><th id="2289">2289</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="609Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="609Op0">Op0</dfn> = <a class="local col7 ref" href="#607In" title='In' data-ref="607In">In</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2290">2290</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="610DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="610DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#609Op0" title='Op0' data-ref="609Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2291">2291</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefI != nullptr) ? void (0) : __assert_fail (&quot;DefI != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2291, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#610DefI" title='DefI' data-ref="610DefI">DefI</a> != <b>nullptr</b>);</td></tr>
<tr><th id="2292">2292</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::MDT" title='(anonymous namespace)::BitSimplification::MDT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col0 ref" href="#610DefI" title='DefI' data-ref="610DefI">DefI</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#604At" title='At' data-ref="604At">At</a>))</td></tr>
<tr><th id="2293">2293</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td>      <i>// Found one that can be reused.</i></td></tr>
<tr><th id="2296">2296</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.getSubReg() == 0) ? void (0) : __assert_fail (&quot;Op0.getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2296, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#609Op0" title='Op0' data-ref="609Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>);</td></tr>
<tr><th id="2297">2297</th><td>      <a class="local col6 ref" href="#606NewR" title='NewR' data-ref="606NewR">NewR</a> = <a class="local col9 ref" href="#609Op0" title='Op0' data-ref="609Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2298">2298</th><td>      <b>break</b>;</td></tr>
<tr><th id="2299">2299</th><td>    }</td></tr>
<tr><th id="2300">2300</th><td>    <b>if</b> (!<a class="local col6 ref" href="#606NewR" title='NewR' data-ref="606NewR">NewR</a>) {</td></tr>
<tr><th id="2301">2301</th><td>      NewR = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>);</td></tr>
<tr><th id="2302">2302</th><td>      <em>auto</em> <dfn class="local col1 decl" id="611NewBS" title='NewBS' data-type='auto' data-ref="611NewBS">NewBS</dfn> = BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_bitspliti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_bitspliti</span>), NewR)</td></tr>
<tr><th id="2303">2303</th><td>                      .addReg(SrcR, <var>0</var>, SrcSR)</td></tr>
<tr><th id="2304">2304</th><td>                      .addImm(ImmOp);</td></tr>
<tr><th id="2305">2305</th><td>      NewMIs.push_back(NewBS);</td></tr>
<tr><th id="2306">2306</th><td>    }</td></tr>
<tr><th id="2307">2307</th><td>    <b>if</b> (<a class="local col1 ref" href="#591Pos" title='Pos' data-ref="591Pos">Pos</a> &lt;= <a class="local col8 ref" href="#598P" title='P' data-ref="598P">P</a>) {</td></tr>
<tr><th id="2308">2308</th><td>      HBS::replaceRegWithSub(RD.Reg, NewR, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>, MRI);</td></tr>
<tr><th id="2309">2309</th><td>      HBS::replaceRegWithSub(S,      NewR, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>, MRI);</td></tr>
<tr><th id="2310">2310</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2311">2311</th><td>      HBS::replaceRegWithSub(S,      NewR, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>, MRI);</td></tr>
<tr><th id="2312">2312</th><td>      HBS::replaceRegWithSub(RD.Reg, NewR, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>, MRI);</td></tr>
<tr><th id="2313">2313</th><td>    }</td></tr>
<tr><th id="2314">2314</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2315">2315</th><td>  }</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2318">2318</th><td>}</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// Check for tstbit simplification opportunity, where the bit being checked</i></td></tr>
<tr><th id="2321">2321</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// can be tracked back to another register. For example:</i></td></tr>
<tr><th id="2322">2322</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">//   %2 = S2_lsr_i_r  %1, 5</i></td></tr>
<tr><th id="2323">2323</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">//   %3 = S2_tstbit_i %2, 0</i></td></tr>
<tr><th id="2324">2324</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">// =&gt;</i></td></tr>
<tr><th id="2325">2325</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">//   %3 = S2_tstbit_i %1, 5</i></td></tr>
<tr><th id="2326">2326</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::simplifyTstbit' data-type='bool (anonymous namespace)::BitSimplification::simplifyTstbit(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC)' data-ref="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">simplifyTstbit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="612MI" title='MI' data-type='llvm::MachineInstr *' data-ref="612MI">MI</dfn>,</td></tr>
<tr><th id="2327">2327</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="613RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="613RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="614RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="614RC">RC</dfn>) {</td></tr>
<tr><th id="2328">2328</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="615Opc" title='Opc' data-type='unsigned int' data-ref="615Opc">Opc</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2329">2329</th><td>  <b>if</b> (Opc != Hexagon::<span class='error' title="no member named &apos;S2_tstbit_i&apos; in namespace &apos;llvm::Hexagon&apos;">S2_tstbit_i</span>)</td></tr>
<tr><th id="2330">2330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="616BN" title='BN' data-type='unsigned int' data-ref="616BN">BN</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2333">2333</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="617RS" title='RS' data-type='BitTracker::RegisterRef' data-ref="617RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2334">2334</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618F" title='F' data-type='unsigned int' data-ref="618F">F</dfn>, <dfn class="local col9 decl" id="619W" title='W' data-type='unsigned int' data-ref="619W">W</dfn>;</td></tr>
<tr><th id="2335">2335</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="620DL" title='DL' data-type='llvm::DebugLoc' data-ref="620DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2336">2336</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col7 ref" href="#617RS" title='RS' data-ref="617RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>) || !<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col7 ref" href="#617RS" title='RS' data-ref="617RS">RS</a>, <span class='refarg'><a class="local col8 ref" href="#618F" title='F' data-ref="618F">F</a></span>, <span class='refarg'><a class="local col9 ref" href="#619W" title='W' data-ref="619W">W</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>))</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2338">2338</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="621B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="621B">B</dfn> = *<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2339">2339</th><td>  <em>auto</em> <dfn class="local col2 decl" id="622At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="622At">At</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col1 ref" href="#621B" title='B' data-ref="621B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2340">2340</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI">MI</a>);</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="623SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="623SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col7 ref" href="#617RS" title='RS' data-ref="617RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="2343">2343</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col4 decl" id="624V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="624V">V</dfn> = <a class="local col3 ref" href="#623SC" title='SC' data-ref="623SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#618F" title='F' data-ref="618F">F</a>+<a class="local col6 ref" href="#616BN" title='BN' data-ref="616BN">BN</a>]</a>;</td></tr>
<tr><th id="2344">2344</th><td>  <b>if</b> (<a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col7 ref" href="#617RS" title='RS' data-ref="617RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>) {</td></tr>
<tr><th id="2345">2345</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="625TC" title='TC' data-type='const llvm::TargetRegisterClass *' data-ref="625TC">TC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>);</td></tr>
<tr><th id="2346">2346</th><td>    <i>// Need to map V.RefI.Reg to a 32-bit register, i.e. if it is</i></td></tr>
<tr><th id="2347">2347</th><td><i>    // a double register, need to use a subregister and adjust bit</i></td></tr>
<tr><th id="2348">2348</th><td><i>    // number.</i></td></tr>
<tr><th id="2349">2349</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="626P" title='P' data-type='unsigned int' data-ref="626P">P</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="2350">2350</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="627RR" title='RR' data-type='BitTracker::RegisterRef' data-ref="627RR">RR</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="2351">2351</th><td>    <b>if</b> (TC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>) {</td></tr>
<tr><th id="2352">2352</th><td>      <a class="local col6 ref" href="#626P" title='P' data-ref="626P">P</a> = <a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;</td></tr>
<tr><th id="2353">2353</th><td>      RR.Sub = Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>;</td></tr>
<tr><th id="2354">2354</th><td>      <b>if</b> (<a class="local col6 ref" href="#626P" title='P' data-ref="626P">P</a> &gt;= <var>32</var>) {</td></tr>
<tr><th id="2355">2355</th><td>        <a class="local col6 ref" href="#626P" title='P' data-ref="626P">P</a> -= <var>32</var>;</td></tr>
<tr><th id="2356">2356</th><td>        RR.Sub = Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="2357">2357</th><td>      }</td></tr>
<tr><th id="2358">2358</th><td>    } <b>else</b> <b>if</b> (TC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>) {</td></tr>
<tr><th id="2359">2359</th><td>      <a class="local col6 ref" href="#626P" title='P' data-ref="626P">P</a> = <a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;</td></tr>
<tr><th id="2360">2360</th><td>    }</td></tr>
<tr><th id="2361">2361</th><td>    <b>if</b> (<a class="local col6 ref" href="#626P" title='P' data-ref="626P">P</a> != <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()) {</td></tr>
<tr><th id="2362">2362</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="628NewR" title='NewR' data-type='unsigned int' data-ref="628NewR">NewR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>);</td></tr>
<tr><th id="2363">2363</th><td>      BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_tstbit_i&apos; in namespace &apos;llvm::Hexagon&apos;">S2_tstbit_i</span>), NewR)</td></tr>
<tr><th id="2364">2364</th><td>          .addReg(RR.Reg, <var>0</var>, RR.Sub)</td></tr>
<tr><th id="2365">2365</th><td>          .addImm(P);</td></tr>
<tr><th id="2366">2366</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col3 ref" href="#613RD" title='RD' data-ref="613RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col8 ref" href="#628NewR" title='NewR' data-ref="628NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2367">2367</th><td>      <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col8 ref" href="#628NewR" title='NewR' data-ref="628NewR">NewR</a>, <a class="local col4 ref" href="#614RC" title='RC' data-ref="614RC">RC</a>);</td></tr>
<tr><th id="2368">2368</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2369">2369</th><td>    }</td></tr>
<tr><th id="2370">2370</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col4 ref" href="#624V" title='V' data-ref="624V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>)) {</td></tr>
<tr><th id="2371">2371</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="629NewR" title='NewR' data-type='unsigned int' data-ref="629NewR">NewR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>);</td></tr>
<tr><th id="2372">2372</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="630NewOpc" title='NewOpc' data-type='unsigned int' data-ref="630NewOpc">NewOpc</dfn> = V.is(<var>0</var>) ? Hexagon::<span class='error' title="no member named &apos;PS_false&apos; in namespace &apos;llvm::Hexagon&apos;">PS_false</span> : Hexagon::<span class='error' title="no member named &apos;PS_true&apos; in namespace &apos;llvm::Hexagon&apos;">PS_true</span>;</td></tr>
<tr><th id="2373">2373</th><td>    BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpc), NewR);</td></tr>
<tr><th id="2374">2374</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col3 ref" href="#613RD" title='RD' data-ref="613RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col9 ref" href="#629NewR" title='NewR' data-ref="629NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2375">2375</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2376">2376</th><td>  }</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2379">2379</th><td>}</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">// Detect whether RD is a bitfield extract (sign- or zero-extended) of</i></td></tr>
<tr><th id="2382">2382</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">// some register from the AVs set. Create a new corresponding instruction</i></td></tr>
<tr><th id="2383">2383</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">// at the location of MI. The intent is to recognize situations where</i></td></tr>
<tr><th id="2384">2384</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">// a sequence of instructions performs an operation that is equivalent to</i></td></tr>
<tr><th id="2385">2385</th><td><i  data-doc="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">// an extract operation, such as a shift left followed by a shift right.</i></td></tr>
<tr><th id="2386">2386</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::simplifyExtractLow' data-type='bool (anonymous namespace)::BitSimplification::simplifyExtractLow(llvm::MachineInstr * MI, BitTracker::RegisterRef RD, const BitTracker::RegisterCell &amp; RC, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">simplifyExtractLow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="631MI" title='MI' data-type='llvm::MachineInstr *' data-ref="631MI">MI</dfn>,</td></tr>
<tr><th id="2387">2387</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="632RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="632RD">RD</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="633RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="633RC">RC</dfn>,</td></tr>
<tr><th id="2388">2388</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="634AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="634AVs">AVs</dfn>) {</td></tr>
<tr><th id="2389">2389</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#GenExtract" title='GenExtract' data-use='m' data-ref="GenExtract">GenExtract</a>)</td></tr>
<tr><th id="2390">2390</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2391">2391</th><td>  <b>if</b> (<a class="tu ref" href="#MaxExtract" title='MaxExtract' data-use='m' data-ref="MaxExtract">MaxExtract</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>()) {</td></tr>
<tr><th id="2392">2392</th><td>    <b>if</b> (<a class="tu ref" href="#CountExtract" title='CountExtract' data-use='r' data-ref="CountExtract">CountExtract</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxExtract" title='MaxExtract' data-use='m' data-ref="MaxExtract">MaxExtract</a>)</td></tr>
<tr><th id="2393">2393</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2394">2394</th><td>    <a class="tu ref" href="#CountExtract" title='CountExtract' data-use='w' data-ref="CountExtract">CountExtract</a>++;</td></tr>
<tr><th id="2395">2395</th><td>  }</td></tr>
<tr><th id="2396">2396</th><td></td></tr>
<tr><th id="2397">2397</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="635W" title='W' data-type='unsigned int' data-ref="635W">W</dfn> = <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="2398">2398</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="636RW" title='RW' data-type='unsigned int' data-ref="636RW">RW</dfn> = <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>;</td></tr>
<tr><th id="2399">2399</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637Len" title='Len' data-type='unsigned int' data-ref="637Len">Len</dfn>;</td></tr>
<tr><th id="2400">2400</th><td>  <em>bool</em> <dfn class="local col8 decl" id="638Signed" title='Signed' data-type='bool' data-ref="638Signed">Signed</dfn>;</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td>  <i>// The code is mostly class-independent, except for the part that generates</i></td></tr>
<tr><th id="2403">2403</th><td><i>  // the extract instruction, and establishes the source register (in case it</i></td></tr>
<tr><th id="2404">2404</th><td><i>  // needs to use a subregister).</i></td></tr>
<tr><th id="2405">2405</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="639FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="639FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col2 ref" href="#632RD" title='RD' data-ref="632RD">RD</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2406">2406</th><td>  <b>if</b> (FRC != &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span> &amp;&amp; FRC != &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2408">2408</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0) ? void (0) : __assert_fail (&quot;RD.Sub == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2408, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#632RD" title='RD' data-ref="632RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>);</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td>  <i>// Observation:</i></td></tr>
<tr><th id="2411">2411</th><td><i>  // If the cell has a form of 00..0xx..x with k zeros and n remaining</i></td></tr>
<tr><th id="2412">2412</th><td><i>  // bits, this could be an extractu of the n bits, but it could also be</i></td></tr>
<tr><th id="2413">2413</th><td><i>  // an extractu of a longer field which happens to have 0s in the top</i></td></tr>
<tr><th id="2414">2414</th><td><i>  // bit positions.</i></td></tr>
<tr><th id="2415">2415</th><td><i>  // The same logic applies to sign-extended fields.</i></td></tr>
<tr><th id="2416">2416</th><td><i>  //</i></td></tr>
<tr><th id="2417">2417</th><td><i>  // Do not check for the extended extracts, since it would expand the</i></td></tr>
<tr><th id="2418">2418</th><td><i>  // search space quite a bit. The search may be expensive as it is.</i></td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col0 decl" id="640TopV" title='TopV' data-type='const BitTracker::BitValue &amp;' data-ref="640TopV">TopV</dfn> = <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="2421">2421</th><td></td></tr>
<tr><th id="2422">2422</th><td>  <i>// Eliminate candidates that have self-referential bits, since they</i></td></tr>
<tr><th id="2423">2423</th><td><i>  // cannot be extracts from other registers. Also, skip registers that</i></td></tr>
<tr><th id="2424">2424</th><td><i>  // have compile-time constant values.</i></td></tr>
<tr><th id="2425">2425</th><td>  <em>bool</em> <dfn class="local col1 decl" id="641IsConst" title='IsConst' data-type='bool' data-ref="641IsConst">IsConst</dfn> = <b>true</b>;</td></tr>
<tr><th id="2426">2426</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="642I" title='I' data-type='unsigned int' data-ref="642I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#642I" title='I' data-ref="642I">I</a> != <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>; ++<a class="local col2 ref" href="#642I" title='I' data-ref="642I">I</a>) {</td></tr>
<tr><th id="2427">2427</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="643V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="643V">V</dfn> = <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#642I" title='I' data-ref="642I">I</a>]</a>;</td></tr>
<tr><th id="2428">2428</th><td>    <b>if</b> (<a class="local col3 ref" href="#643V" title='V' data-ref="643V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col3 ref" href="#643V" title='V' data-ref="643V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col2 ref" href="#632RD" title='RD' data-ref="632RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>)</td></tr>
<tr><th id="2429">2429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2430">2430</th><td>    <a class="local col1 ref" href="#641IsConst" title='IsConst' data-ref="641IsConst">IsConst</a> = <a class="local col1 ref" href="#641IsConst" title='IsConst' data-ref="641IsConst">IsConst</a> &amp;&amp; (<a class="local col3 ref" href="#643V" title='V' data-ref="643V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col3 ref" href="#643V" title='V' data-ref="643V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>));</td></tr>
<tr><th id="2431">2431</th><td>  }</td></tr>
<tr><th id="2432">2432</th><td>  <b>if</b> (<a class="local col1 ref" href="#641IsConst" title='IsConst' data-ref="641IsConst">IsConst</a>)</td></tr>
<tr><th id="2433">2433</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td>  <b>if</b> (<a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>)) {</td></tr>
<tr><th id="2436">2436</th><td>    <em>bool</em> <dfn class="local col4 decl" id="644S" title='S' data-type='bool' data-ref="644S">S</dfn> = <a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>);</td></tr>
<tr><th id="2437">2437</th><td>    <b>for</b> (--<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>; <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>-<var>1</var>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col4 ref" href="#644S" title='S' data-ref="644S">S</a>); --<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>)</td></tr>
<tr><th id="2438">2438</th><td>      ;</td></tr>
<tr><th id="2439">2439</th><td>    <a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a> = <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>;</td></tr>
<tr><th id="2440">2440</th><td>    <a class="local col8 ref" href="#638Signed" title='Signed' data-ref="638Signed">Signed</a> = <a class="local col4 ref" href="#644S" title='S' data-ref="644S">S</a>;</td></tr>
<tr><th id="2441">2441</th><td>    <i>// The sign bit must be a part of the field being extended.</i></td></tr>
<tr><th id="2442">2442</th><td>    <b>if</b> (<a class="local col8 ref" href="#638Signed" title='Signed' data-ref="638Signed">Signed</a>)</td></tr>
<tr><th id="2443">2443</th><td>      ++<a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a>;</td></tr>
<tr><th id="2444">2444</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2445">2445</th><td>    <i>// This could still be a sign-extended extract.</i></td></tr>
<tr><th id="2446">2446</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopV.Type == BitTracker::BitValue::Ref) ? void (0) : __assert_fail (&quot;TopV.Type == BitTracker::BitValue::Ref&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2446, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>);</td></tr>
<tr><th id="2447">2447</th><td>    <b>if</b> (<a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col2 ref" href="#632RD" title='RD' data-ref="632RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> || <a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>-<var>1</var>)</td></tr>
<tr><th id="2448">2448</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2449">2449</th><td>    <b>for</b> (--<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>; <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>-<var>1</var>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col0 ref" href="#640TopV" title='TopV' data-ref="640TopV">TopV</a>; --<a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a>)</td></tr>
<tr><th id="2450">2450</th><td>      ;</td></tr>
<tr><th id="2451">2451</th><td>    <i>// The top bits of RC are copies of TopV. One occurrence of TopV will</i></td></tr>
<tr><th id="2452">2452</th><td><i>    // be a part of the field.</i></td></tr>
<tr><th id="2453">2453</th><td>    <a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a> = <a class="local col5 ref" href="#635W" title='W' data-ref="635W">W</a> + <var>1</var>;</td></tr>
<tr><th id="2454">2454</th><td>    <a class="local col8 ref" href="#638Signed" title='Signed' data-ref="638Signed">Signed</a> = <b>true</b>;</td></tr>
<tr><th id="2455">2455</th><td>  }</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td>  <i>// This would be just a copy. It should be handled elsewhere.</i></td></tr>
<tr><th id="2458">2458</th><td>  <b>if</b> (<a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a> == <a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>)</td></tr>
<tr><th id="2459">2459</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { { dbgs() &lt;&lt; __func__ &lt;&lt; &quot; on reg: &quot; &lt;&lt; printReg(RD.Reg, &amp;HRI, RD.Sub) &lt;&lt; &quot;, MI: &quot; &lt;&lt; *MI; dbgs() &lt;&lt; &quot;Cell: &quot; &lt;&lt; RC &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;Expected bitfield size: &quot; &lt;&lt; Len &lt;&lt; &quot; bits, &quot; &lt;&lt; (Signed ? &quot;sign&quot; : &quot;zero&quot;) &lt;&lt; &quot;-extended\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2462">2462</th><td>    dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>" on reg: "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(RD.Reg, &amp;HRI, RD.Sub)</td></tr>
<tr><th id="2463">2463</th><td>           &lt;&lt; <q>", MI: "</q> &lt;&lt; *MI;</td></tr>
<tr><th id="2464">2464</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cell: "</q> <a class="ref" href="BitTracker.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2465">2465</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expected bitfield size: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" bits, "</q></td></tr>
<tr><th id="2466">2466</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col8 ref" href="#638Signed" title='Signed' data-ref="638Signed">Signed</a> ? <q>"sign"</q> : <q>"zero"</q>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-extended\n"</q>;</td></tr>
<tr><th id="2467">2467</th><td>  });</td></tr>
<tr><th id="2468">2468</th><td></td></tr>
<tr><th id="2469">2469</th><td>  <em>bool</em> <dfn class="local col5 decl" id="645Changed" title='Changed' data-type='bool' data-ref="645Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="646R" title='R' data-type='unsigned int' data-ref="646R">R</dfn> = <a class="local col4 ref" href="#634AVs" title='AVs' data-ref="634AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a> != <var>0</var>; <a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a> = <a class="local col4 ref" href="#634AVs" title='AVs' data-ref="634AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a>)) {</td></tr>
<tr><th id="2472">2472</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a>))</td></tr>
<tr><th id="2473">2473</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2474">2474</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="647SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="647SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a>);</td></tr>
<tr><th id="2475">2475</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="648SW" title='SW' data-type='unsigned int' data-ref="648SW">SW</dfn> = <a class="local col7 ref" href="#647SC" title='SC' data-ref="647SC">SC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>    <i>// The source can be longer than the destination, as long as its size is</i></td></tr>
<tr><th id="2478">2478</th><td><i>    // a multiple of the size of the destination. Also, we would need to be</i></td></tr>
<tr><th id="2479">2479</th><td><i>    // able to refer to the subregister in the source that would be of the</i></td></tr>
<tr><th id="2480">2480</th><td><i>    // same size as the destination, but only check the sizes here.</i></td></tr>
<tr><th id="2481">2481</th><td>    <b>if</b> (<a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a> &lt; <a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a> || (<a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a> % <a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>) != <var>0</var>)</td></tr>
<tr><th id="2482">2482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>    <i>// The field can start at any offset in SC as long as it contains Len</i></td></tr>
<tr><th id="2485">2485</th><td><i>    // bits and does not cross subregister boundary (if the source register</i></td></tr>
<tr><th id="2486">2486</th><td><i>    // is longer than the destination).</i></td></tr>
<tr><th id="2487">2487</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="649Off" title='Off' data-type='unsigned int' data-ref="649Off">Off</dfn> = <var>0</var>;</td></tr>
<tr><th id="2488">2488</th><td>    <b>while</b> (<a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> &lt;= <a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a>-<a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a>) {</td></tr>
<tr><th id="2489">2489</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="650OE" title='OE' data-type='unsigned int' data-ref="650OE">OE</dfn> = (<a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a>+<a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a>)/<a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>;</td></tr>
<tr><th id="2490">2490</th><td>      <b>if</b> (<a class="local col0 ref" href="#650OE" title='OE' data-ref="650OE">OE</a> != <a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a>/<a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>) {</td></tr>
<tr><th id="2491">2491</th><td>        <i>// The assumption here is that if the source (R) is longer than the</i></td></tr>
<tr><th id="2492">2492</th><td><i>        // destination, then the destination is a sequence of words of</i></td></tr>
<tr><th id="2493">2493</th><td><i>        // size RW, and each such word in R can be accessed via a subregister.</i></td></tr>
<tr><th id="2494">2494</th><td><i>        //</i></td></tr>
<tr><th id="2495">2495</th><td><i>        // If the beginning and the end of the field cross the subregister</i></td></tr>
<tr><th id="2496">2496</th><td><i>        // boundary, advance to the next subregister.</i></td></tr>
<tr><th id="2497">2497</th><td>        <a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> = <a class="local col0 ref" href="#650OE" title='OE' data-ref="650OE">OE</a>*<a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>;</td></tr>
<tr><th id="2498">2498</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2499">2499</th><td>      }</td></tr>
<tr><th id="2500">2500</th><td>      <b>if</b> (<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt" title='(anonymous namespace)::HexagonBitSimplify::isEqual' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify7isEqualERKN4llvm10BitTracker12RegisterCellEtS5_tt">isEqual</a>(<a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a>, <var>0</var>, <a class="local col7 ref" href="#647SC" title='SC' data-ref="647SC">SC</a>, <a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a>, <a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a>))</td></tr>
<tr><th id="2501">2501</th><td>        <b>break</b>;</td></tr>
<tr><th id="2502">2502</th><td>      ++<a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a>;</td></tr>
<tr><th id="2503">2503</th><td>    }</td></tr>
<tr><th id="2504">2504</th><td></td></tr>
<tr><th id="2505">2505</th><td>    <b>if</b> (<a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> &gt; <a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a>-<a class="local col7 ref" href="#637Len" title='Len' data-ref="637Len">Len</a>)</td></tr>
<tr><th id="2506">2506</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2507">2507</th><td></td></tr>
<tr><th id="2508">2508</th><td>    <i>// Found match.</i></td></tr>
<tr><th id="2509">2509</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="651ExtOpc" title='ExtOpc' data-type='unsigned int' data-ref="651ExtOpc">ExtOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2510">2510</th><td>    <b>if</b> (<a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> == <var>0</var>) {</td></tr>
<tr><th id="2511">2511</th><td>      <b>if</b> (Len == <var>8</var>)</td></tr>
<tr><th id="2512">2512</th><td>        ExtOpc = Signed ? Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span> : Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>;</td></tr>
<tr><th id="2513">2513</th><td>      <b>else</b> <b>if</b> (Len == <var>16</var>)</td></tr>
<tr><th id="2514">2514</th><td>        ExtOpc = Signed ? Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span> : Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>;</td></tr>
<tr><th id="2515">2515</th><td>      <b>else</b> <b>if</b> (Len &lt; <var>10</var> &amp;&amp; !Signed)</td></tr>
<tr><th id="2516">2516</th><td>        ExtOpc = Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>;</td></tr>
<tr><th id="2517">2517</th><td>    }</td></tr>
<tr><th id="2518">2518</th><td>    <b>if</b> (<a class="local col1 ref" href="#651ExtOpc" title='ExtOpc' data-ref="651ExtOpc">ExtOpc</a> == <var>0</var>) {</td></tr>
<tr><th id="2519">2519</th><td>      ExtOpc =</td></tr>
<tr><th id="2520">2520</th><td>          Signed ? (RW == <var>32</var> ? Hexagon::<span class='error' title="no member named &apos;S4_extract&apos; in namespace &apos;llvm::Hexagon&apos;">S4_extract</span>  : Hexagon::<span class='error' title="no member named &apos;S4_extractp&apos; in namespace &apos;llvm::Hexagon&apos;">S4_extractp</span>)</td></tr>
<tr><th id="2521">2521</th><td>                 : (RW == <var>32</var> ? Hexagon::<span class='error' title="no member named &apos;S2_extractu&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractu</span> : Hexagon::<span class='error' title="no member named &apos;S2_extractup&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractup</span>);</td></tr>
<tr><th id="2522">2522</th><td>    }</td></tr>
<tr><th id="2523">2523</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="652SR" title='SR' data-type='unsigned int' data-ref="652SR">SR</dfn> = <var>0</var>;</td></tr>
<tr><th id="2524">2524</th><td>    <i>// This only recognizes isub_lo and isub_hi.</i></td></tr>
<tr><th id="2525">2525</th><td>    <b>if</b> (<a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a> != <a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a> &amp;&amp; <a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>*<var>2</var> != <a class="local col8 ref" href="#648SW" title='SW' data-ref="648SW">SW</a>)</td></tr>
<tr><th id="2526">2526</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2527">2527</th><td>    <b>if</b> (RW != SW)</td></tr>
<tr><th id="2528">2528</th><td>      SR = (Off/RW == <var>0</var>) ? Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span> : Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>;</td></tr>
<tr><th id="2529">2529</th><td>    <a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> = <a class="local col9 ref" href="#649Off" title='Off' data-ref="649Off">Off</a> % <a class="local col6 ref" href="#636RW" title='RW' data-ref="636RW">RW</a>;</td></tr>
<tr><th id="2530">2530</th><td></td></tr>
<tr><th id="2531">2531</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj" title='(anonymous namespace)::BitSimplification::validateReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj">validateReg</a>(<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">{</a><a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a>,<a class="local col2 ref" href="#652SR" title='SR' data-ref="652SR">SR</a>}, <a class="local col1 ref" href="#651ExtOpc" title='ExtOpc' data-ref="651ExtOpc">ExtOpc</a>, <var>1</var>))</td></tr>
<tr><th id="2532">2532</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2533">2533</th><td></td></tr>
<tr><th id="2534">2534</th><td>    <i>// Don't generate the same instruction as the one being optimized.</i></td></tr>
<tr><th id="2535">2535</th><td>    <b>if</b> (<a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col1 ref" href="#651ExtOpc" title='ExtOpc' data-ref="651ExtOpc">ExtOpc</a>) {</td></tr>
<tr><th id="2536">2536</th><td>      <i>// All possible ExtOpc's have the source in operand(1).</i></td></tr>
<tr><th id="2537">2537</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="653SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="653SrcOp">SrcOp</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2538">2538</th><td>      <b>if</b> (<a class="local col3 ref" href="#653SrcOp" title='SrcOp' data-ref="653SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#646R" title='R' data-ref="646R">R</a>)</td></tr>
<tr><th id="2539">2539</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2540">2540</th><td>    }</td></tr>
<tr><th id="2541">2541</th><td></td></tr>
<tr><th id="2542">2542</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="654DL" title='DL' data-type='llvm::DebugLoc' data-ref="654DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2543">2543</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="655B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="655B">B</dfn> = *<a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2544">2544</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="656NewR" title='NewR' data-type='unsigned int' data-ref="656NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#639FRC" title='FRC' data-ref="639FRC">FRC</a>);</td></tr>
<tr><th id="2545">2545</th><td>    <em>auto</em> <dfn class="local col7 decl" id="657At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="657At">At</dfn> = <a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col5 ref" href="#655B" title='B' data-ref="655B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2546">2546</th><td>                          : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#631MI" title='MI' data-ref="631MI">MI</a>);</td></tr>
<tr><th id="2547">2547</th><td>    <em>auto</em> <dfn class="local col8 decl" id="658MIB" title='MIB' data-type='auto' data-ref="658MIB">MIB</dfn> = BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(ExtOpc), NewR)</td></tr>
<tr><th id="2548">2548</th><td>                  .addReg(R, <var>0</var>, SR);</td></tr>
<tr><th id="2549">2549</th><td>    <b>switch</b> (<a class="local col1 ref" href="#651ExtOpc" title='ExtOpc' data-ref="651ExtOpc">ExtOpc</a>) {</td></tr>
<tr><th id="2550">2550</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="2551">2551</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="2552">2552</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span>:</td></tr>
<tr><th id="2553">2553</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>:</td></tr>
<tr><th id="2554">2554</th><td>        <b>break</b>;</td></tr>
<tr><th id="2555">2555</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>:</td></tr>
<tr><th id="2556">2556</th><td>        MIB.addImm((<var>1u</var> &lt;&lt; Len) - <var>1</var>);</td></tr>
<tr><th id="2557">2557</th><td>        <b>break</b>;</td></tr>
<tr><th id="2558">2558</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_extract&apos; in namespace &apos;llvm::Hexagon&apos;">S4_extract</span>:</td></tr>
<tr><th id="2559">2559</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_extractu&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractu</span>:</td></tr>
<tr><th id="2560">2560</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_extractp&apos; in namespace &apos;llvm::Hexagon&apos;">S4_extractp</span>:</td></tr>
<tr><th id="2561">2561</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_extractup&apos; in namespace &apos;llvm::Hexagon&apos;">S2_extractup</span>:</td></tr>
<tr><th id="2562">2562</th><td>        MIB.addImm(Len)</td></tr>
<tr><th id="2563">2563</th><td>           .addImm(Off);</td></tr>
<tr><th id="2564">2564</th><td>        <b>break</b>;</td></tr>
<tr><th id="2565">2565</th><td>      <b>default</b>:</td></tr>
<tr><th id="2566">2566</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2566)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="2567">2567</th><td>    }</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col2 ref" href="#632RD" title='RD' data-ref="632RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col6 ref" href="#656NewR" title='NewR' data-ref="656NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2570">2570</th><td>    <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col6 ref" href="#656NewR" title='NewR' data-ref="656NewR">NewR</a>), <a class="local col3 ref" href="#633RC" title='RC' data-ref="633RC">RC</a>);</td></tr>
<tr><th id="2571">2571</th><td>    <a class="local col5 ref" href="#645Changed" title='Changed' data-ref="645Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="2572">2572</th><td>    <b>break</b>;</td></tr>
<tr><th id="2573">2573</th><td>  }</td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td>  <b>return</b> <a class="local col5 ref" href="#645Changed" title='Changed' data-ref="645Changed">Changed</a>;</td></tr>
<tr><th id="2576">2576</th><td>}</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE" title='(anonymous namespace)::BitSimplification::simplifyRCmp0' data-type='bool (anonymous namespace)::BitSimplification::simplifyRCmp0(llvm::MachineInstr * MI, BitTracker::RegisterRef RD)' data-ref="_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE">simplifyRCmp0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="659MI" title='MI' data-type='llvm::MachineInstr *' data-ref="659MI">MI</dfn>,</td></tr>
<tr><th id="2579">2579</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="660RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="660RD">RD</dfn>) {</td></tr>
<tr><th id="2580">2580</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661Opc" title='Opc' data-type='unsigned int' data-ref="661Opc">Opc</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2581">2581</th><td>  <b>if</b> (Opc != Hexagon::<span class='error' title="no member named &apos;A4_rcmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpeqi</span> &amp;&amp; Opc != Hexagon::<span class='error' title="no member named &apos;A4_rcmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpneqi</span>)</td></tr>
<tr><th id="2582">2582</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2583">2583</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="662CmpOp" title='CmpOp' data-type='llvm::MachineOperand &amp;' data-ref="662CmpOp">CmpOp</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2584">2584</th><td>  <b>if</b> (!<a class="local col2 ref" href="#662CmpOp" title='CmpOp' data-ref="662CmpOp">CmpOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col2 ref" href="#662CmpOp" title='CmpOp' data-ref="662CmpOp">CmpOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="2585">2585</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="663FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="663FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col0 ref" href="#660RD" title='RD' data-ref="660RD">RD</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2588">2588</th><td>  <b>if</b> (FRC != &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span> &amp;&amp; FRC != &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="2589">2589</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2590">2590</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0) ? void (0) : __assert_fail (&quot;RD.Sub == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2590, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#660RD" title='RD' data-ref="660RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>);</td></tr>
<tr><th id="2591">2591</th><td></td></tr>
<tr><th id="2592">2592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="664B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="664B">B</dfn> = *<a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2593">2593</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="665DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="665DL">DL</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2594">2594</th><td>  <em>auto</em> <dfn class="local col6 decl" id="666At" title='At' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="666At">At</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() ? <a class="local col4 ref" href="#664B" title='B' data-ref="664B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>()</td></tr>
<tr><th id="2595">2595</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>);</td></tr>
<tr><th id="2596">2596</th><td>  <em>bool</em> <dfn class="local col7 decl" id="667KnownZ" title='KnownZ' data-type='bool' data-ref="667KnownZ">KnownZ</dfn> = <b>true</b>;</td></tr>
<tr><th id="2597">2597</th><td>  <em>bool</em> <dfn class="local col8 decl" id="668KnownNZ" title='KnownNZ' data-type='bool' data-ref="668KnownNZ">KnownNZ</dfn> = <b>false</b>;</td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="669SR" title='SR' data-type='BitTracker::RegisterRef' data-ref="669SR">SR</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2600">2600</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col9 ref" href="#669SR" title='SR' data-ref="669SR">SR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="2601">2601</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2602">2602</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="670SC" title='SC' data-type='const BitTracker::RegisterCell &amp;' data-ref="670SC">SC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col9 ref" href="#669SR" title='SR' data-ref="669SR">SR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="2603">2603</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="671F" title='F' data-type='unsigned int' data-ref="671F">F</dfn>, <dfn class="local col2 decl" id="672W" title='W' data-type='unsigned int' data-ref="672W">W</dfn>;</td></tr>
<tr><th id="2604">2604</th><td>  <b>if</b> (!<a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getSubregMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify13getSubregMaskERKN4llvm10BitTracker11RegisterRefERjS6_RNS1_19MachineRegisterInfoE">getSubregMask</a>(<a class="local col9 ref" href="#669SR" title='SR' data-ref="669SR">SR</a>, <span class='refarg'><a class="local col1 ref" href="#671F" title='F' data-ref="671F">F</a></span>, <span class='refarg'><a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>))</td></tr>
<tr><th id="2605">2605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2606">2606</th><td></td></tr>
<tr><th id="2607">2607</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="673I" title='I' data-type='uint16_t' data-ref="673I">I</dfn> = <a class="local col1 ref" href="#671F" title='F' data-ref="671F">F</a>; <a class="local col3 ref" href="#673I" title='I' data-ref="673I">I</a> != <a class="local col1 ref" href="#671F" title='F' data-ref="671F">F</a>+<a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a>; ++<a class="local col3 ref" href="#673I" title='I' data-ref="673I">I</a>) {</td></tr>
<tr><th id="2608">2608</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col4 decl" id="674V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="674V">V</dfn> = <a class="local col0 ref" href="#670SC" title='SC' data-ref="670SC">SC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#673I" title='I' data-ref="673I">I</a>]</a>;</td></tr>
<tr><th id="2609">2609</th><td>    <b>if</b> (!<a class="local col4 ref" href="#674V" title='V' data-ref="674V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="2610">2610</th><td>      <a class="local col7 ref" href="#667KnownZ" title='KnownZ' data-ref="667KnownZ">KnownZ</a> = <b>false</b>;</td></tr>
<tr><th id="2611">2611</th><td>    <b>if</b> (<a class="local col4 ref" href="#674V" title='V' data-ref="674V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="2612">2612</th><td>      <a class="local col8 ref" href="#668KnownNZ" title='KnownNZ' data-ref="668KnownNZ">KnownNZ</a> = <b>true</b>;</td></tr>
<tr><th id="2613">2613</th><td>  }</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td>  <em>auto</em> <dfn class="local col5 decl" id="675ReplaceWithConst" title='ReplaceWithConst' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:2615:27)' data-ref="675ReplaceWithConst">ReplaceWithConst</dfn> = [&amp;] (<em>int</em> <dfn class="local col6 decl" id="676C" title='C' data-type='int' data-ref="676C">C</dfn>) {</td></tr>
<tr><th id="2616">2616</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="677NewR" title='NewR' data-type='unsigned int' data-ref="677NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#663FRC" title='FRC' data-ref="663FRC">FRC</a>);</td></tr>
<tr><th id="2617">2617</th><td>    BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), NewR)</td></tr>
<tr><th id="2618">2618</th><td>      .addImm(C);</td></tr>
<tr><th id="2619">2619</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col0 ref" href="#660RD" title='RD' data-ref="660RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col7 ref" href="#677NewR" title='NewR' data-ref="677NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2620">2620</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="678NewRC" title='NewRC' data-type='BitTracker::RegisterCell' data-ref="678NewRC">NewRC</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a>);</td></tr>
<tr><th id="2621">2621</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="679I" title='I' data-type='uint16_t' data-ref="679I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#679I" title='I' data-ref="679I">I</a> != <a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a>; ++<a class="local col9 ref" href="#679I" title='I' data-ref="679I">I</a>) {</td></tr>
<tr><th id="2622">2622</th><td>      <a class="local col8 ref" href="#678NewRC" title='NewRC' data-ref="678NewRC">NewRC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#679I" title='I' data-ref="679I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb">(</a><a class="local col6 ref" href="#676C" title='C' data-ref="676C">C</a> &amp; <var>1</var>);</td></tr>
<tr><th id="2623">2623</th><td>      <a class="local col6 ref" href="#676C" title='C' data-ref="676C">C</a> = <em>unsigned</em>(<a class="local col6 ref" href="#676C" title='C' data-ref="676C">C</a>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="2624">2624</th><td>    }</td></tr>
<tr><th id="2625">2625</th><td>    <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col7 ref" href="#677NewR" title='NewR' data-ref="677NewR">NewR</a>), <a class="local col8 ref" href="#678NewRC" title='NewRC' data-ref="678NewRC">NewRC</a>);</td></tr>
<tr><th id="2626">2626</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2627">2627</th><td>  };</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>  <em>auto</em> <dfn class="local col0 decl" id="680IsNonZero" title='IsNonZero' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:2629:20)' data-ref="680IsNonZero">IsNonZero</dfn> = [] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="681Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="681Op">Op</dfn>) {</td></tr>
<tr><th id="2630">2630</th><td>    <b>if</b> (<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>())</td></tr>
<tr><th id="2631">2631</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2632">2632</th><td>    <b>if</b> (<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2633">2633</th><td>      <b>return</b> <a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="2634">2634</th><td>    <b>if</b> (<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>())</td></tr>
<tr><th id="2635">2635</th><td>      <b>return</b> !<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>();</td></tr>
<tr><th id="2636">2636</th><td>    <b>if</b> (<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>())</td></tr>
<tr><th id="2637">2637</th><td>      <b>return</b> !<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>();</td></tr>
<tr><th id="2638">2638</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2639">2639</th><td>  };</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td>  <em>auto</em> <dfn class="local col2 decl" id="682IsZero" title='IsZero' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:2641:17)' data-ref="682IsZero">IsZero</dfn> = [] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="683Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="683Op">Op</dfn>) {</td></tr>
<tr><th id="2642">2642</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>())</td></tr>
<tr><th id="2643">2643</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2644">2644</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2645">2645</th><td>      <b>return</b> <a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>())</td></tr>
<tr><th id="2647">2647</th><td>      <b>return</b> <a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>();</td></tr>
<tr><th id="2648">2648</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>())</td></tr>
<tr><th id="2649">2649</th><td>      <b>return</b> <a class="local col3 ref" href="#683Op" title='Op' data-ref="683Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>();</td></tr>
<tr><th id="2650">2650</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2651">2651</th><td>  };</td></tr>
<tr><th id="2652">2652</th><td></td></tr>
<tr><th id="2653">2653</th><td>  <i>// If the source register is known to be 0 or non-0, the comparison can</i></td></tr>
<tr><th id="2654">2654</th><td><i>  // be folded to a load of a constant.</i></td></tr>
<tr><th id="2655">2655</th><td>  <b>if</b> (<a class="local col7 ref" href="#667KnownZ" title='KnownZ' data-ref="667KnownZ">KnownZ</a> || <a class="local col8 ref" href="#668KnownNZ" title='KnownNZ' data-ref="668KnownNZ">KnownNZ</a>) {</td></tr>
<tr><th id="2656">2656</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (KnownZ != KnownNZ &amp;&amp; &quot;Register cannot be both 0 and non-0&quot;) ? void (0) : __assert_fail (&quot;KnownZ != KnownNZ &amp;&amp; \&quot;Register cannot be both 0 and non-0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp&quot;, 2656, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#667KnownZ" title='KnownZ' data-ref="667KnownZ">KnownZ</a> != <a class="local col8 ref" href="#668KnownNZ" title='KnownNZ' data-ref="668KnownNZ">KnownNZ</a> &amp;&amp; <q>"Register cannot be both 0 and non-0"</q>);</td></tr>
<tr><th id="2657">2657</th><td>    <b>return</b> ReplaceWithConst(KnownZ == (Opc == Hexagon::<span class='error' title="no member named &apos;A4_rcmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpeqi</span>));</td></tr>
<tr><th id="2658">2658</th><td>  }</td></tr>
<tr><th id="2659">2659</th><td></td></tr>
<tr><th id="2660">2660</th><td>  <i>// Special case: if the compare comes from a C2_muxii, then we know the</i></td></tr>
<tr><th id="2661">2661</th><td><i>  // two possible constants that can be the source value.</i></td></tr>
<tr><th id="2662">2662</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="684InpDef" title='InpDef' data-type='llvm::MachineInstr *' data-ref="684InpDef">InpDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#669SR" title='SR' data-ref="669SR">SR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="2663">2663</th><td>  <b>if</b> (!<a class="local col4 ref" href="#684InpDef" title='InpDef' data-ref="684InpDef">InpDef</a>)</td></tr>
<tr><th id="2664">2664</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2665">2665</th><td>  <b>if</b> (SR.Sub == <var>0</var> &amp;&amp; InpDef-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;C2_muxii&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxii</span>) {</td></tr>
<tr><th id="2666">2666</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="685Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="685Src1">Src1</dfn> = <a class="local col4 ref" href="#684InpDef" title='InpDef' data-ref="684InpDef">InpDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2667">2667</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="686Src2" title='Src2' data-type='llvm::MachineOperand &amp;' data-ref="686Src2">Src2</dfn> = <a class="local col4 ref" href="#684InpDef" title='InpDef' data-ref="684InpDef">InpDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2668">2668</th><td>    <i>// Check if both are non-zero.</i></td></tr>
<tr><th id="2669">2669</th><td>    <em>bool</em> <dfn class="local col7 decl" id="687KnownNZ1" title='KnownNZ1' data-type='bool' data-ref="687KnownNZ1">KnownNZ1</dfn> = <a class="local col0 ref" href="#680IsNonZero" title='IsNonZero' data-ref="680IsNonZero">IsNonZero</a>(<a class="local col5 ref" href="#685Src1" title='Src1' data-ref="685Src1">Src1</a>), <dfn class="local col8 decl" id="688KnownNZ2" title='KnownNZ2' data-type='bool' data-ref="688KnownNZ2">KnownNZ2</dfn> = <a class="local col0 ref" href="#680IsNonZero" title='IsNonZero' data-ref="680IsNonZero">IsNonZero</a>(<a class="local col6 ref" href="#686Src2" title='Src2' data-ref="686Src2">Src2</a>);</td></tr>
<tr><th id="2670">2670</th><td>    <b>if</b> (KnownNZ1 &amp;&amp; KnownNZ2)</td></tr>
<tr><th id="2671">2671</th><td>      <b>return</b> ReplaceWithConst(Opc == Hexagon::<span class='error' title="no member named &apos;A4_rcmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpneqi</span>);</td></tr>
<tr><th id="2672">2672</th><td>    <i>// Check if both are zero.</i></td></tr>
<tr><th id="2673">2673</th><td>    <em>bool</em> <dfn class="local col9 decl" id="689KnownZ1" title='KnownZ1' data-type='bool' data-ref="689KnownZ1">KnownZ1</dfn> = <a class="local col2 ref" href="#682IsZero" title='IsZero' data-ref="682IsZero">IsZero</a>(<a class="local col5 ref" href="#685Src1" title='Src1' data-ref="685Src1">Src1</a>), <dfn class="local col0 decl" id="690KnownZ2" title='KnownZ2' data-type='bool' data-ref="690KnownZ2">KnownZ2</dfn> = <a class="local col2 ref" href="#682IsZero" title='IsZero' data-ref="682IsZero">IsZero</a>(<a class="local col6 ref" href="#686Src2" title='Src2' data-ref="686Src2">Src2</a>);</td></tr>
<tr><th id="2674">2674</th><td>    <b>if</b> (KnownZ1 &amp;&amp; KnownZ2)</td></tr>
<tr><th id="2675">2675</th><td>      <b>return</b> ReplaceWithConst(Opc == Hexagon::<span class='error' title="no member named &apos;A4_rcmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpeqi</span>);</td></tr>
<tr><th id="2676">2676</th><td></td></tr>
<tr><th id="2677">2677</th><td>    <i>// If for both operands we know that they are either 0 or non-0,</i></td></tr>
<tr><th id="2678">2678</th><td><i>    // replace the comparison with a C2_muxii, using the same predicate</i></td></tr>
<tr><th id="2679">2679</th><td><i>    // register, but with operands substituted with 0/1 accordingly.</i></td></tr>
<tr><th id="2680">2680</th><td>    <b>if</b> ((<a class="local col9 ref" href="#689KnownZ1" title='KnownZ1' data-ref="689KnownZ1">KnownZ1</a> || <a class="local col7 ref" href="#687KnownNZ1" title='KnownNZ1' data-ref="687KnownNZ1">KnownNZ1</a>) &amp;&amp; (<a class="local col0 ref" href="#690KnownZ2" title='KnownZ2' data-ref="690KnownZ2">KnownZ2</a> || <a class="local col8 ref" href="#688KnownNZ2" title='KnownNZ2' data-ref="688KnownNZ2">KnownNZ2</a>)) {</td></tr>
<tr><th id="2681">2681</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="691NewR" title='NewR' data-type='unsigned int' data-ref="691NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#663FRC" title='FRC' data-ref="663FRC">FRC</a>);</td></tr>
<tr><th id="2682">2682</th><td>      BuildMI(B, At, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;C2_muxii&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxii</span>), NewR)</td></tr>
<tr><th id="2683">2683</th><td>        .addReg(InpDef-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="2684">2684</th><td>        .addImm(KnownZ1 == (Opc == Hexagon::<span class='error' title="no member named &apos;A4_rcmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpeqi</span>))</td></tr>
<tr><th id="2685">2685</th><td>        .addImm(KnownZ2 == (Opc == Hexagon::<span class='error' title="no member named &apos;A4_rcmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_rcmpeqi</span>));</td></tr>
<tr><th id="2686">2686</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col0 ref" href="#660RD" title='RD' data-ref="660RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#691NewR" title='NewR' data-ref="691NewR">NewR</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2687">2687</th><td>      <i>// Create a new cell with only the least significant bit unknown.</i></td></tr>
<tr><th id="2688">2688</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="692NewRC" title='NewRC' data-type='BitTracker::RegisterCell' data-ref="692NewRC">NewRC</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a>);</td></tr>
<tr><th id="2689">2689</th><td>      <a class="local col2 ref" href="#692NewRC" title='NewRC' data-ref="692NewRC">NewRC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="2690">2690</th><td>      <a class="local col2 ref" href="#692NewRC" title='NewRC' data-ref="692NewRC">NewRC</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>1</var>, <a class="local col2 ref" href="#672W" title='W' data-ref="672W">W</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="2691">2691</th><td>      <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col1 ref" href="#691NewR" title='NewR' data-ref="691NewR">NewR</a>), <a class="local col2 ref" href="#692NewRC" title='NewRC' data-ref="692NewRC">NewRC</a>);</td></tr>
<tr><th id="2692">2692</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2693">2693</th><td>    }</td></tr>
<tr><th id="2694">2694</th><td>  }</td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2697">2697</th><td>}</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::processBlock' data-type='bool (anonymous namespace)::BitSimplification::processBlock(llvm::MachineBasicBlock &amp; B, const (anonymous namespace)::RegisterSet &amp; AVs)' data-ref="_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="693B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="693B">B</dfn>,</td></tr>
<tr><th id="2700">2700</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="694AVs" title='AVs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="694AVs">AVs</dfn>) {</td></tr>
<tr><th id="2701">2701</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(&amp;<a class="local col3 ref" href="#693B" title='B' data-ref="693B">B</a>))</td></tr>
<tr><th id="2702">2702</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2703">2703</th><td>  <em>bool</em> <dfn class="local col5 decl" id="695Changed" title='Changed' data-type='bool' data-ref="695Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="2704">2704</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <dfn class="local col6 decl" id="696AVB" title='AVB' data-type='(anonymous namespace)::RegisterSet' data-ref="696AVB">AVB</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_"></a><a class="local col4 ref" href="#694AVs" title='AVs' data-ref="694AVs">AVs</a>;</td></tr>
<tr><th id="2705">2705</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col7 decl" id="697Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="697Defs">Defs</dfn>;</td></tr>
<tr><th id="2706">2706</th><td></td></tr>
<tr><th id="2707">2707</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="698I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="698I">I</dfn> = <a class="local col3 ref" href="#693B" title='B' data-ref="693B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="699E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="699E">E</dfn> = <a class="local col3 ref" href="#693B" title='B' data-ref="693B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col8 ref" href="#698I" title='I' data-ref="698I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#699E" title='E' data-ref="699E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#698I" title='I' data-ref="698I">I</a>, <a class="local col6 ref" href="#696AVB" title='AVB' data-ref="696AVB">AVB</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col7 ref" href="#697Defs" title='Defs' data-ref="697Defs">Defs</a>)) {</td></tr>
<tr><th id="2708">2708</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="700MI" title='MI' data-type='llvm::MachineInstr *' data-ref="700MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#698I" title='I' data-ref="698I">I</a>;</td></tr>
<tr><th id="2709">2709</th><td>    <a class="local col7 ref" href="#697Defs" title='Defs' data-ref="697Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="2710">2710</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(*<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#697Defs" title='Defs' data-ref="697Defs">Defs</a></span>);</td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="701Opc" title='Opc' data-type='unsigned int' data-ref="701Opc">Opc</dfn> = <a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2713">2713</th><td>    <b>if</b> (<a class="local col1 ref" href="#701Opc" title='Opc' data-ref="701Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> || <a class="local col1 ref" href="#701Opc" title='Opc' data-ref="701Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>)</td></tr>
<tr><th id="2714">2714</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2715">2715</th><td></td></tr>
<tr><th id="2716">2716</th><td>    <b>if</b> (<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="2717">2717</th><td>      <em>bool</em> <dfn class="local col2 decl" id="702T" title='T' data-type='bool' data-ref="702T">T</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreUpperHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE">genStoreUpperHalf</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>);</td></tr>
<tr><th id="2718">2718</th><td>      <a class="local col2 ref" href="#702T" title='T' data-ref="702T">T</a> = <a class="local col2 ref" href="#702T" title='T' data-ref="702T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE" title='(anonymous namespace)::BitSimplification::genStoreImmediate' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE">genStoreImmediate</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>);</td></tr>
<tr><th id="2719">2719</th><td>      <a class="local col5 ref" href="#695Changed" title='Changed' data-ref="695Changed">Changed</a> |= <a class="local col2 ref" href="#702T" title='T' data-ref="702T">T</a>;</td></tr>
<tr><th id="2720">2720</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2721">2721</th><td>    }</td></tr>
<tr><th id="2722">2722</th><td></td></tr>
<tr><th id="2723">2723</th><td>    <b>if</b> (<a class="local col7 ref" href="#697Defs" title='Defs' data-ref="697Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() != <var>1</var>)</td></tr>
<tr><th id="2724">2724</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2725">2725</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="703Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="703Op0">Op0</dfn> = <a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2726">2726</th><td>    <b>if</b> (!<a class="local col3 ref" href="#703Op0" title='Op0' data-ref="703Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#703Op0" title='Op0' data-ref="703Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="2727">2727</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2728">2728</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="704RD" title='RD' data-type='BitTracker::RegisterRef' data-ref="704RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col3 ref" href="#703Op0" title='Op0' data-ref="703Op0">Op0</a>;</td></tr>
<tr><th id="2729">2729</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="2730">2730</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2731">2731</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="705FRC" title='FRC' data-type='const llvm::TargetRegisterClass *' data-ref="705FRC">FRC</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::getFinalVRegClass' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify17getFinalVRegClassERKN4llvm10BitTracker11RegisterRefERNS1_19MachineRegisterInfoE">getFinalVRegClass</a>(<a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BitSimplification::MRI" title='(anonymous namespace)::BitSimplification::MRI' data-use='a' data-ref="(anonymousnamespace)::BitSimplification::MRI">MRI</a></span>);</td></tr>
<tr><th id="2732">2732</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="706RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="706RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitSimplification::BT" title='(anonymous namespace)::BitSimplification::BT' data-use='m' data-ref="(anonymousnamespace)::BitSimplification::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="2733">2733</th><td></td></tr>
<tr><th id="2734">2734</th><td>    <b>if</b> (FRC-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>) {</td></tr>
<tr><th id="2735">2735</th><td>      <em>bool</em> <dfn class="local col7 decl" id="707T" title='T' data-type='bool' data-ref="707T">T</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genPackhl' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genPackhl</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>);</td></tr>
<tr><th id="2736">2736</th><td>      <a class="local col7 ref" href="#707T" title='T' data-ref="707T">T</a> = <a class="local col7 ref" href="#707T" title='T' data-ref="707T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::simplifyExtractLow' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">simplifyExtractLow</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>, <a class="local col6 ref" href="#696AVB" title='AVB' data-ref="696AVB">AVB</a>);</td></tr>
<tr><th id="2737">2737</th><td>      <a class="local col5 ref" href="#695Changed" title='Changed' data-ref="695Changed">Changed</a> |= <a class="local col7 ref" href="#707T" title='T' data-ref="707T">T</a>;</td></tr>
<tr><th id="2738">2738</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2739">2739</th><td>    }</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td>    <b>if</b> (FRC-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;IntRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClassID</span>) {</td></tr>
<tr><th id="2742">2742</th><td>      <em>bool</em> <dfn class="local col8 decl" id="708T" title='T' data-type='bool' data-ref="708T">T</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::genBitSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">genBitSplit</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>, <a class="local col6 ref" href="#696AVB" title='AVB' data-ref="696AVB">AVB</a>);</td></tr>
<tr><th id="2743">2743</th><td>      <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> = <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE" title='(anonymous namespace)::BitSimplification::simplifyExtractLow' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE">simplifyExtractLow</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>, <a class="local col6 ref" href="#696AVB" title='AVB' data-ref="696AVB">AVB</a>);</td></tr>
<tr><th id="2744">2744</th><td>      <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> = <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractHalf</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>);</td></tr>
<tr><th id="2745">2745</th><td>      <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> = <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genCombineHalf' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genCombineHalf</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>);</td></tr>
<tr><th id="2746">2746</th><td>      <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> = <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::genExtractLow' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">genExtractLow</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>);</td></tr>
<tr><th id="2747">2747</th><td>      <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> = <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a> || <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE" title='(anonymous namespace)::BitSimplification::simplifyRCmp0' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE">simplifyRCmp0</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>);</td></tr>
<tr><th id="2748">2748</th><td>      <a class="local col5 ref" href="#695Changed" title='Changed' data-ref="695Changed">Changed</a> |= <a class="local col8 ref" href="#708T" title='T' data-ref="708T">T</a>;</td></tr>
<tr><th id="2749">2749</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2750">2750</th><td>    }</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td>    <b>if</b> (FRC-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;PredRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClassID</span>) {</td></tr>
<tr><th id="2753">2753</th><td>      <em>bool</em> <dfn class="local col9 decl" id="709T" title='T' data-type='bool' data-ref="709T">T</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE" title='(anonymous namespace)::BitSimplification::simplifyTstbit' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE">simplifyTstbit</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="ref fake" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#704RD" title='RD' data-ref="704RD">RD</a>, <a class="local col6 ref" href="#706RC" title='RC' data-ref="706RC">RC</a>);</td></tr>
<tr><th id="2754">2754</th><td>      <a class="local col5 ref" href="#695Changed" title='Changed' data-ref="695Changed">Changed</a> |= <a class="local col9 ref" href="#709T" title='T' data-ref="709T">T</a>;</td></tr>
<tr><th id="2755">2755</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2756">2756</th><td>    }</td></tr>
<tr><th id="2757">2757</th><td>  }</td></tr>
<tr><th id="2758">2758</th><td>  <b>return</b> <a class="local col5 ref" href="#695Changed" title='Changed' data-ref="695Changed">Changed</a>;</td></tr>
<tr><th id="2759">2759</th><td>}</td></tr>
<tr><th id="2760">2760</th><td></td></tr>
<tr><th id="2761">2761</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118HexagonBitSimplify20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonBitSimplify::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonBitSimplify::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="710MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="710MF">MF</dfn>) {</td></tr>
<tr><th id="2762">2762</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="2763">2763</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="711HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="711HST">HST</dfn> = <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="2766">2766</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="712HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="712HRI">HRI</dfn> = *<a class="local col1 ref" href="#711HST" title='HST' data-ref="711HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2767">2767</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="713HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="713HII">HII</dfn> = *<a class="local col1 ref" href="#711HST" title='HST' data-ref="711HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='w' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="2770">2770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="714MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="714MRI">MRI</dfn> = <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2771">2771</th><td>  <em>bool</em> <dfn class="local col5 decl" id="715Changed" title='Changed' data-type='bool' data-ref="715Changed">Changed</dfn>;</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> = <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::DeadCodeElimination::DeadCodeElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE">(</a><a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeElimination3runEv" title='(anonymous namespace)::DeadCodeElimination::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv">run</a>();</td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td>  <em>const</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a> <dfn class="local col6 decl" id="716HE" title='HE' data-type='const llvm::HexagonEvaluator' data-ref="716HE">HE</dfn><a class="ref" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">(</a><a class="local col2 ref" href="#712HRI" title='HRI' data-ref="712HRI">HRI</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>, <a class="local col3 ref" href="#713HII" title='HII' data-ref="713HII">HII</a>, <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>);</td></tr>
<tr><th id="2776">2776</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> <dfn class="local col7 decl" id="717BT" title='BT' data-type='llvm::BitTracker' data-ref="717BT">BT</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" title='llvm::BitTracker::BitTracker' data-ref="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE">(</a><a class="local col6 ref" href="#716HE" title='HE' data-ref="716HE">HE</a>, <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>);</td></tr>
<tr><th id="2777">2777</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { BT.trace(true); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker5traceEb" title='llvm::BitTracker::trace' data-ref="_ZN4llvm10BitTracker5traceEb">trace</a>(<b>true</b>));</td></tr>
<tr><th id="2778">2778</th><td>  <a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="2779">2779</th><td></td></tr>
<tr><th id="2780">2780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="718Entry" title='Entry' data-type='llvm::MachineBasicBlock &amp;' data-ref="718Entry">Entry</dfn> = <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col9 decl" id="719AIG" title='AIG' data-type='(anonymous namespace)::RegisterSet' data-ref="719AIG">AIG</dfn>;  <i>// Available registers for IG.</i></td></tr>
<tr><th id="2783">2783</th><td>  <a class="tu type" href="#(anonymousnamespace)::ConstGeneration" title='(anonymous namespace)::ConstGeneration' data-ref="(anonymousnamespace)::ConstGeneration">ConstGeneration</a> <dfn class="local col0 decl" id="720ImmG" title='ImmG' data-type='(anonymous namespace)::ConstGeneration' data-ref="720ImmG">ImmG</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115ConstGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ConstGeneration::ConstGeneration' data-use='c' data-ref="_ZN12_GLOBAL__N_115ConstGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERNS1_19MachineRegisterInfoE">(</a><a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>, <a class="local col3 ref" href="#713HII" title='HII' data-ref="713HII">HII</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>);</td></tr>
<tr><th id="2784">2784</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#718Entry" title='Entry' data-ref="718Entry">Entry</a></span>, <span class='refarg'><a class="local col0 ref" href="#720ImmG" title='ImmG' data-ref="720ImmG">ImmG</a></span>, <span class='refarg'><a class="local col9 ref" href="#719AIG" title='AIG' data-ref="719AIG">AIG</a></span>);</td></tr>
<tr><th id="2785">2785</th><td></td></tr>
<tr><th id="2786">2786</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col1 decl" id="721ARE" title='ARE' data-type='(anonymous namespace)::RegisterSet' data-ref="721ARE">ARE</dfn>;  <i>// Available registers for RIE.</i></td></tr>
<tr><th id="2787">2787</th><td>  <a class="tu type" href="#(anonymousnamespace)::RedundantInstrElimination" title='(anonymous namespace)::RedundantInstrElimination' data-ref="(anonymousnamespace)::RedundantInstrElimination">RedundantInstrElimination</a> <dfn class="local col2 decl" id="722RIE" title='RIE' data-type='(anonymous namespace)::RedundantInstrElimination' data-ref="722RIE">RIE</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_125RedundantInstrEliminationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::RedundantInstrElimination::RedundantInstrElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_125RedundantInstrEliminationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">(</a><a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>, <a class="local col3 ref" href="#713HII" title='HII' data-ref="713HII">HII</a>, <a class="local col2 ref" href="#712HRI" title='HRI' data-ref="712HRI">HRI</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>);</td></tr>
<tr><th id="2788">2788</th><td>  <em>bool</em> <dfn class="local col3 decl" id="723Ried" title='Ried' data-type='bool' data-ref="723Ried">Ried</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#718Entry" title='Entry' data-ref="718Entry">Entry</a></span>, <span class='refarg'><a class="local col2 ref" href="#722RIE" title='RIE' data-ref="722RIE">RIE</a></span>, <span class='refarg'><a class="local col1 ref" href="#721ARE" title='ARE' data-ref="721ARE">ARE</a></span>);</td></tr>
<tr><th id="2789">2789</th><td>  <b>if</b> (<a class="local col3 ref" href="#723Ried" title='Ried' data-ref="723Ried">Ried</a>) {</td></tr>
<tr><th id="2790">2790</th><td>    <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="2791">2791</th><td>    <a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="2792">2792</th><td>  }</td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col4 decl" id="724ACG" title='ACG' data-type='(anonymous namespace)::RegisterSet' data-ref="724ACG">ACG</dfn>;  <i>// Available registers for CG.</i></td></tr>
<tr><th id="2795">2795</th><td>  <a class="tu type" href="#(anonymousnamespace)::CopyGeneration" title='(anonymous namespace)::CopyGeneration' data-ref="(anonymousnamespace)::CopyGeneration">CopyGeneration</a> <dfn class="local col5 decl" id="725CopyG" title='CopyG' data-type='(anonymous namespace)::CopyGeneration' data-ref="725CopyG">CopyG</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_114CopyGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::CopyGeneration::CopyGeneration' data-use='c' data-ref="_ZN12_GLOBAL__N_114CopyGenerationC1ERN4llvm10BitTrackerERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">(</a><a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>, <a class="local col3 ref" href="#713HII" title='HII' data-ref="713HII">HII</a>, <a class="local col2 ref" href="#712HRI" title='HRI' data-ref="712HRI">HRI</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>);</td></tr>
<tr><th id="2796">2796</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#718Entry" title='Entry' data-ref="718Entry">Entry</a></span>, <span class='refarg'><a class="local col5 ref" href="#725CopyG" title='CopyG' data-ref="725CopyG">CopyG</a></span>, <span class='refarg'><a class="local col4 ref" href="#724ACG" title='ACG' data-ref="724ACG">ACG</a></span>);</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col6 decl" id="726ACP" title='ACP' data-type='(anonymous namespace)::RegisterSet' data-ref="726ACP">ACP</dfn>;  <i>// Available registers for CP.</i></td></tr>
<tr><th id="2799">2799</th><td>  <a class="tu type" href="#(anonymousnamespace)::CopyPropagation" title='(anonymous namespace)::CopyPropagation' data-ref="(anonymousnamespace)::CopyPropagation">CopyPropagation</a> <dfn class="local col7 decl" id="727CopyP" title='CopyP' data-type='(anonymous namespace)::CopyPropagation' data-ref="727CopyP">CopyP</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115CopyPropagationC1ERKN4llvm19HexagonRegisterInfoERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::CopyPropagation::CopyPropagation' data-use='c' data-ref="_ZN12_GLOBAL__N_115CopyPropagationC1ERKN4llvm19HexagonRegisterInfoERNS1_19MachineRegisterInfoE">(</a><a class="local col2 ref" href="#712HRI" title='HRI' data-ref="712HRI">HRI</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>);</td></tr>
<tr><th id="2800">2800</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#718Entry" title='Entry' data-ref="718Entry">Entry</a></span>, <span class='refarg'><a class="local col7 ref" href="#727CopyP" title='CopyP' data-ref="727CopyP">CopyP</a></span>, <span class='refarg'><a class="local col6 ref" href="#726ACP" title='ACP' data-ref="726ACP">ACP</a></span>);</td></tr>
<tr><th id="2801">2801</th><td></td></tr>
<tr><th id="2802">2802</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> = <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::DeadCodeElimination::DeadCodeElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE">(</a><a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeElimination3runEv" title='(anonymous namespace)::DeadCodeElimination::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv">run</a>() || <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a>;</td></tr>
<tr><th id="2803">2803</th><td></td></tr>
<tr><th id="2804">2804</th><td>  <a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="2805">2805</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col8 decl" id="728ABS" title='ABS' data-type='(anonymous namespace)::RegisterSet' data-ref="728ABS">ABS</dfn>;  <i>// Available registers for BS.</i></td></tr>
<tr><th id="2806">2806</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitSimplification" title='(anonymous namespace)::BitSimplification' data-ref="(anonymousnamespace)::BitSimplification">BitSimplification</a> <dfn class="local col9 decl" id="729BitS" title='BitS' data-type='(anonymous namespace)::BitSimplification' data-ref="729BitS">BitS</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_117BitSimplificationC1ERN4llvm10BitTrackerERKNS1_20MachineDominatorTreeERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19Ma16403370" title='(anonymous namespace)::BitSimplification::BitSimplification' data-use='c' data-ref="_ZN12_GLOBAL__N_117BitSimplificationC1ERN4llvm10BitTrackerERKNS1_20MachineDominatorTreeERKNS1_16HexagonInstrInfoERKNS1_19HexagonRegisterInfoERNS1_19Ma16403370">(</a><a class="local col7 ref" href="#717BT" title='BT' data-ref="717BT">BT</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>, <a class="local col3 ref" href="#713HII" title='HII' data-ref="713HII">HII</a>, <a class="local col2 ref" href="#712HRI" title='HRI' data-ref="712HRI">HRI</a>, <a class="local col4 ref" href="#714MRI" title='MRI' data-ref="714MRI">MRI</a>, <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>);</td></tr>
<tr><th id="2807">2807</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::visitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10visitBlockERN4llvm17MachineBasicBlockERNS_14TransformationERNS_11RegisterSetE">visitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#718Entry" title='Entry' data-ref="718Entry">Entry</a></span>, <span class='refarg'><a class="local col9 ref" href="#729BitS" title='BitS' data-ref="729BitS">BitS</a></span>, <span class='refarg'><a class="local col8 ref" href="#728ABS" title='ABS' data-ref="728ABS">ABS</a></span>);</td></tr>
<tr><th id="2808">2808</th><td></td></tr>
<tr><th id="2809">2809</th><td>  <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a> = <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::DeadCodeElimination::DeadCodeElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE">(</a><a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeElimination3runEv" title='(anonymous namespace)::DeadCodeElimination::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv">run</a>() || <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a>;</td></tr>
<tr><th id="2810">2810</th><td></td></tr>
<tr><th id="2811">2811</th><td>  <b>if</b> (<a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a>) {</td></tr>
<tr><th id="2812">2812</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="730B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="730B">B</dfn> : <a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>)</td></tr>
<tr><th id="2813">2813</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="731I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="731I">I</dfn> : <a class="local col0 ref" href="#730B" title='B' data-ref="730B">B</a>)</td></tr>
<tr><th id="2814">2814</th><td>        <a class="local col1 ref" href="#731I" title='I' data-ref="731I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="2815">2815</th><td>    <a class="tu type" href="#(anonymousnamespace)::DeadCodeElimination" title='(anonymous namespace)::DeadCodeElimination' data-ref="(anonymousnamespace)::DeadCodeElimination">DeadCodeElimination</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::DeadCodeElimination::DeadCodeElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeEliminationC1ERN4llvm15MachineFunctionERNS1_20MachineDominatorTreeE">(</a><a class="local col0 ref" href="#710MF" title='MF' data-ref="710MF">MF</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonBitSimplify::MDT" title='(anonymous namespace)::HexagonBitSimplify::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonBitSimplify::MDT">MDT</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119DeadCodeElimination3runEv" title='(anonymous namespace)::DeadCodeElimination::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119DeadCodeElimination3runEv">run</a>();</td></tr>
<tr><th id="2816">2816</th><td>  }</td></tr>
<tr><th id="2817">2817</th><td>  <b>return</b> <a class="local col5 ref" href="#715Changed" title='Changed' data-ref="715Changed">Changed</a>;</td></tr>
<tr><th id="2818">2818</th><td>}</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td><i>// Recognize loops where the code at the end of the loop matches the code</i></td></tr>
<tr><th id="2821">2821</th><td><i>// before the entry of the loop, and the matching code is such that is can</i></td></tr>
<tr><th id="2822">2822</th><td><i>// be simplified. This pass relies on the bit simplification above and only</i></td></tr>
<tr><th id="2823">2823</th><td><i>// prepares code in a way that can be handled by the bit simplifcation.</i></td></tr>
<tr><th id="2824">2824</th><td><i>//</i></td></tr>
<tr><th id="2825">2825</th><td><i>// This is the motivating testcase (and explanation):</i></td></tr>
<tr><th id="2826">2826</th><td><i>//</i></td></tr>
<tr><th id="2827">2827</th><td><i>// {</i></td></tr>
<tr><th id="2828">2828</th><td><i>//   loop0(.LBB0_2, r1)      // %for.body.preheader</i></td></tr>
<tr><th id="2829">2829</th><td><i>//   r5:4 = memd(r0++#8)</i></td></tr>
<tr><th id="2830">2830</th><td><i>// }</i></td></tr>
<tr><th id="2831">2831</th><td><i>// {</i></td></tr>
<tr><th id="2832">2832</th><td><i>//   r3 = lsr(r4, #16)</i></td></tr>
<tr><th id="2833">2833</th><td><i>//   r7:6 = combine(r5, r5)</i></td></tr>
<tr><th id="2834">2834</th><td><i>// }</i></td></tr>
<tr><th id="2835">2835</th><td><i>// {</i></td></tr>
<tr><th id="2836">2836</th><td><i>//   r3 = insert(r5, #16, #16)</i></td></tr>
<tr><th id="2837">2837</th><td><i>//   r7:6 = vlsrw(r7:6, #16)</i></td></tr>
<tr><th id="2838">2838</th><td><i>// }</i></td></tr>
<tr><th id="2839">2839</th><td><i>// .LBB0_2:</i></td></tr>
<tr><th id="2840">2840</th><td><i>// {</i></td></tr>
<tr><th id="2841">2841</th><td><i>//   memh(r2+#4) = r5</i></td></tr>
<tr><th id="2842">2842</th><td><i>//   memh(r2+#6) = r6            # R6 is really R5.H</i></td></tr>
<tr><th id="2843">2843</th><td><i>// }</i></td></tr>
<tr><th id="2844">2844</th><td><i>// {</i></td></tr>
<tr><th id="2845">2845</th><td><i>//   r2 = add(r2, #8)</i></td></tr>
<tr><th id="2846">2846</th><td><i>//   memh(r2+#0) = r4</i></td></tr>
<tr><th id="2847">2847</th><td><i>//   memh(r2+#2) = r3            # R3 is really R4.H</i></td></tr>
<tr><th id="2848">2848</th><td><i>// }</i></td></tr>
<tr><th id="2849">2849</th><td><i>// {</i></td></tr>
<tr><th id="2850">2850</th><td><i>//   r5:4 = memd(r0++#8)</i></td></tr>
<tr><th id="2851">2851</th><td><i>// }</i></td></tr>
<tr><th id="2852">2852</th><td><i>// {                             # "Shuffling" code that sets up R3 and R6</i></td></tr>
<tr><th id="2853">2853</th><td><i>//   r3 = lsr(r4, #16)           # so that their halves can be stored in the</i></td></tr>
<tr><th id="2854">2854</th><td><i>//   r7:6 = combine(r5, r5)      # next iteration. This could be folded into</i></td></tr>
<tr><th id="2855">2855</th><td><i>// }                             # the stores if the code was at the beginning</i></td></tr>
<tr><th id="2856">2856</th><td><i>// {                             # of the loop iteration. Since the same code</i></td></tr>
<tr><th id="2857">2857</th><td><i>//   r3 = insert(r5, #16, #16)   # precedes the loop, it can actually be moved</i></td></tr>
<tr><th id="2858">2858</th><td><i>//   r7:6 = vlsrw(r7:6, #16)     # there.</i></td></tr>
<tr><th id="2859">2859</th><td><i>// }:endloop0</i></td></tr>
<tr><th id="2860">2860</th><td><i>//</i></td></tr>
<tr><th id="2861">2861</th><td><i>//</i></td></tr>
<tr><th id="2862">2862</th><td><i>// The outcome:</i></td></tr>
<tr><th id="2863">2863</th><td><i>//</i></td></tr>
<tr><th id="2864">2864</th><td><i>// {</i></td></tr>
<tr><th id="2865">2865</th><td><i>//   loop0(.LBB0_2, r1)</i></td></tr>
<tr><th id="2866">2866</th><td><i>//   r5:4 = memd(r0++#8)</i></td></tr>
<tr><th id="2867">2867</th><td><i>// }</i></td></tr>
<tr><th id="2868">2868</th><td><i>// .LBB0_2:</i></td></tr>
<tr><th id="2869">2869</th><td><i>// {</i></td></tr>
<tr><th id="2870">2870</th><td><i>//   memh(r2+#4) = r5</i></td></tr>
<tr><th id="2871">2871</th><td><i>//   memh(r2+#6) = r5.h</i></td></tr>
<tr><th id="2872">2872</th><td><i>// }</i></td></tr>
<tr><th id="2873">2873</th><td><i>// {</i></td></tr>
<tr><th id="2874">2874</th><td><i>//   r2 = add(r2, #8)</i></td></tr>
<tr><th id="2875">2875</th><td><i>//   memh(r2+#0) = r4</i></td></tr>
<tr><th id="2876">2876</th><td><i>//   memh(r2+#2) = r4.h</i></td></tr>
<tr><th id="2877">2877</th><td><i>// }</i></td></tr>
<tr><th id="2878">2878</th><td><i>// {</i></td></tr>
<tr><th id="2879">2879</th><td><i>//   r5:4 = memd(r0++#8)</i></td></tr>
<tr><th id="2880">2880</th><td><i>// }:endloop0</i></td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm29createHexagonLoopReschedulingEv" title='llvm::createHexagonLoopRescheduling' data-ref="_ZN4llvm29createHexagonLoopReschedulingEv">createHexagonLoopRescheduling</a>();</td></tr>
<tr><th id="2885">2885</th><td>  <em>void</em> <a class="decl" href="#2942" title='llvm::initializeHexagonLoopReschedulingPass' data-ref="_ZN4llvm37initializeHexagonLoopReschedulingPassERNS_12PassRegistryE">initializeHexagonLoopReschedulingPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td><b>namespace</b> {</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="2892">2892</th><td>  <b>public</b>:</td></tr>
<tr><th id="2893">2893</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::ID" title='(anonymous namespace)::HexagonLoopRescheduling::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::ID">ID</dfn>;</td></tr>
<tr><th id="2894">2894</th><td></td></tr>
<tr><th id="2895">2895</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopReschedulingC1Ev" title='(anonymous namespace)::HexagonLoopRescheduling::HexagonLoopRescheduling' data-type='void (anonymous namespace)::HexagonLoopRescheduling::HexagonLoopRescheduling()' data-ref="_ZN12_GLOBAL__N_123HexagonLoopReschedulingC1Ev">HexagonLoopRescheduling</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::ID" title='(anonymous namespace)::HexagonLoopRescheduling::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::ID">ID</a>) {</td></tr>
<tr><th id="2896">2896</th><td>      <a class="ref" href="#2942" title='llvm::initializeHexagonLoopReschedulingPass' data-ref="_ZN4llvm37initializeHexagonLoopReschedulingPassERNS_12PassRegistryE">initializeHexagonLoopReschedulingPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="2897">2897</th><td>    }</td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonLoopRescheduling::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="732MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="732MF">MF</dfn>) override;</td></tr>
<tr><th id="2900">2900</th><td></td></tr>
<tr><th id="2901">2901</th><td>  <b>private</b>:</td></tr>
<tr><th id="2902">2902</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::HII" title='(anonymous namespace)::HexagonLoopRescheduling::HII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HII">HII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2903">2903</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::HRI" title='(anonymous namespace)::HexagonLoopRescheduling::HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HRI">HRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2904">2904</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2905">2905</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-type='llvm::BitTracker *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2906">2906</th><td></td></tr>
<tr><th id="2907">2907</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand">LoopCand</dfn> {</td></tr>
<tr><th id="2908">2908</th><td>      <dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling8LoopCandC1EPN4llvm17MachineBasicBlockES4_S4_" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LoopCand' data-type='void (anonymous namespace)::HexagonLoopRescheduling::LoopCand::LoopCand(llvm::MachineBasicBlock * lb, llvm::MachineBasicBlock * pb, llvm::MachineBasicBlock * eb)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling8LoopCandC1EPN4llvm17MachineBasicBlockES4_S4_">LoopCand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="733lb" title='lb' data-type='llvm::MachineBasicBlock *' data-ref="733lb">lb</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="734pb" title='pb' data-type='llvm::MachineBasicBlock *' data-ref="734pb">pb</dfn>,</td></tr>
<tr><th id="2909">2909</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="735eb" title='eb' data-type='llvm::MachineBasicBlock *' data-ref="735eb">eb</dfn>) : <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>(<a class="local col3 ref" href="#733lb" title='lb' data-ref="733lb">lb</a>), <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::PB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB">PB</a>(<a class="local col4 ref" href="#734pb" title='pb' data-ref="734pb">pb</a>), <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::EB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB">EB</a>(<a class="local col5 ref" href="#735eb" title='eb' data-ref="735eb">eb</a>) {}</td></tr>
<tr><th id="2910">2910</th><td></td></tr>
<tr><th id="2911">2911</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</dfn>, *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::PB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB">PB</dfn>, *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::EB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB">EB</dfn>;</td></tr>
<tr><th id="2912">2912</th><td>    };</td></tr>
<tr><th id="2913">2913</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonLoopRescheduling::InstrList" title='(anonymous namespace)::HexagonLoopRescheduling::InstrList' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrList">InstrList</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="2914">2914</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</dfn> {</td></tr>
<tr><th id="2915">2915</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-type='BitTracker::RegisterRef' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-type='BitTracker::RegisterRef' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</dfn>;</td></tr>
<tr><th id="2916">2916</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrList" title='(anonymous namespace)::HexagonLoopRescheduling::InstrList' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrList">InstrList</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-type='InstrList' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</dfn>;</td></tr>
<tr><th id="2917">2917</th><td>    };</td></tr>
<tr><th id="2918">2918</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</dfn> {</td></tr>
<tr><th id="2919">2919</th><td>      <a class="tu decl" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PhiInfo' data-type='void (anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PhiInfo(llvm::MachineInstr &amp; P, llvm::MachineBasicBlock &amp; B)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE">PhiInfo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="736P" title='P' data-type='llvm::MachineInstr &amp;' data-ref="736P">P</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="737B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="737B">B</dfn>);</td></tr>
<tr><th id="2920">2920</th><td></td></tr>
<tr><th id="2921">2921</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::DefR' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR">DefR</dfn>;</td></tr>
<tr><th id="2922">2922</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LR' data-type='BitTracker::RegisterRef' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR">LR</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-type='BitTracker::RegisterRef' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</dfn>; <i>// Loop Register, Preheader Register</i></td></tr>
<tr><th id="2923">2923</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB">LB</dfn>, *<dfn class="tu decl" id="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB">PB</dfn>;     <i>// Loop Block, Preheader Block</i></td></tr>
<tr><th id="2924">2924</th><td>    };</td></tr>
<tr><th id="2925">2925</th><td></td></tr>
<tr><th id="2926">2926</th><td>    <em>static</em> <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-type='static unsigned int (anonymous namespace)::HexagonLoopRescheduling::getDefReg(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="738MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="738MI">MI</dfn>);</td></tr>
<tr><th id="2927">2927</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj" title='(anonymous namespace)::HexagonLoopRescheduling::isConst' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isConst(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj">isConst</a>(<em>unsigned</em> <dfn class="local col9 decl" id="739Reg" title='Reg' data-type='unsigned int' data-ref="739Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="2928">2928</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isBitShuffle' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isBitShuffle(const llvm::MachineInstr * MI, unsigned int DefR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj">isBitShuffle</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="740MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="740MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="741DefR" title='DefR' data-type='unsigned int' data-ref="741DefR">DefR</dfn>) <em>const</em>;</td></tr>
<tr><th id="2929">2929</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isStoreInput' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isStoreInput(const llvm::MachineInstr * MI, unsigned int DefR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj">isStoreInput</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="742MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="742MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="743DefR" title='DefR' data-type='unsigned int' data-ref="743DefR">DefR</dfn>) <em>const</em>;</td></tr>
<tr><th id="2930">2930</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj" title='(anonymous namespace)::HexagonLoopRescheduling::isShuffleOf' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isShuffleOf(unsigned int OutR, unsigned int InpR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj">isShuffleOf</a>(<em>unsigned</em> <dfn class="local col4 decl" id="744OutR" title='OutR' data-type='unsigned int' data-ref="744OutR">OutR</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="745InpR" title='InpR' data-type='unsigned int' data-ref="745InpR">InpR</dfn>) <em>const</em>;</td></tr>
<tr><th id="2931">2931</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj" title='(anonymous namespace)::HexagonLoopRescheduling::isSameShuffle' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isSameShuffle(unsigned int OutR1, unsigned int InpR1, unsigned int OutR2, unsigned int &amp; InpR2) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj">isSameShuffle</a>(<em>unsigned</em> <dfn class="local col6 decl" id="746OutR1" title='OutR1' data-type='unsigned int' data-ref="746OutR1">OutR1</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="747InpR1" title='InpR1' data-type='unsigned int' data-ref="747InpR1">InpR1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="748OutR2" title='OutR2' data-type='unsigned int' data-ref="748OutR2">OutR2</dfn>,</td></tr>
<tr><th id="2932">2932</th><td>        <em>unsigned</em> &amp;<dfn class="local col9 decl" id="749InpR2" title='InpR2' data-type='unsigned int &amp;' data-ref="749InpR2">InpR2</dfn>) <em>const</em>;</td></tr>
<tr><th id="2933">2933</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj" title='(anonymous namespace)::HexagonLoopRescheduling::moveGroup' data-type='void (anonymous namespace)::HexagonLoopRescheduling::moveGroup((anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp; G, llvm::MachineBasicBlock &amp; LB, llvm::MachineBasicBlock &amp; PB, MachineBasicBlock::iterator At, unsigned int OldPhiR, unsigned int NewPredR)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj">moveGroup</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a> &amp;<dfn class="local col0 decl" id="750G" title='G' data-type='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp;' data-ref="750G">G</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="751LB" title='LB' data-type='llvm::MachineBasicBlock &amp;' data-ref="751LB">LB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="752PB" title='PB' data-type='llvm::MachineBasicBlock &amp;' data-ref="752PB">PB</dfn>,</td></tr>
<tr><th id="2934">2934</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="753At" title='At' data-type='MachineBasicBlock::iterator' data-ref="753At">At</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="754OldPhiR" title='OldPhiR' data-type='unsigned int' data-ref="754OldPhiR">OldPhiR</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="755NewPredR" title='NewPredR' data-type='unsigned int' data-ref="755NewPredR">NewPredR</dfn>);</td></tr>
<tr><th id="2935">2935</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE" title='(anonymous namespace)::HexagonLoopRescheduling::processLoop' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::processLoop((anonymous namespace)::HexagonLoopRescheduling::LoopCand &amp; C)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE">processLoop</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand">LoopCand</a> &amp;<dfn class="local col6 decl" id="756C" title='C' data-type='(anonymous namespace)::HexagonLoopRescheduling::LoopCand &amp;' data-ref="756C">C</dfn>);</td></tr>
<tr><th id="2936">2936</th><td>  };</td></tr>
<tr><th id="2937">2937</th><td></td></tr>
<tr><th id="2938">2938</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2939">2939</th><td></td></tr>
<tr><th id="2940">2940</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonLoopRescheduling::ID" title='(anonymous namespace)::HexagonLoopRescheduling::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="2941">2941</th><td></td></tr>
<tr><th id="2942">2942</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonLoopReschedulingPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon Loop Rescheduling&quot;, &quot;hexagon-loop-resched&quot;, &amp;HexagonLoopRescheduling::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonLoopRescheduling&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonLoopReschedulingPassFlag; void llvm::initializeHexagonLoopReschedulingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonLoopReschedulingPassFlag, initializeHexagonLoopReschedulingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-loop-resched"</q>,</td></tr>
<tr><th id="2943">2943</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Loop Rescheduling"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="2944">2944</th><td></td></tr>
<tr><th id="2945">2945</th><td><a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PhiInfo' data-type='void (anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PhiInfo(llvm::MachineInstr &amp; P, llvm::MachineBasicBlock &amp; B)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE">PhiInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="757P" title='P' data-type='llvm::MachineInstr &amp;' data-ref="757P">P</dfn>,</td></tr>
<tr><th id="2946">2946</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="758B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="758B">B</dfn>) {</td></tr>
<tr><th id="2947">2947</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::DefR' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR">DefR</a> = <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</a>(&amp;<a class="local col7 ref" href="#757P" title='P' data-ref="757P">P</a>);</td></tr>
<tr><th id="2948">2948</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB">LB</a> = &amp;<a class="local col8 ref" href="#758B" title='B' data-ref="758B">B</a>;</td></tr>
<tr><th id="2949">2949</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB">PB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2950">2950</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="759i" title='i' data-type='unsigned int' data-ref="759i">i</dfn> = <var>1</var>, <dfn class="local col0 decl" id="760n" title='n' data-type='unsigned int' data-ref="760n">n</dfn> = <a class="local col7 ref" href="#757P" title='P' data-ref="757P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#759i" title='i' data-ref="759i">i</a> &lt; <a class="local col0 ref" href="#760n" title='n' data-ref="760n">n</a>; <a class="local col9 ref" href="#759i" title='i' data-ref="759i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="2951">2951</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="761OpB" title='OpB' data-type='const llvm::MachineOperand &amp;' data-ref="761OpB">OpB</dfn> = <a class="local col7 ref" href="#757P" title='P' data-ref="757P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#759i" title='i' data-ref="759i">i</a>+<var>1</var>);</td></tr>
<tr><th id="2952">2952</th><td>    <b>if</b> (<a class="local col1 ref" href="#761OpB" title='OpB' data-ref="761OpB">OpB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == &amp;<a class="local col8 ref" href="#758B" title='B' data-ref="758B">B</a>) {</td></tr>
<tr><th id="2953">2953</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LR' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR">LR</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#757P" title='P' data-ref="757P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#759i" title='i' data-ref="759i">i</a>);</td></tr>
<tr><th id="2954">2954</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2955">2955</th><td>    }</td></tr>
<tr><th id="2956">2956</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PB' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB">PB</a> = <a class="local col1 ref" href="#761OpB" title='OpB' data-ref="761OpB">OpB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2957">2957</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#757P" title='P' data-ref="757P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#759i" title='i' data-ref="759i">i</a>);</td></tr>
<tr><th id="2958">2958</th><td>  }</td></tr>
<tr><th id="2959">2959</th><td>}</td></tr>
<tr><th id="2960">2960</th><td></td></tr>
<tr><th id="2961">2961</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-type='static unsigned int (anonymous namespace)::HexagonLoopRescheduling::getDefReg(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="762MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="762MI">MI</dfn>) {</td></tr>
<tr><th id="2962">2962</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col3 decl" id="763Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="763Defs">Defs</dfn>;</td></tr>
<tr><th id="2963">2963</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(*<a class="local col2 ref" href="#762MI" title='MI' data-ref="762MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#763Defs" title='Defs' data-ref="763Defs">Defs</a></span>);</td></tr>
<tr><th id="2964">2964</th><td>  <b>if</b> (<a class="local col3 ref" href="#763Defs" title='Defs' data-ref="763Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() != <var>1</var>)</td></tr>
<tr><th id="2965">2965</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2966">2966</th><td>  <b>return</b> <a class="local col3 ref" href="#763Defs" title='Defs' data-ref="763Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>();</td></tr>
<tr><th id="2967">2967</th><td>}</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj" title='(anonymous namespace)::HexagonLoopRescheduling::isConst' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isConst(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj">isConst</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="764Reg" title='Reg' data-type='unsigned int' data-ref="764Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2970">2970</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col4 ref" href="#764Reg" title='Reg' data-ref="764Reg">Reg</a>))</td></tr>
<tr><th id="2971">2971</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2972">2972</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="765RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="765RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col4 ref" href="#764Reg" title='Reg' data-ref="764Reg">Reg</a>);</td></tr>
<tr><th id="2973">2973</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="766i" title='i' data-type='unsigned int' data-ref="766i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="767w" title='w' data-type='unsigned int' data-ref="767w">w</dfn> = <a class="local col5 ref" href="#765RC" title='RC' data-ref="765RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col6 ref" href="#766i" title='i' data-ref="766i">i</a> &lt; <a class="local col7 ref" href="#767w" title='w' data-ref="767w">w</a>; ++<a class="local col6 ref" href="#766i" title='i' data-ref="766i">i</a>) {</td></tr>
<tr><th id="2974">2974</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="768V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="768V">V</dfn> = <a class="local col5 ref" href="#765RC" title='RC' data-ref="765RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#766i" title='i' data-ref="766i">i</a>]</a>;</td></tr>
<tr><th id="2975">2975</th><td>    <b>if</b> (!<a class="local col8 ref" href="#768V" title='V' data-ref="768V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) &amp;&amp; !<a class="local col8 ref" href="#768V" title='V' data-ref="768V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="2976">2976</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2977">2977</th><td>  }</td></tr>
<tr><th id="2978">2978</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2979">2979</th><td>}</td></tr>
<tr><th id="2980">2980</th><td></td></tr>
<tr><th id="2981">2981</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isBitShuffle' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isBitShuffle(const llvm::MachineInstr * MI, unsigned int DefR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj">isBitShuffle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="769MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="769MI">MI</dfn>,</td></tr>
<tr><th id="2982">2982</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="770DefR" title='DefR' data-type='unsigned int' data-ref="770DefR">DefR</dfn>) <em>const</em> {</td></tr>
<tr><th id="2983">2983</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="771Opc" title='Opc' data-type='unsigned int' data-ref="771Opc">Opc</dfn> = <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2984">2984</th><td>  <b>switch</b> (<a class="local col1 ref" href="#771Opc" title='Opc' data-ref="771Opc">Opc</a>) {</td></tr>
<tr><th id="2985">2985</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="2986">2986</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_r</span>:</td></tr>
<tr><th id="2987">2987</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_r</span>:</td></tr>
<tr><th id="2988">2988</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_r</span>:</td></tr>
<tr><th id="2989">2989</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="2990">2990</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="2991">2991</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="2992">2992</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_insert&apos; in namespace &apos;llvm::Hexagon&apos;">S2_insert</span>:</td></tr>
<tr><th id="2993">2993</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_or&apos; in namespace &apos;llvm::Hexagon&apos;">A2_or</span>:</td></tr>
<tr><th id="2994">2994</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_orp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_orp</span>:</td></tr>
<tr><th id="2995">2995</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_and&apos; in namespace &apos;llvm::Hexagon&apos;">A2_and</span>:</td></tr>
<tr><th id="2996">2996</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andp</span>:</td></tr>
<tr><th id="2997">2997</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="2998">2998</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="2999">2999</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="3000">3000</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="3001">3001</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="3002">3002</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combine_ll&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_ll</span>:</td></tr>
<tr><th id="3003">3003</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combine_lh&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_lh</span>:</td></tr>
<tr><th id="3004">3004</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combine_hl&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_hl</span>:</td></tr>
<tr><th id="3005">3005</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combine_hh&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combine_hh</span>:</td></tr>
<tr><th id="3006">3006</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3007">3007</th><td>  }</td></tr>
<tr><th id="3008">3008</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3009">3009</th><td>}</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isStoreInput' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isStoreInput(const llvm::MachineInstr * MI, unsigned int InpR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj">isStoreInput</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="772MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="772MI">MI</dfn>,</td></tr>
<tr><th id="3012">3012</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="773InpR" title='InpR' data-type='unsigned int' data-ref="773InpR">InpR</dfn>) <em>const</em> {</td></tr>
<tr><th id="3013">3013</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="774i" title='i' data-type='unsigned int' data-ref="774i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="775n" title='n' data-type='unsigned int' data-ref="775n">n</dfn> = <a class="local col2 ref" href="#772MI" title='MI' data-ref="772MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#774i" title='i' data-ref="774i">i</a> &lt; <a class="local col5 ref" href="#775n" title='n' data-ref="775n">n</a>; ++<a class="local col4 ref" href="#774i" title='i' data-ref="774i">i</a>) {</td></tr>
<tr><th id="3014">3014</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="776Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="776Op">Op</dfn> = <a class="local col2 ref" href="#772MI" title='MI' data-ref="772MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#774i" title='i' data-ref="774i">i</a>);</td></tr>
<tr><th id="3015">3015</th><td>    <b>if</b> (!<a class="local col6 ref" href="#776Op" title='Op' data-ref="776Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3016">3016</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3017">3017</th><td>    <b>if</b> (<a class="local col6 ref" href="#776Op" title='Op' data-ref="776Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#773InpR" title='InpR' data-ref="773InpR">InpR</a>)</td></tr>
<tr><th id="3018">3018</th><td>      <b>return</b> <a class="local col4 ref" href="#774i" title='i' data-ref="774i">i</a> == <a class="local col5 ref" href="#775n" title='n' data-ref="775n">n</a>-<var>1</var>;</td></tr>
<tr><th id="3019">3019</th><td>  }</td></tr>
<tr><th id="3020">3020</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3021">3021</th><td>}</td></tr>
<tr><th id="3022">3022</th><td></td></tr>
<tr><th id="3023">3023</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj" title='(anonymous namespace)::HexagonLoopRescheduling::isShuffleOf' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isShuffleOf(unsigned int OutR, unsigned int InpR) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj">isShuffleOf</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="777OutR" title='OutR' data-type='unsigned int' data-ref="777OutR">OutR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="778InpR" title='InpR' data-type='unsigned int' data-ref="778InpR">InpR</dfn>) <em>const</em> {</td></tr>
<tr><th id="3024">3024</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col7 ref" href="#777OutR" title='OutR' data-ref="777OutR">OutR</a>) || !<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col8 ref" href="#778InpR" title='InpR' data-ref="778InpR">InpR</a>))</td></tr>
<tr><th id="3025">3025</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3026">3026</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="779OutC" title='OutC' data-type='const BitTracker::RegisterCell &amp;' data-ref="779OutC">OutC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col7 ref" href="#777OutR" title='OutR' data-ref="777OutR">OutR</a>);</td></tr>
<tr><th id="3027">3027</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="780i" title='i' data-type='unsigned int' data-ref="780i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="781w" title='w' data-type='unsigned int' data-ref="781w">w</dfn> = <a class="local col9 ref" href="#779OutC" title='OutC' data-ref="779OutC">OutC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col0 ref" href="#780i" title='i' data-ref="780i">i</a> &lt; <a class="local col1 ref" href="#781w" title='w' data-ref="781w">w</a>; ++<a class="local col0 ref" href="#780i" title='i' data-ref="780i">i</a>) {</td></tr>
<tr><th id="3028">3028</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="782V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="782V">V</dfn> = <a class="local col9 ref" href="#779OutC" title='OutC' data-ref="779OutC">OutC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#780i" title='i' data-ref="780i">i</a>]</a>;</td></tr>
<tr><th id="3029">3029</th><td>    <b>if</b> (<a class="local col2 ref" href="#782V" title='V' data-ref="782V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="3030">3030</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3031">3031</th><td>    <b>if</b> (<a class="local col2 ref" href="#782V" title='V' data-ref="782V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col8 ref" href="#778InpR" title='InpR' data-ref="778InpR">InpR</a>)</td></tr>
<tr><th id="3032">3032</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3033">3033</th><td>  }</td></tr>
<tr><th id="3034">3034</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3035">3035</th><td>}</td></tr>
<tr><th id="3036">3036</th><td></td></tr>
<tr><th id="3037">3037</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj" title='(anonymous namespace)::HexagonLoopRescheduling::isSameShuffle' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::isSameShuffle(unsigned int OutR1, unsigned int InpR1, unsigned int OutR2, unsigned int &amp; InpR2) const' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj">isSameShuffle</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="783OutR1" title='OutR1' data-type='unsigned int' data-ref="783OutR1">OutR1</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="784InpR1" title='InpR1' data-type='unsigned int' data-ref="784InpR1">InpR1</dfn>,</td></tr>
<tr><th id="3038">3038</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="785OutR2" title='OutR2' data-type='unsigned int' data-ref="785OutR2">OutR2</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="786InpR2" title='InpR2' data-type='unsigned int &amp;' data-ref="786InpR2">InpR2</dfn>) <em>const</em> {</td></tr>
<tr><th id="3039">3039</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col3 ref" href="#783OutR1" title='OutR1' data-ref="783OutR1">OutR1</a>) || !<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col4 ref" href="#784InpR1" title='InpR1' data-ref="784InpR1">InpR1</a>) || !<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<a class="local col5 ref" href="#785OutR2" title='OutR2' data-ref="785OutR2">OutR2</a>))</td></tr>
<tr><th id="3040">3040</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3041">3041</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="787OutC1" title='OutC1' data-type='const BitTracker::RegisterCell &amp;' data-ref="787OutC1">OutC1</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col3 ref" href="#783OutR1" title='OutR1' data-ref="783OutR1">OutR1</a>);</td></tr>
<tr><th id="3042">3042</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="788OutC2" title='OutC2' data-type='const BitTracker::RegisterCell &amp;' data-ref="788OutC2">OutC2</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a>-&gt;<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col5 ref" href="#785OutR2" title='OutR2' data-ref="785OutR2">OutR2</a>);</td></tr>
<tr><th id="3043">3043</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="789W" title='W' data-type='unsigned int' data-ref="789W">W</dfn> = <a class="local col7 ref" href="#787OutC1" title='OutC1' data-ref="787OutC1">OutC1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="3044">3044</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="790MatchR" title='MatchR' data-type='unsigned int' data-ref="790MatchR">MatchR</dfn> = <var>0</var>;</td></tr>
<tr><th id="3045">3045</th><td>  <b>if</b> (<a class="local col9 ref" href="#789W" title='W' data-ref="789W">W</a> != <a class="local col8 ref" href="#788OutC2" title='OutC2' data-ref="788OutC2">OutC2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>())</td></tr>
<tr><th id="3046">3046</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3047">3047</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="791i" title='i' data-type='unsigned int' data-ref="791i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#791i" title='i' data-ref="791i">i</a> &lt; <a class="local col9 ref" href="#789W" title='W' data-ref="789W">W</a>; ++<a class="local col1 ref" href="#791i" title='i' data-ref="791i">i</a>) {</td></tr>
<tr><th id="3048">3048</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="792V1" title='V1' data-type='const BitTracker::BitValue &amp;' data-ref="792V1">V1</dfn> = <a class="local col7 ref" href="#787OutC1" title='OutC1' data-ref="787OutC1">OutC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#791i" title='i' data-ref="791i">i</a>]</a>, &amp;<dfn class="local col3 decl" id="793V2" title='V2' data-type='const BitTracker::BitValue &amp;' data-ref="793V2">V2</dfn> = <a class="local col8 ref" href="#788OutC2" title='OutC2' data-ref="788OutC2">OutC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#791i" title='i' data-ref="791i">i</a>]</a>;</td></tr>
<tr><th id="3049">3049</th><td>    <b>if</b> (<a class="local col2 ref" href="#792V1" title='V1' data-ref="792V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> || <a class="local col2 ref" href="#792V1" title='V1' data-ref="792V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>)</td></tr>
<tr><th id="3050">3050</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3051">3051</th><td>    <b>if</b> (<a class="local col2 ref" href="#792V1" title='V1' data-ref="792V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="3052">3052</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3053">3053</th><td>    <b>if</b> (<a class="local col2 ref" href="#792V1" title='V1' data-ref="792V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> != <a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>)</td></tr>
<tr><th id="3054">3054</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3055">3055</th><td>    <b>if</b> (<a class="local col2 ref" href="#792V1" title='V1' data-ref="792V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col4 ref" href="#784InpR1" title='InpR1' data-ref="784InpR1">InpR1</a>)</td></tr>
<tr><th id="3056">3056</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3057">3057</th><td>    <b>if</b> (<a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <var>0</var> || <a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col5 ref" href="#785OutR2" title='OutR2' data-ref="785OutR2">OutR2</a>)</td></tr>
<tr><th id="3058">3058</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3059">3059</th><td>    <b>if</b> (!<a class="local col0 ref" href="#790MatchR" title='MatchR' data-ref="790MatchR">MatchR</a>)</td></tr>
<tr><th id="3060">3060</th><td>      <a class="local col0 ref" href="#790MatchR" title='MatchR' data-ref="790MatchR">MatchR</a> = <a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>;</td></tr>
<tr><th id="3061">3061</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#793V2" title='V2' data-ref="793V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col0 ref" href="#790MatchR" title='MatchR' data-ref="790MatchR">MatchR</a>)</td></tr>
<tr><th id="3062">3062</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3063">3063</th><td>  }</td></tr>
<tr><th id="3064">3064</th><td>  <a class="local col6 ref" href="#786InpR2" title='InpR2' data-ref="786InpR2">InpR2</a> = <a class="local col0 ref" href="#790MatchR" title='MatchR' data-ref="790MatchR">MatchR</a>;</td></tr>
<tr><th id="3065">3065</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3066">3066</th><td>}</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj" title='(anonymous namespace)::HexagonLoopRescheduling::moveGroup' data-type='void (anonymous namespace)::HexagonLoopRescheduling::moveGroup((anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp; G, llvm::MachineBasicBlock &amp; LB, llvm::MachineBasicBlock &amp; PB, MachineBasicBlock::iterator At, unsigned int OldPhiR, unsigned int NewPredR)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj">moveGroup</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a> &amp;<dfn class="local col4 decl" id="794G" title='G' data-type='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp;' data-ref="794G">G</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="795LB" title='LB' data-type='llvm::MachineBasicBlock &amp;' data-ref="795LB">LB</dfn>,</td></tr>
<tr><th id="3069">3069</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="796PB" title='PB' data-type='llvm::MachineBasicBlock &amp;' data-ref="796PB">PB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="797At" title='At' data-type='MachineBasicBlock::iterator' data-ref="797At">At</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="798OldPhiR" title='OldPhiR' data-type='unsigned int' data-ref="798OldPhiR">OldPhiR</dfn>,</td></tr>
<tr><th id="3070">3070</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="799NewPredR" title='NewPredR' data-type='unsigned int' data-ref="799NewPredR">NewPredR</dfn>) {</td></tr>
<tr><th id="3071">3071</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col0 decl" id="800RegMap" title='RegMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="800RegMap">RegMap</dfn>;</td></tr>
<tr><th id="3072">3072</th><td></td></tr>
<tr><th id="3073">3073</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="801PhiRC" title='PhiRC' data-type='const llvm::TargetRegisterClass *' data-ref="801PhiRC">PhiRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#799NewPredR" title='NewPredR' data-ref="799NewPredR">NewPredR</a>);</td></tr>
<tr><th id="3074">3074</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="802PhiR" title='PhiR' data-type='unsigned int' data-ref="802PhiR">PhiR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#801PhiRC" title='PhiRC' data-ref="801PhiRC">PhiRC</a>);</td></tr>
<tr><th id="3075">3075</th><td>  BuildMI(LB, At, At-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::PHI), PhiR)</td></tr>
<tr><th id="3076">3076</th><td>    .addReg(NewPredR)</td></tr>
<tr><th id="3077">3077</th><td>    .addMBB(&amp;PB)</td></tr>
<tr><th id="3078">3078</th><td>    .addReg(G.Inp.Reg)</td></tr>
<tr><th id="3079">3079</th><td>    .addMBB(&amp;LB);</td></tr>
<tr><th id="3080">3080</th><td>  <a class="local col0 ref" href="#800RegMap" title='RegMap' data-ref="800RegMap">RegMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#794G" title='G' data-ref="794G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#802PhiR" title='PhiR' data-ref="802PhiR">PhiR</a></span>));</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="803i" title='i' data-type='unsigned int' data-ref="803i">i</dfn> = <a class="local col4 ref" href="#794G" title='G' data-ref="794G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#803i" title='i' data-ref="803i">i</a> &gt; <var>0</var>; --<a class="local col3 ref" href="#803i" title='i' data-ref="803i">i</a>) {</td></tr>
<tr><th id="3083">3083</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="804SI" title='SI' data-type='const llvm::MachineInstr *' data-ref="804SI">SI</dfn> = <a class="local col4 ref" href="#794G" title='G' data-ref="794G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#803i" title='i' data-ref="803i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="3084">3084</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="805DR" title='DR' data-type='unsigned int' data-ref="805DR">DR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</a>(<a class="local col4 ref" href="#804SI" title='SI' data-ref="804SI">SI</a>);</td></tr>
<tr><th id="3085">3085</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="806RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="806RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#805DR" title='DR' data-ref="805DR">DR</a>);</td></tr>
<tr><th id="3086">3086</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="807NewDR" title='NewDR' data-type='unsigned int' data-ref="807NewDR">NewDR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#806RC" title='RC' data-ref="806RC">RC</a>);</td></tr>
<tr><th id="3087">3087</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="808DL" title='DL' data-type='llvm::DebugLoc' data-ref="808DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#804SI" title='SI' data-ref="804SI">SI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3088">3088</th><td></td></tr>
<tr><th id="3089">3089</th><td>    <em>auto</em> <dfn class="local col9 decl" id="809MIB" title='MIB' data-type='auto' data-ref="809MIB">MIB</dfn> = BuildMI(LB, At, DL, HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(SI-&gt;getOpcode()), NewDR);</td></tr>
<tr><th id="3090">3090</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="810j" title='j' data-type='unsigned int' data-ref="810j">j</dfn> = <var>0</var>, <dfn class="local col1 decl" id="811m" title='m' data-type='unsigned int' data-ref="811m">m</dfn> = <a class="local col4 ref" href="#804SI" title='SI' data-ref="804SI">SI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#810j" title='j' data-ref="810j">j</a> &lt; <a class="local col1 ref" href="#811m" title='m' data-ref="811m">m</a>; ++<a class="local col0 ref" href="#810j" title='j' data-ref="810j">j</a>) {</td></tr>
<tr><th id="3091">3091</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="812Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="812Op">Op</dfn> = <a class="local col4 ref" href="#804SI" title='SI' data-ref="804SI">SI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#810j" title='j' data-ref="810j">j</a>);</td></tr>
<tr><th id="3092">3092</th><td>      <b>if</b> (!<a class="local col2 ref" href="#812Op" title='Op' data-ref="812Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3093">3093</th><td>        MIB.add(Op);</td></tr>
<tr><th id="3094">3094</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3095">3095</th><td>      }</td></tr>
<tr><th id="3096">3096</th><td>      <b>if</b> (!<a class="local col2 ref" href="#812Op" title='Op' data-ref="812Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="3097">3097</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3098">3098</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="813UseR" title='UseR' data-type='unsigned int' data-ref="813UseR">UseR</dfn> = <a class="local col0 ref" href="#800RegMap" title='RegMap' data-ref="800RegMap">RegMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#812Op" title='Op' data-ref="812Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>;</td></tr>
<tr><th id="3099">3099</th><td>      MIB.addReg(UseR, <var>0</var>, Op.getSubReg());</td></tr>
<tr><th id="3100">3100</th><td>    }</td></tr>
<tr><th id="3101">3101</th><td>    <a class="local col0 ref" href="#800RegMap" title='RegMap' data-ref="800RegMap">RegMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#805DR" title='DR' data-ref="805DR">DR</a></span>, <span class='refarg'><a class="local col7 ref" href="#807NewDR" title='NewDR' data-ref="807NewDR">NewDR</a></span>));</td></tr>
<tr><th id="3102">3102</th><td>  }</td></tr>
<tr><th id="3103">3103</th><td></td></tr>
<tr><th id="3104">3104</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::HexagonBitSimplify::replaceReg' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify10replaceRegEjjRN4llvm19MachineRegisterInfoE">replaceReg</a>(<a class="local col8 ref" href="#798OldPhiR" title='OldPhiR' data-ref="798OldPhiR">OldPhiR</a>, <a class="local col0 ref" href="#800RegMap" title='RegMap' data-ref="800RegMap">RegMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#794G" title='G' data-ref="794G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>]</a>, <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a></span>);</td></tr>
<tr><th id="3105">3105</th><td>}</td></tr>
<tr><th id="3106">3106</th><td></td></tr>
<tr><th id="3107">3107</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE" title='(anonymous namespace)::HexagonLoopRescheduling::processLoop' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::processLoop((anonymous namespace)::HexagonLoopRescheduling::LoopCand &amp; C)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE">processLoop</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand">LoopCand</a> &amp;<dfn class="local col4 decl" id="814C" title='C' data-type='(anonymous namespace)::HexagonLoopRescheduling::LoopCand &amp;' data-ref="814C">C</dfn>) {</td></tr>
<tr><th id="3108">3108</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { dbgs() &lt;&lt; &quot;Processing loop in &quot; &lt;&lt; printMBBReference(*C.LB) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Processing loop in "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>)</td></tr>
<tr><th id="3109">3109</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3110">3110</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="815Phis" title='Phis' data-type='std::vector&lt;PhiInfo&gt;' data-ref="815Phis">Phis</dfn>;</td></tr>
<tr><th id="3111">3111</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="816I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="816I">I</dfn> : *<a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>) {</td></tr>
<tr><th id="3112">3112</th><td>    <b>if</b> (!<a class="local col6 ref" href="#816I" title='I' data-ref="816I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3113">3113</th><td>      <b>break</b>;</td></tr>
<tr><th id="3114">3114</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="817PR" title='PR' data-type='unsigned int' data-ref="817PR">PR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</a>(&amp;<a class="local col6 ref" href="#816I" title='I' data-ref="816I">I</a>);</td></tr>
<tr><th id="3115">3115</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj" title='(anonymous namespace)::HexagonLoopRescheduling::isConst' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling7isConstEj">isConst</a>(<a class="local col7 ref" href="#817PR" title='PR' data-ref="817PR">PR</a>))</td></tr>
<tr><th id="3116">3116</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3117">3117</th><td>    <em>bool</em> <dfn class="local col8 decl" id="818BadUse" title='BadUse' data-type='bool' data-ref="818BadUse">BadUse</dfn> = <b>false</b>, <dfn class="local col9 decl" id="819GoodUse" title='GoodUse' data-type='bool' data-ref="819GoodUse">GoodUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="3118">3118</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="820UI" title='UI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="820UI">UI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col7 ref" href="#817PR" title='PR' data-ref="817PR">PR</a>), <dfn class="local col1 decl" id="821UE" title='UE' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="821UE">UE</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col0 ref" href="#820UI" title='UI' data-ref="820UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#821UE" title='UE' data-ref="821UE">UE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#820UI" title='UI' data-ref="820UI">UI</a>) {</td></tr>
<tr><th id="3119">3119</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="822UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="822UseI">UseI</dfn> = <a class="local col0 ref" href="#820UI" title='UI' data-ref="820UI">UI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3120">3120</th><td>      <b>if</b> (<a class="local col2 ref" href="#822UseI" title='UseI' data-ref="822UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>) {</td></tr>
<tr><th id="3121">3121</th><td>        <a class="local col8 ref" href="#818BadUse" title='BadUse' data-ref="818BadUse">BadUse</a> = <b>true</b>;</td></tr>
<tr><th id="3122">3122</th><td>        <b>break</b>;</td></tr>
<tr><th id="3123">3123</th><td>      }</td></tr>
<tr><th id="3124">3124</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isBitShuffle' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj">isBitShuffle</a>(<a class="local col2 ref" href="#822UseI" title='UseI' data-ref="822UseI">UseI</a>, <a class="local col7 ref" href="#817PR" title='PR' data-ref="817PR">PR</a>) || <a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isStoreInput' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isStoreInputEPKN4llvm12MachineInstrEj">isStoreInput</a>(<a class="local col2 ref" href="#822UseI" title='UseI' data-ref="822UseI">UseI</a>, <a class="local col7 ref" href="#817PR" title='PR' data-ref="817PR">PR</a>))</td></tr>
<tr><th id="3125">3125</th><td>        <a class="local col9 ref" href="#819GoodUse" title='GoodUse' data-ref="819GoodUse">GoodUse</a> = <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td>    }</td></tr>
<tr><th id="3127">3127</th><td>    <b>if</b> (<a class="local col8 ref" href="#818BadUse" title='BadUse' data-ref="818BadUse">BadUse</a> || !<a class="local col9 ref" href="#819GoodUse" title='GoodUse' data-ref="819GoodUse">GoodUse</a>)</td></tr>
<tr><th id="3128">3128</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3129">3129</th><td></td></tr>
<tr><th id="3130">3130</th><td>    <a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PhiInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling7PhiInfoC1ERN4llvm12MachineInstrERNS2_17MachineBasicBlockE">(</a><a class="local col6 ref" href="#816I" title='I' data-ref="816I">I</a>, *<a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>));</td></tr>
<tr><th id="3131">3131</th><td>  }</td></tr>
<tr><th id="3132">3132</th><td></td></tr>
<tr><th id="3133">3133</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { { dbgs() &lt;&lt; &quot;Phis: {&quot;; for (auto &amp;I : Phis) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(I.DefR, HRI) &lt;&lt; &quot;=phi(&quot; &lt;&lt; printReg(I.PR.Reg, HRI, I.PR.Sub) &lt;&lt; &quot;:b&quot; &lt;&lt; I.PB-&gt;getNumber() &lt;&lt; &apos;,&apos; &lt;&lt; printReg(I.LR.Reg, HRI, I.LR.Sub) &lt;&lt; &quot;:b&quot; &lt;&lt; I.LB-&gt;getNumber() &lt;&lt; &apos;)&apos;; } dbgs() &lt;&lt; &quot; }\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3134">3134</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Phis: {"</q>;</td></tr>
<tr><th id="3135">3135</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="823I" title='I' data-type='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo &amp;' data-ref="823I">I</dfn> : <a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a>) {</td></tr>
<tr><th id="3136">3136</th><td>      dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(I.DefR, HRI) &lt;&lt; <q>"=phi("</q></td></tr>
<tr><th id="3137">3137</th><td>             &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(I.PR.Reg, HRI, I.PR.Sub) &lt;&lt; <q>":b"</q> &lt;&lt; I.PB-&gt;getNumber()</td></tr>
<tr><th id="3138">3138</th><td>             &lt;&lt; <kbd>','</kbd> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(I.LR.Reg, HRI, I.LR.Sub) &lt;&lt; <q>":b"</q></td></tr>
<tr><th id="3139">3139</th><td>             &lt;&lt; I.LB-&gt;getNumber() &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="3140">3140</th><td>    }</td></tr>
<tr><th id="3141">3141</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n"</q>;</td></tr>
<tr><th id="3142">3142</th><td>  });</td></tr>
<tr><th id="3143">3143</th><td></td></tr>
<tr><th id="3144">3144</th><td>  <b>if</b> (<a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="3145">3145</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td>  <em>bool</em> <dfn class="local col4 decl" id="824Changed" title='Changed' data-type='bool' data-ref="824Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="3148">3148</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrList" title='(anonymous namespace)::HexagonLoopRescheduling::InstrList' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrList">InstrList</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="825ShufIns" title='ShufIns' data-type='InstrList' data-ref="825ShufIns">ShufIns</dfn>;</td></tr>
<tr><th id="3149">3149</th><td></td></tr>
<tr><th id="3150">3150</th><td>  <i>// Go backwards in the block: for each bit shuffling instruction, check</i></td></tr>
<tr><th id="3151">3151</th><td><i>  // if that instruction could potentially be moved to the front of the loop:</i></td></tr>
<tr><th id="3152">3152</th><td><i>  // the output of the loop cannot be used in a non-shuffling instruction</i></td></tr>
<tr><th id="3153">3153</th><td><i>  // in this loop.</i></td></tr>
<tr><th id="3154">3154</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="826I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="826I">I</dfn> = <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col7 decl" id="827E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="827E">E</dfn> = <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#827E" title='E' data-ref="827E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a>) {</td></tr>
<tr><th id="3155">3155</th><td>    <b>if</b> (<a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="3156">3156</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3157">3157</th><td>    <b>if</b> (<a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3158">3158</th><td>      <b>break</b>;</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col8 decl" id="828Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="828Defs">Defs</dfn>;</td></tr>
<tr><th id="3161">3161</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a>, <span class='refarg'><a class="local col8 ref" href="#828Defs" title='Defs' data-ref="828Defs">Defs</a></span>);</td></tr>
<tr><th id="3162">3162</th><td>    <b>if</b> (<a class="local col8 ref" href="#828Defs" title='Defs' data-ref="828Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() != <var>1</var>)</td></tr>
<tr><th id="3163">3163</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3164">3164</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="829DefR" title='DefR' data-type='unsigned int' data-ref="829DefR">DefR</dfn> = <a class="local col8 ref" href="#828Defs" title='Defs' data-ref="828Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>();</td></tr>
<tr><th id="3165">3165</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#829DefR" title='DefR' data-ref="829DefR">DefR</a>))</td></tr>
<tr><th id="3166">3166</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3167">3167</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonLoopRescheduling::isBitShuffle' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling12isBitShuffleEPKN4llvm12MachineInstrEj">isBitShuffle</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a>, <a class="local col9 ref" href="#829DefR" title='DefR' data-ref="829DefR">DefR</a>))</td></tr>
<tr><th id="3168">3168</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3169">3169</th><td></td></tr>
<tr><th id="3170">3170</th><td>    <em>bool</em> <dfn class="local col0 decl" id="830BadUse" title='BadUse' data-type='bool' data-ref="830BadUse">BadUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="3171">3171</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="831UI" title='UI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="831UI">UI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col9 ref" href="#829DefR" title='DefR' data-ref="829DefR">DefR</a>), <dfn class="local col2 decl" id="832UE" title='UE' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="832UE">UE</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col1 ref" href="#831UI" title='UI' data-ref="831UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col2 ref" href="#832UE" title='UE' data-ref="832UE">UE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col1 ref" href="#831UI" title='UI' data-ref="831UI">UI</a>) {</td></tr>
<tr><th id="3172">3172</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="833UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="833UseI">UseI</dfn> = <a class="local col1 ref" href="#831UI" title='UI' data-ref="831UI">UI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3173">3173</th><td>      <b>if</b> (<a class="local col3 ref" href="#833UseI" title='UseI' data-ref="833UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>) {</td></tr>
<tr><th id="3174">3174</th><td>        <b>if</b> (<a class="local col3 ref" href="#833UseI" title='UseI' data-ref="833UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="3175">3175</th><td>          <i>// If the use is in a phi node in this loop, then it should be</i></td></tr>
<tr><th id="3176">3176</th><td><i>          // the value corresponding to the back edge.</i></td></tr>
<tr><th id="3177">3177</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="834Idx" title='Idx' data-type='unsigned int' data-ref="834Idx">Idx</dfn> = <a class="local col1 ref" href="#831UI" title='UI' data-ref="831UI">UI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="3178">3178</th><td>          <b>if</b> (<a class="local col3 ref" href="#833UseI" title='UseI' data-ref="833UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#834Idx" title='Idx' data-ref="834Idx">Idx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::LB">LB</a>)</td></tr>
<tr><th id="3179">3179</th><td>            <a class="local col0 ref" href="#830BadUse" title='BadUse' data-ref="830BadUse">BadUse</a> = <b>true</b>;</td></tr>
<tr><th id="3180">3180</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3181">3181</th><td>          <em>auto</em> <dfn class="local col5 decl" id="835F" title='F' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="835F">F</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a></span>, <a class="local col3 ref" href="#833UseI" title='UseI' data-ref="833UseI">UseI</a>);</td></tr>
<tr><th id="3182">3182</th><td>          <b>if</b> (<a class="local col5 ref" href="#835F" title='F' data-ref="835F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="3183">3183</th><td>            <a class="local col0 ref" href="#830BadUse" title='BadUse' data-ref="830BadUse">BadUse</a> = <b>true</b>;</td></tr>
<tr><th id="3184">3184</th><td>        }</td></tr>
<tr><th id="3185">3185</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3186">3186</th><td>        <i>// There is a use outside of the loop, but there is no epilog block</i></td></tr>
<tr><th id="3187">3187</th><td><i>        // suitable for a copy-out.</i></td></tr>
<tr><th id="3188">3188</th><td>        <b>if</b> (<a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::EB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::EB">EB</a> == <b>nullptr</b>)</td></tr>
<tr><th id="3189">3189</th><td>          <a class="local col0 ref" href="#830BadUse" title='BadUse' data-ref="830BadUse">BadUse</a> = <b>true</b>;</td></tr>
<tr><th id="3190">3190</th><td>      }</td></tr>
<tr><th id="3191">3191</th><td>      <b>if</b> (<a class="local col0 ref" href="#830BadUse" title='BadUse' data-ref="830BadUse">BadUse</a>)</td></tr>
<tr><th id="3192">3192</th><td>        <b>break</b>;</td></tr>
<tr><th id="3193">3193</th><td>    }</td></tr>
<tr><th id="3194">3194</th><td></td></tr>
<tr><th id="3195">3195</th><td>    <b>if</b> (<a class="local col0 ref" href="#830BadUse" title='BadUse' data-ref="830BadUse">BadUse</a>)</td></tr>
<tr><th id="3196">3196</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3197">3197</th><td>    <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#826I" title='I' data-ref="826I">I</a>);</td></tr>
<tr><th id="3198">3198</th><td>  }</td></tr>
<tr><th id="3199">3199</th><td></td></tr>
<tr><th id="3200">3200</th><td>  <i>// Partition the list of shuffling instructions into instruction groups,</i></td></tr>
<tr><th id="3201">3201</th><td><i>  // where each group has to be moved as a whole (i.e. a group is a chain of</i></td></tr>
<tr><th id="3202">3202</th><td><i>  // dependent instructions). A group produces a single live output register,</i></td></tr>
<tr><th id="3203">3203</th><td><i>  // which is meant to be the input of the loop phi node (although this is</i></td></tr>
<tr><th id="3204">3204</th><td><i>  // not checked here yet). It also uses a single register as its input,</i></td></tr>
<tr><th id="3205">3205</th><td><i>  // which is some value produced in the loop body. After moving the group</i></td></tr>
<tr><th id="3206">3206</th><td><i>  // to the beginning of the loop, that input register would need to be</i></td></tr>
<tr><th id="3207">3207</th><td><i>  // the loop-carried register (through a phi node) instead of the (currently</i></td></tr>
<tr><th id="3208">3208</th><td><i>  // loop-carried) output register.</i></td></tr>
<tr><th id="3209">3209</th><td>  <b>using</b> <dfn class="local col6 typedef" id="836InstrGroupList" title='InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="836InstrGroupList">InstrGroupList</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a>&gt;;</td></tr>
<tr><th id="3210">3210</th><td>  <a class="local col6 typedef" href="#836InstrGroupList" title='InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="836InstrGroupList">InstrGroupList</a> <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="837Groups" title='Groups' data-type='InstrGroupList' data-ref="837Groups">Groups</dfn>;</td></tr>
<tr><th id="3211">3211</th><td></td></tr>
<tr><th id="3212">3212</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="838i" title='i' data-type='unsigned int' data-ref="838i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="839n" title='n' data-type='unsigned int' data-ref="839n">n</dfn> = <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#838i" title='i' data-ref="838i">i</a> &lt; <a class="local col9 ref" href="#839n" title='n' data-ref="839n">n</a>; ++<a class="local col8 ref" href="#838i" title='i' data-ref="838i">i</a>) {</td></tr>
<tr><th id="3213">3213</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="840SI" title='SI' data-type='llvm::MachineInstr *' data-ref="840SI">SI</dfn> = <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#838i" title='i' data-ref="838i">i</a>]</a>;</td></tr>
<tr><th id="3214">3214</th><td>    <b>if</b> (<a class="local col0 ref" href="#840SI" title='SI' data-ref="840SI">SI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="3215">3215</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a> <a class="tu ref fake" href="#2914" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::InstrGroup' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling10InstrGroupC1Ev"></a><dfn class="local col1 decl" id="841G" title='G' data-type='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="841G">G</dfn>;</td></tr>
<tr><th id="3218">3218</th><td>    <a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#840SI" title='SI' data-ref="840SI">SI</a>);</td></tr>
<tr><th id="3219">3219</th><td>    <a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonLoopRescheduling::getDefReg' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9getDefRegEPKN4llvm12MachineInstrE">getDefReg</a>(<a class="local col0 ref" href="#840SI" title='SI' data-ref="840SI">SI</a>);</td></tr>
<tr><th id="3220">3220</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col2 decl" id="842Inputs" title='Inputs' data-type='(anonymous namespace)::RegisterSet' data-ref="842Inputs">Inputs</dfn>;</td></tr>
<tr><th id="3221">3221</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(*<a class="local col0 ref" href="#840SI" title='SI' data-ref="840SI">SI</a>, <span class='refarg'><a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a></span>);</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="843j" title='j' data-type='unsigned int' data-ref="843j">j</dfn> = <a class="local col8 ref" href="#838i" title='i' data-ref="838i">i</a>+<var>1</var>; <a class="local col3 ref" href="#843j" title='j' data-ref="843j">j</a> &lt; <a class="local col9 ref" href="#839n" title='n' data-ref="839n">n</a>; ++<a class="local col3 ref" href="#843j" title='j' data-ref="843j">j</a>) {</td></tr>
<tr><th id="3224">3224</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="844MI" title='MI' data-type='llvm::MachineInstr *' data-ref="844MI">MI</dfn> = <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#843j" title='j' data-ref="843j">j</a>]</a>;</td></tr>
<tr><th id="3225">3225</th><td>      <b>if</b> (<a class="local col4 ref" href="#844MI" title='MI' data-ref="844MI">MI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="3226">3226</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3227">3227</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col5 decl" id="845Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet' data-ref="845Defs">Defs</dfn>;</td></tr>
<tr><th id="3228">3228</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrDefsERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(*<a class="local col4 ref" href="#844MI" title='MI' data-ref="844MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#845Defs" title='Defs' data-ref="845Defs">Defs</a></span>);</td></tr>
<tr><th id="3229">3229</th><td>      <i>// If this instruction does not define any pending inputs, skip it.</i></td></tr>
<tr><th id="3230">3230</th><td>      <b>if</b> (!<a class="local col5 ref" href="#845Defs" title='Defs' data-ref="845Defs">Defs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_" title='(anonymous namespace)::RegisterSet::intersects' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_">intersects</a>(<a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a>))</td></tr>
<tr><th id="3231">3231</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3232">3232</th><td>      <i>// Otherwise, add it to the current group and remove the inputs that</i></td></tr>
<tr><th id="3233">3233</th><td><i>      // are defined by MI.</i></td></tr>
<tr><th id="3234">3234</th><td>      <a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#844MI" title='MI' data-ref="844MI">MI</a>);</td></tr>
<tr><th id="3235">3235</th><td>      <a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_" title='(anonymous namespace)::RegisterSet::remove' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_">remove</a>(<a class="local col5 ref" href="#845Defs" title='Defs' data-ref="845Defs">Defs</a>);</td></tr>
<tr><th id="3236">3236</th><td>      <i>// Then add all registers used by MI.</i></td></tr>
<tr><th id="3237">3237</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HBS" title='(anonymous namespace)::HBS' data-type='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HBS">HBS</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonBitSimplify::getInstrUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplify12getInstrUsesERKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(*<a class="local col4 ref" href="#844MI" title='MI' data-ref="844MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a></span>);</td></tr>
<tr><th id="3238">3238</th><td>      <a class="local col5 ref" href="#825ShufIns" title='ShufIns' data-ref="825ShufIns">ShufIns</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#843j" title='j' data-ref="843j">j</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3239">3239</th><td>    }</td></tr>
<tr><th id="3240">3240</th><td></td></tr>
<tr><th id="3241">3241</th><td>    <i>// Only add a group if it requires at most one register.</i></td></tr>
<tr><th id="3242">3242</th><td>    <b>if</b> (<a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="3243">3243</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3244">3244</th><td>    <em>auto</em> <dfn class="local col6 decl" id="846LoopInpEq" title='LoopInpEq' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:3244:22)' data-ref="846LoopInpEq">LoopInpEq</dfn> = [G] (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</a> &amp;<dfn class="local col7 decl" id="847P" title='P' data-type='const (anonymous namespace)::HexagonLoopRescheduling::PhiInfo &amp;' data-ref="847P">P</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="3245">3245</th><td>      <b>return</b> <a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> == <a class="local col7 ref" href="#847P" title='P' data-ref="847P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR">LR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="3246">3246</th><td>    };</td></tr>
<tr><th id="3247">3247</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a></span>, <a class="local col6 ref" href="#846LoopInpEq" title='LoopInpEq' data-ref="846LoopInpEq">LoopInpEq</a>) <a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-use='c' data-ref="__gnu_cxx::operator==">==</a> <a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="3248">3248</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3249">3249</th><td></td></tr>
<tr><th id="3250">3250</th><td>    <a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> = <a class="local col2 ref" href="#842Inputs" title='Inputs' data-ref="842Inputs">Inputs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>();</td></tr>
<tr><th id="3251">3251</th><td>    <a class="local col7 ref" href="#837Groups" title='Groups' data-ref="837Groups">Groups</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#841G" title='G' data-ref="841G">G</a>);</td></tr>
<tr><th id="3252">3252</th><td>  }</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { { for (unsigned i = 0, n = Groups.size(); i &lt; n; ++i) { InstrGroup &amp;G = Groups[i]; dbgs() &lt;&lt; &quot;Group[&quot; &lt;&lt; i &lt;&lt; &quot;] inp: &quot; &lt;&lt; printReg(G.Inp.Reg, HRI, G.Inp.Sub) &lt;&lt; &quot;  out: &quot; &lt;&lt; printReg(G.Out.Reg, HRI, G.Out.Sub) &lt;&lt; &quot;\n&quot;; for (unsigned j = 0, m = G.Ins.size(); j &lt; m; ++j) dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; *G.Ins[j]; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3255">3255</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="848i" title='i' data-type='unsigned int' data-ref="848i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="849n" title='n' data-type='unsigned int' data-ref="849n">n</dfn> = <a class="local col7 ref" href="#837Groups" title='Groups' data-ref="837Groups">Groups</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#3254" title='i' data-ref="848i">i</a> &lt; <a class="local col9 ref" href="#3254" title='n' data-ref="849n">n</a>; ++<a class="local col8 ref" href="#3254" title='i' data-ref="848i">i</a>) {</td></tr>
<tr><th id="3256">3256</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a> &amp;<dfn class="local col0 decl" id="850G" title='G' data-type='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp;' data-ref="850G">G</dfn> = <a class="local col7 ref" href="#837Groups" title='Groups' data-ref="837Groups">Groups</a>[<a class="local col8 ref" href="#3254" title='i' data-ref="848i">i</a>];</td></tr>
<tr><th id="3257">3257</th><td>      dbgs() &lt;&lt; <q>"Group["</q> &lt;&lt; i &lt;&lt; <q>"] inp: "</q></td></tr>
<tr><th id="3258">3258</th><td>             &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(G.Inp.Reg, HRI, G.Inp.Sub)</td></tr>
<tr><th id="3259">3259</th><td>             &lt;&lt; <q>"  out: "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(G.Out.Reg, HRI, G.Out.Sub) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="3260">3260</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="851j" title='j' data-type='unsigned int' data-ref="851j">j</dfn> = <var>0</var>, <dfn class="local col2 decl" id="852m" title='m' data-type='unsigned int' data-ref="852m">m</dfn> = <a class="local col0 ref" href="#3254" title='G' data-ref="850G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#3254" title='j' data-ref="851j">j</a> &lt; <a class="local col2 ref" href="#3254" title='m' data-ref="852m">m</a>; ++<a class="local col1 ref" href="#3254" title='j' data-ref="851j">j</a>)</td></tr>
<tr><th id="3261">3261</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#3254" title='G' data-ref="850G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Ins' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Ins">Ins</a>[<a class="local col1 ref" href="#3254" title='j' data-ref="851j">j</a>];</td></tr>
<tr><th id="3262">3262</th><td>    }</td></tr>
<tr><th id="3263">3263</th><td>  });</td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="853i" title='i' data-type='unsigned int' data-ref="853i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="854n" title='n' data-type='unsigned int' data-ref="854n">n</dfn> = <a class="local col7 ref" href="#837Groups" title='Groups' data-ref="837Groups">Groups</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#853i" title='i' data-ref="853i">i</a> &lt; <a class="local col4 ref" href="#854n" title='n' data-ref="854n">n</a>; ++<a class="local col3 ref" href="#853i" title='i' data-ref="853i">i</a>) {</td></tr>
<tr><th id="3266">3266</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="855G" title='G' data-type='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup &amp;' data-ref="855G">G</dfn> = <a class="local col7 ref" href="#837Groups" title='Groups' data-ref="837Groups">Groups</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#853i" title='i' data-ref="853i">i</a>]</a>;</td></tr>
<tr><th id="3267">3267</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj" title='(anonymous namespace)::HexagonLoopRescheduling::isShuffleOf' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling11isShuffleOfEjj">isShuffleOf</a>(<a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="3268">3268</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3269">3269</th><td>    <em>auto</em> <dfn class="local col6 decl" id="856LoopInpEq" title='LoopInpEq' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp:3269:22)' data-ref="856LoopInpEq">LoopInpEq</dfn> = [G] (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo">PhiInfo</a> &amp;<dfn class="local col7 decl" id="857P" title='P' data-type='const (anonymous namespace)::HexagonLoopRescheduling::PhiInfo &amp;' data-ref="857P">P</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="3270">3270</th><td>      <b>return</b> <a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> == <a class="local col7 ref" href="#857P" title='P' data-ref="857P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LR">LR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="3271">3271</th><td>    };</td></tr>
<tr><th id="3272">3272</th><td>    <em>auto</em> <dfn class="local col8 decl" id="858F" title='F' data-type='__gnu_cxx::__normal_iterator&lt;(anonymous namespace)::HexagonLoopRescheduling::PhiInfo *, std::vector&lt;(anonymous namespace)::HexagonLoopRescheduling::PhiInfo, std::allocator&lt;(anonymous namespace)::HexagonLoopRescheduling::PhiInfo&gt; &gt; &gt;' data-ref="858F">F</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a></span>, <a class="local col6 ref" href="#856LoopInpEq" title='LoopInpEq' data-ref="856LoopInpEq">LoopInpEq</a>);</td></tr>
<tr><th id="3273">3273</th><td>    <b>if</b> (<a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-use='c' data-ref="__gnu_cxx::operator==">==</a> <a class="local col5 ref" href="#815Phis" title='Phis' data-ref="815Phis">Phis</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="3274">3274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3275">3275</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="859PrehR" title='PrehR' data-type='unsigned int' data-ref="859PrehR">PrehR</dfn> = <var>0</var>;</td></tr>
<tr><th id="3276">3276</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj" title='(anonymous namespace)::HexagonLoopRescheduling::isSameShuffle' data-use='c' data-ref="_ZNK12_GLOBAL__N_123HexagonLoopRescheduling13isSameShuffleEjjjRj">isSameShuffle</a>(<a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Out' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Out">Out</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <span class='refarg'><a class="local col9 ref" href="#859PrehR" title='PrehR' data-ref="859PrehR">PrehR</a></span>)) {</td></tr>
<tr><th id="3277">3277</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="860DefPrehR" title='DefPrehR' data-type='const llvm::MachineInstr *' data-ref="860DefPrehR">DefPrehR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="3278">3278</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="861Opc" title='Opc' data-type='unsigned int' data-ref="861Opc">Opc</dfn> = <a class="local col0 ref" href="#860DefPrehR" title='DefPrehR' data-ref="860DefPrehR">DefPrehR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3279">3279</th><td>      <b>if</b> (Opc != Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span> &amp;&amp; Opc != Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>)</td></tr>
<tr><th id="3280">3280</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3281">3281</th><td>      <b>if</b> (!<a class="local col0 ref" href="#860DefPrehR" title='DefPrehR' data-ref="860DefPrehR">DefPrehR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3282">3282</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3283">3283</th><td>      <b>if</b> (<a class="local col0 ref" href="#860DefPrehR" title='DefPrehR' data-ref="860DefPrehR">DefPrehR</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="3284">3284</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3285">3285</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="862RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="862RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="3286">3286</th><td>      <b>if</b> (<a class="local col2 ref" href="#862RC" title='RC' data-ref="862RC">RC</a> != <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>)) {</td></tr>
<tr><th id="3287">3287</th><td>        <a class="local col9 ref" href="#859PrehR" title='PrehR' data-ref="859PrehR">PrehR</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#862RC" title='RC' data-ref="862RC">RC</a>);</td></tr>
<tr><th id="3288">3288</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="863TfrI" title='TfrI' data-type='unsigned int' data-ref="863TfrI">TfrI</dfn> = (RC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>) ? Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span></td></tr>
<tr><th id="3289">3289</th><td>                                                          : Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>;</td></tr>
<tr><th id="3290">3290</th><td>        <em>auto</em> <dfn class="local col4 decl" id="864T" title='T' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="864T">T</dfn> = <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::PB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="3291">3291</th><td>        <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="865DL" title='DL' data-type='llvm::DebugLoc' data-ref="865DL">DL</dfn> = (<a class="local col4 ref" href="#864T" title='T' data-ref="864T">T</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#814C" title='C' data-ref="814C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::PB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand::PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#864T" title='T' data-ref="864T">T</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="3292">3292</th><td>        BuildMI(*C.PB, T, DL, HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TfrI), PrehR)</td></tr>
<tr><th id="3293">3293</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="3294">3294</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3295">3295</th><td>        <a class="local col9 ref" href="#859PrehR" title='PrehR' data-ref="859PrehR">PrehR</a> = <a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PR' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PR">PR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="3296">3296</th><td>      }</td></tr>
<tr><th id="3297">3297</th><td>    }</td></tr>
<tr><th id="3298">3298</th><td>    <i>// isSameShuffle could match with PrehR being of a wider class than</i></td></tr>
<tr><th id="3299">3299</th><td><i>    // G.Inp.Reg, for example if G shuffles the low 32 bits of its input,</i></td></tr>
<tr><th id="3300">3300</th><td><i>    // it would match for the input being a 32-bit register, and PrehR</i></td></tr>
<tr><th id="3301">3301</th><td><i>    // being a 64-bit register (where the low 32 bits match). This could</i></td></tr>
<tr><th id="3302">3302</th><td><i>    // be handled, but for now skip these cases.</i></td></tr>
<tr><th id="3303">3303</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#859PrehR" title='PrehR' data-ref="859PrehR">PrehR</a>) != <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp" title='(anonymous namespace)::HexagonLoopRescheduling::InstrGroup::Inp' data-use='m' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::InstrGroup::Inp">Inp</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="3304">3304</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3305">3305</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj" title='(anonymous namespace)::HexagonLoopRescheduling::moveGroup' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling9moveGroupERNS0_10InstrGroupERN4llvm17MachineBasicBlockES5_NS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEjj">moveGroup</a>(<span class='refarg'><a class="local col5 ref" href="#855G" title='G' data-ref="855G">G</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB">LB</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::PB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::PB">PB</a></span>, <a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::LB' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::LB">LB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="local col8 ref" href="#858F" title='F' data-ref="858F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR" title='(anonymous namespace)::HexagonLoopRescheduling::PhiInfo::DefR' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::PhiInfo::DefR">DefR</a>, <a class="local col9 ref" href="#859PrehR" title='PrehR' data-ref="859PrehR">PrehR</a>);</td></tr>
<tr><th id="3306">3306</th><td>    <a class="local col4 ref" href="#824Changed" title='Changed' data-ref="824Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="3307">3307</th><td>  }</td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td>  <b>return</b> <a class="local col4 ref" href="#824Changed" title='Changed' data-ref="824Changed">Changed</a>;</td></tr>
<tr><th id="3310">3310</th><td>}</td></tr>
<tr><th id="3311">3311</th><td></td></tr>
<tr><th id="3312">3312</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_123HexagonLoopRescheduling20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonLoopRescheduling::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonLoopRescheduling::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="866MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="866MF">MF</dfn>) {</td></tr>
<tr><th id="3313">3313</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="3314">3314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3315">3315</th><td></td></tr>
<tr><th id="3316">3316</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="867HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="867HST">HST</dfn> = <a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="3317">3317</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::HII" title='(anonymous namespace)::HexagonLoopRescheduling::HII' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HII">HII</a> = <a class="local col7 ref" href="#867HST" title='HST' data-ref="867HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3318">3318</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::HRI" title='(anonymous namespace)::HexagonLoopRescheduling::HRI' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HRI">HRI</a> = <a class="local col7 ref" href="#867HST" title='HST' data-ref="867HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3319">3319</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a> = &amp;<a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3320">3320</th><td>  <em>const</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a> <dfn class="local col8 decl" id="868HE" title='HE' data-type='const llvm::HexagonEvaluator' data-ref="868HE">HE</dfn><a class="ref" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">(</a>*<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::HRI" title='(anonymous namespace)::HexagonLoopRescheduling::HRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HRI">HRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::MRI" title='(anonymous namespace)::HexagonLoopRescheduling::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::MRI">MRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::HII" title='(anonymous namespace)::HexagonLoopRescheduling::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::HII">HII</a>, <a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>);</td></tr>
<tr><th id="3321">3321</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> <dfn class="local col9 decl" id="869BT" title='BT' data-type='llvm::BitTracker' data-ref="869BT">BT</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" title='llvm::BitTracker::BitTracker' data-ref="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE">(</a><a class="local col8 ref" href="#868HE" title='HE' data-ref="868HE">HE</a>, <a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>);</td></tr>
<tr><th id="3322">3322</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexbit&quot;)) { BT.trace(true); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col9 ref" href="#869BT" title='BT' data-ref="869BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker5traceEb" title='llvm::BitTracker::trace' data-ref="_ZN4llvm10BitTracker5traceEb">trace</a>(<b>true</b>));</td></tr>
<tr><th id="3323">3323</th><td>  <a class="local col9 ref" href="#869BT" title='BT' data-ref="869BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="3324">3324</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonLoopRescheduling::BTP" title='(anonymous namespace)::HexagonLoopRescheduling::BTP' data-use='w' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::BTP">BTP</a> = &amp;<a class="local col9 ref" href="#869BT" title='BT' data-ref="869BT">BT</a>;</td></tr>
<tr><th id="3325">3325</th><td></td></tr>
<tr><th id="3326">3326</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand">LoopCand</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="870Cand" title='Cand' data-type='std::vector&lt;LoopCand&gt;' data-ref="870Cand">Cand</dfn>;</td></tr>
<tr><th id="3327">3327</th><td></td></tr>
<tr><th id="3328">3328</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="871B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="871B">B</dfn> : <a class="local col6 ref" href="#866MF" title='MF' data-ref="866MF">MF</a>) {</td></tr>
<tr><th id="3329">3329</th><td>    <b>if</b> (<a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>2</var> || <a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>)</td></tr>
<tr><th id="3330">3330</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3331">3331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="872PB" title='PB' data-type='llvm::MachineBasicBlock *' data-ref="872PB">PB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3332">3332</th><td>    <em>bool</em> <dfn class="local col3 decl" id="873IsLoop" title='IsLoop' data-type='bool' data-ref="873IsLoop">IsLoop</dfn> = <b>false</b>;</td></tr>
<tr><th id="3333">3333</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="874PI" title='PI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="874PI">PI</dfn> = <a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <dfn class="local col5 decl" id="875PE" title='PE' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="875PE">PE</dfn> = <a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col4 ref" href="#874PI" title='PI' data-ref="874PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#875PE" title='PE' data-ref="875PE">PE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#874PI" title='PI' data-ref="874PI">PI</a>) {</td></tr>
<tr><th id="3334">3334</th><td>      <b>if</b> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#874PI" title='PI' data-ref="874PI">PI</a> != &amp;<a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>)</td></tr>
<tr><th id="3335">3335</th><td>        <a class="local col2 ref" href="#872PB" title='PB' data-ref="872PB">PB</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#874PI" title='PI' data-ref="874PI">PI</a>;</td></tr>
<tr><th id="3336">3336</th><td>      <b>else</b></td></tr>
<tr><th id="3337">3337</th><td>        <a class="local col3 ref" href="#873IsLoop" title='IsLoop' data-ref="873IsLoop">IsLoop</a> = <b>true</b>;</td></tr>
<tr><th id="3338">3338</th><td>    }</td></tr>
<tr><th id="3339">3339</th><td>    <b>if</b> (!<a class="local col3 ref" href="#873IsLoop" title='IsLoop' data-ref="873IsLoop">IsLoop</a>)</td></tr>
<tr><th id="3340">3340</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="876EB" title='EB' data-type='llvm::MachineBasicBlock *' data-ref="876EB">EB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3343">3343</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="877SI" title='SI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="877SI">SI</dfn> = <a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <dfn class="local col8 decl" id="878SE" title='SE' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="878SE">SE</dfn> = <a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col7 ref" href="#877SI" title='SI' data-ref="877SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#878SE" title='SE' data-ref="878SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#877SI" title='SI' data-ref="877SI">SI</a>) {</td></tr>
<tr><th id="3344">3344</th><td>      <b>if</b> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#877SI" title='SI' data-ref="877SI">SI</a> == &amp;<a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>)</td></tr>
<tr><th id="3345">3345</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3346">3346</th><td>      <i>// Set EP to the epilog block, if it has only 1 predecessor (i.e. the</i></td></tr>
<tr><th id="3347">3347</th><td><i>      // edge from B to EP is non-critical.</i></td></tr>
<tr><th id="3348">3348</th><td>      <b>if</b> ((<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#877SI" title='SI' data-ref="877SI">SI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>)</td></tr>
<tr><th id="3349">3349</th><td>        <a class="local col6 ref" href="#876EB" title='EB' data-ref="876EB">EB</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#877SI" title='SI' data-ref="877SI">SI</a>;</td></tr>
<tr><th id="3350">3350</th><td>      <b>break</b>;</td></tr>
<tr><th id="3351">3351</th><td>    }</td></tr>
<tr><th id="3352">3352</th><td></td></tr>
<tr><th id="3353">3353</th><td>    <a class="local col0 ref" href="#870Cand" title='Cand' data-ref="870Cand">Cand</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling::LoopCand" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand' data-ref="(anonymousnamespace)::HexagonLoopRescheduling::LoopCand">LoopCand</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling8LoopCandC1EPN4llvm17MachineBasicBlockES4_S4_" title='(anonymous namespace)::HexagonLoopRescheduling::LoopCand::LoopCand' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling8LoopCandC1EPN4llvm17MachineBasicBlockES4_S4_">(</a>&amp;<a class="local col1 ref" href="#871B" title='B' data-ref="871B">B</a>, <a class="local col2 ref" href="#872PB" title='PB' data-ref="872PB">PB</a>, <a class="local col6 ref" href="#876EB" title='EB' data-ref="876EB">EB</a>));</td></tr>
<tr><th id="3354">3354</th><td>  }</td></tr>
<tr><th id="3355">3355</th><td></td></tr>
<tr><th id="3356">3356</th><td>  <em>bool</em> <dfn class="local col9 decl" id="879Changed" title='Changed' data-type='bool' data-ref="879Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="3357">3357</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="880C" title='C' data-type='(anonymous namespace)::HexagonLoopRescheduling::LoopCand &amp;' data-ref="880C">C</dfn> : <a class="local col0 ref" href="#870Cand" title='Cand' data-ref="870Cand">Cand</a>)</td></tr>
<tr><th id="3358">3358</th><td>    <a class="local col9 ref" href="#879Changed" title='Changed' data-ref="879Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE" title='(anonymous namespace)::HexagonLoopRescheduling::processLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE">processLoop</a>(<span class='refarg'><a class="local col0 ref" href="#880C" title='C' data-ref="880C">C</a></span>);</td></tr>
<tr><th id="3359">3359</th><td></td></tr>
<tr><th id="3360">3360</th><td>  <b>return</b> <a class="local col9 ref" href="#879Changed" title='Changed' data-ref="879Changed">Changed</a>;</td></tr>
<tr><th id="3361">3361</th><td>}</td></tr>
<tr><th id="3362">3362</th><td></td></tr>
<tr><th id="3363">3363</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3364">3364</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="3365">3365</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createHexagonLoopReschedulingEv" title='llvm::createHexagonLoopRescheduling' data-ref="_ZN4llvm29createHexagonLoopReschedulingEv">createHexagonLoopRescheduling</dfn>() {</td></tr>
<tr><th id="3368">3368</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonLoopRescheduling" title='(anonymous namespace)::HexagonLoopRescheduling' data-ref="(anonymousnamespace)::HexagonLoopRescheduling">HexagonLoopRescheduling</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123HexagonLoopReschedulingC1Ev" title='(anonymous namespace)::HexagonLoopRescheduling::HexagonLoopRescheduling' data-use='c' data-ref="_ZN12_GLOBAL__N_123HexagonLoopReschedulingC1Ev">(</a>);</td></tr>
<tr><th id="3369">3369</th><td>}</td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createHexagonBitSimplifyEv" title='llvm::createHexagonBitSimplify' data-ref="_ZN4llvm24createHexagonBitSimplifyEv">createHexagonBitSimplify</dfn>() {</td></tr>
<tr><th id="3372">3372</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonBitSimplify" title='(anonymous namespace)::HexagonBitSimplify' data-ref="(anonymousnamespace)::HexagonBitSimplify">HexagonBitSimplify</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonBitSimplifyC1Ev" title='(anonymous namespace)::HexagonBitSimplify::HexagonBitSimplify' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonBitSimplifyC1Ev">(</a>);</td></tr>
<tr><th id="3373">3373</th><td>}</td></tr>
<tr><th id="3374">3374</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
