Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 28 18:18:41 2024
| Host         : DESKTOP-5H4UQ7V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     69          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_pl_gen/cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_pl_gen/cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_secv/cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_secv/cs_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  164          inf        0.000                      0                  164           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.152ns (49.405%)  route 4.252ns (50.595%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.505     2.023    u_display_gen/Q[0]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.147 r  u_display_gen/rez_display_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.747     4.894    rez_display_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         3.510     8.403 r  rez_display_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.403    rez_display[8]
    E6                                                                r  rez_display[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.294ns (51.599%)  route 4.028ns (48.401%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[1]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_display_gen/cs_reg[1]/Q
                         net (fo=18, routed)          1.342     1.820    u_display_gen/Q[1]
    SLICE_X65Y55         LUT4 (Prop_lut4_I3_O)        0.295     2.115 r  u_display_gen/rez_display_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.686     4.801    rez_display_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         3.521     8.323 r  rez_display_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.323    rez_display[9]
    C3                                                                r  rez_display[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.158ns (50.060%)  route 4.148ns (49.940%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.202     1.720    u_display_gen/Q[0]
    SLICE_X65Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.844 r  u_display_gen/rez_display_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.946     4.790    rez_display_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     8.305 r  rez_display_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.305    rez_display[7]
    E5                                                                r  rez_display[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 4.168ns (50.604%)  route 4.069ns (49.396%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.371     1.889    u_display_gen/Q[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I2_O)        0.124     2.013 r  u_display_gen/rez_display_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.698     4.711    rez_display_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         3.526     8.237 r  rez_display_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.237    rez_display[12]
    B3                                                                r  rez_display[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 4.169ns (50.712%)  route 4.052ns (49.288%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.374     1.892    u_display_gen/Q[0]
    SLICE_X65Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.016 r  u_display_gen/rez_display_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.678     4.694    rez_display_OBUF[14]
    B4                   OBUF (Prop_obuf_I_O)         3.527     8.221 r  rez_display_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.221    rez_display[14]
    B4                                                                r  rez_display[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.169ns  (logic 4.179ns (51.158%)  route 3.990ns (48.842%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.645     2.163    u_display_gen/Q[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I2_O)        0.124     2.287 r  u_display_gen/rez_display_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.345     4.632    rez_display_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.537     8.169 r  rez_display_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.169    rez_display[11]
    A2                                                                r  rez_display[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.173ns (52.370%)  route 3.795ns (47.630%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.532     2.050    u_display_gen/Q[0]
    SLICE_X65Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.174 r  u_display_gen/rez_display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.264     4.437    rez_display_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.531     7.968 r  rez_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.968    rez_display[6]
    E3                                                                r  rez_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 4.310ns (54.127%)  route 3.653ns (45.873%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[1]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_display_gen/cs_reg[1]/Q
                         net (fo=18, routed)          1.181     1.659    u_display_gen/Q[1]
    SLICE_X65Y57         LUT4 (Prop_lut4_I3_O)        0.295     1.954 r  u_display_gen/rez_display_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.472     4.426    rez_display_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         3.537     7.962 r  rez_display_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.962    rez_display[13]
    A3                                                                r  rez_display[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.184ns (52.590%)  route 3.772ns (47.410%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.279     1.797    u_display_gen/Q[0]
    SLICE_X65Y57         LUT4 (Prop_lut4_I2_O)        0.124     1.921 r  u_display_gen/rez_display_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.493     4.414    rez_display_OBUF[15]
    A4                   OBUF (Prop_obuf_I_O)         3.542     7.957 r  rez_display_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.957    rez_display[15]
    A4                                                                r  rez_display[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_display_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rez_display[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.175ns (53.054%)  route 3.695ns (46.946%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  u_display_gen/cs_reg[0]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_display_gen/cs_reg[0]/Q
                         net (fo=18, routed)          1.205     1.723    u_display_gen/Q[0]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.124     1.847 r  u_display_gen/rez_display_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.490     4.337    rez_display_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.533     7.870 r  rez_display_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.870    rez_display[10]
    B2                                                                r  rez_display[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pl_gen/cs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pl_gen/pla_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  u_pl_gen/cs_reg[0]/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pl_gen/cs_reg[0]/Q
                         net (fo=5, routed)           0.145     0.286    u_pl_gen/p_0_in[1]
    SLICE_X62Y54         LDCE                                         r  u_pl_gen/pla_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_secv/sum_reg/G
                            (positive level-sensitive latch)
  Destination:            u_reg16/do_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.158ns (54.375%)  route 0.133ns (45.625%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  u_secv/sum_reg/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_secv/sum_reg/Q
                         net (fo=16, routed)          0.133     0.291    u_reg16/plrez
    SLICE_X64Y54         FDRE                                         r  u_reg16/do_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_secv/sum_reg/G
                            (positive level-sensitive latch)
  Destination:            u_reg16/do_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.158ns (54.375%)  route 0.133ns (45.625%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  u_secv/sum_reg/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_secv/sum_reg/Q
                         net (fo=16, routed)          0.133     0.291    u_reg16/plrez
    SLICE_X64Y54         FDRE                                         r  u_reg16/do_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_secv/sum_reg/G
                            (positive level-sensitive latch)
  Destination:            u_reg16/do_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.158ns (54.375%)  route 0.133ns (45.625%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  u_secv/sum_reg/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_secv/sum_reg/Q
                         net (fo=16, routed)          0.133     0.291    u_reg16/plrez
    SLICE_X64Y54         FDRE                                         r  u_reg16/do_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_secv/sum_reg/G
                            (positive level-sensitive latch)
  Destination:            u_reg16/do_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.158ns (54.375%)  route 0.133ns (45.625%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         LDCE                         0.000     0.000 r  u_secv/sum_reg/G
    SLICE_X63Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_secv/sum_reg/Q
                         net (fo=16, routed)          0.133     0.291    u_reg16/plrez
    SLICE_X64Y54         FDRE                                         r  u_reg16/do_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_secv/cs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_secv/sum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.468%)  route 0.150ns (51.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE                         0.000     0.000 r  u_secv/cs_reg[2]/C
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_secv/cs_reg[2]/Q
                         net (fo=7, routed)           0.150     0.291    u_secv/p_0_in[6]
    SLICE_X63Y53         LDCE                                         r  u_secv/sum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_counter/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  u_counter/out_reg[3]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_counter/out_reg[3]/Q
                         net (fo=6, routed)           0.094     0.258    u_counter/out_reg[3]
    SLICE_X61Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  u_counter/out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_counter/p_0_in[7]
    SLICE_X61Y54         FDRE                                         r  u_counter/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_counter/if7_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  u_counter/out_reg[3]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  u_counter/out_reg[3]/Q
                         net (fo=6, routed)           0.095     0.259    u_counter/out_reg[3]
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  u_counter/if7_i_2/O
                         net (fo=1, routed)           0.000     0.304    u_counter/if7_0
    SLICE_X61Y54         FDRE                                         r  u_counter/if7_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sync/n_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sync/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE                         0.000     0.000 r  u_sync/n_reg/C
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_sync/n_reg/Q
                         net (fo=1, routed)           0.170     0.311    u_sync/n
    SLICE_X63Y54         FDRE                                         r  u_sync/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_counter/out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  u_counter/out_reg[5]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_counter/out_reg[5]/Q
                         net (fo=4, routed)           0.104     0.268    u_counter/out_reg[5]
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.313 r  u_counter/out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.313    u_counter/p_0_in[6]
    SLICE_X61Y54         FDRE                                         r  u_counter/out_reg[6]/D
  -------------------------------------------------------------------    -------------------





