`include "core_struct.vh"
module RegFile (
    input clk,
    input rst,
    input we,                               // write enable,get from the decoder
    input CorePack::reg_ind_t  read_addr_1,
    input CorePack::reg_ind_t  read_addr_2,
    input CorePack::reg_ind_t  write_addr,
    input CorePack::data_t     write_data,
    output CorePack::data_t    read_data_1,
    output CorePack::data_t    read_data_2
);

    import CorePack::*;

    integer i;
    data_t register[1:31]; // x1 - x31,x0 === 0

    integer i;

    // fill your code
    // write
    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            for (i = 1; i < 32; i = i + 1) begin        // initialize the RegFile
                register[i] <= 64'b0;                   // Non-blocking Assignment
            end
        end
        
        else if (we && write_addr != 5'd0) begin        // if write_addr == 0 ,then it can't be wirtten
            register[write_addr] <= write_data;         // Non-blocking Assignment
        end
    end

    // read
    assign read_data_1 = (read_addr_1 == 5'd0) ? 64'b0 : register[read_addr_1]; // read_data_1
    assign read_data_2 = (read_addr_2 == 5'd0) ? 64'b0 : register[read_addr_2]; // read_data_2

endmodule
