/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [28:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [30:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(celloutsig_1_7z[6] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_30z = !(celloutsig_0_20z[5] ? celloutsig_0_13z[3] : celloutsig_0_28z);
  assign celloutsig_1_5z = ~(in_data[122] | celloutsig_1_3z[4]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z[7] | celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_7z[4]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z | celloutsig_0_10z);
  assign celloutsig_0_16z = ~(celloutsig_0_12z | celloutsig_0_6z[0]);
  assign celloutsig_0_26z = ~(celloutsig_0_13z[8] | in_data[3]);
  assign celloutsig_0_2z = ~((in_data[18] | celloutsig_0_1z[13]) & celloutsig_0_1z[10]);
  assign celloutsig_1_12z = celloutsig_1_11z | ~(in_data[177]);
  assign celloutsig_0_9z = celloutsig_0_4z | ~(celloutsig_0_6z[0]);
  assign celloutsig_0_27z = celloutsig_0_19z[1] | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_22z = { celloutsig_0_13z[8:2], celloutsig_0_8z, celloutsig_0_16z } + { celloutsig_0_1z[1:0], celloutsig_0_18z };
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 4'h0;
    else _15_ <= { celloutsig_0_50z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_51z };
  assign out_data[35:32] = _15_;
  reg [5:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 6'h00;
    else _16_ <= { celloutsig_0_6z[5:2], celloutsig_0_4z, celloutsig_0_9z };
  assign { _01_[5:4], _00_, _01_[2:0] } = _16_;
  assign celloutsig_0_41z = { celloutsig_0_37z[8:7], celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_32z } / { 1'h1, celloutsig_0_19z[5:4], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[153:152], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[125], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z[10:6] };
  assign celloutsig_0_1z = { in_data[15:3], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[31:18] };
  assign celloutsig_0_20z = { celloutsig_0_1z[13:10], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_12z, _01_[5:4], _00_, _01_[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_20z[25:24], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, _01_[5:4], _00_, _01_[2:0] } / { 1'h1, celloutsig_0_1z[13:5], celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_1z[9:3] === celloutsig_0_1z[10:4];
  assign celloutsig_0_51z = celloutsig_0_1z[14:11] >= celloutsig_0_41z[4:1];
  assign celloutsig_0_25z = { celloutsig_0_18z[6:1], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_10z, _01_[5:4], _00_, _01_[2:0], celloutsig_0_0z, celloutsig_0_5z } >= { celloutsig_0_13z[2:0], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_0z = ! in_data[139:113];
  assign celloutsig_1_15z = ! { celloutsig_1_7z[10:5], celloutsig_1_7z[10:9], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_1z = { in_data[140:135], celloutsig_1_0z } < { in_data[125:120], celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_1z[9:0] < { celloutsig_0_1z[9:1], celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_23z[8:6] < { celloutsig_0_6z[5:4], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[139:129], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[181:173], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_6z[5:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z } % { 1'h1, celloutsig_0_6z[4:3], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_25z ? celloutsig_0_29z[19:12] : { celloutsig_0_7z[2:1], _01_[5:4], _00_, _01_[2:0] };
  assign celloutsig_0_3z = in_data[34] ? in_data[33:31] : celloutsig_0_1z[12:10];
  assign celloutsig_0_19z = celloutsig_0_10z ? { celloutsig_0_7z[5:1], celloutsig_0_15z, celloutsig_0_9z } : celloutsig_0_13z[7:1];
  assign celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_4z } != celloutsig_0_19z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z } != { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_6z = - { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = - { celloutsig_0_1z[12:10], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_10z = { celloutsig_0_1z[11:5], celloutsig_0_8z, celloutsig_0_5z } !== { celloutsig_0_6z[2:1], celloutsig_0_7z };
  assign celloutsig_1_9z = ~ { in_data[162:160], celloutsig_1_4z };
  assign celloutsig_0_21z = in_data[84:74] | { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_17z = celloutsig_0_12z & celloutsig_0_9z;
  assign celloutsig_0_50z = | celloutsig_0_6z[4:0];
  assign celloutsig_0_24z = | celloutsig_0_23z[5:2];
  assign celloutsig_0_32z = ^ { celloutsig_0_19z[4:1], celloutsig_0_30z };
  assign celloutsig_0_14z = ^ { _01_[4], _00_, _01_[2:0] };
  assign celloutsig_0_7z = { in_data[4:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_37z = celloutsig_0_22z <<< { celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_3z[10:7] <<< { celloutsig_1_9z[5:4], celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_29z = { in_data[8:2], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_27z } <<< { celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_12z, _01_[5:4], _00_, _01_[2:0] };
  assign celloutsig_0_0z = ~((in_data[23] & in_data[15]) | in_data[86]);
  assign celloutsig_0_57z = ~((celloutsig_0_34z[3] & celloutsig_0_32z) | celloutsig_0_24z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_4z) | celloutsig_0_2z);
  assign { celloutsig_1_7z[5], celloutsig_1_7z[10:6] } = ~ celloutsig_1_4z;
  assign _01_[3] = _00_;
  assign celloutsig_1_7z[4:0] = celloutsig_1_7z[10:6];
  assign { out_data[131:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
