QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 16:46:48 on Apr 18,2025
vlog -sv -f compile.f 
-- Compiling module axi_slave
** Warning: ../rtl/top.sv(758): (vlog-2182) 'retaddr' might be read before written in always_comb or always @* block.
** Warning: ../rtl/top.sv(1092): (vlog-2182) 'rdretaddr' might be read before written in always_comb or always @* block.
** Note: (vlog-2286) ../tb/testbench.sv(4): Using implicit +incdir+/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Warning: ../tb/testbench.sv(2): (vlog-13233) Design unit "testbench_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package testbench_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface axi_if
-- Compiling module testbench

Top level modules:
	axi_slave
	testbench
End time: 16:46:49 on Apr 18,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
