<html><body><samp><pre>
<!@TC:1550832738>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 7 6.1
#Hostname: VICTOR-PC

# Fri Feb 22 04:52:18 2019

#Implementation: div00

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1550832738> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1550832738> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1550832738> | Setting time resolution to ps
@N: : <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\topdiv00.vhdl:7:7:7:15:@N::@XP_MSG">topdiv00.vhdl(7)</a><!@TM:1550832738> | Top entity is set to topdiv00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\topdiv00.vhdl:7:7:7:15:@N:CD630:@XP_MSG">topdiv00.vhdl(7)</a><!@TM:1550832738> | Synthesizing work.topdiv00.topdiv0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00.vhdl:9:7:9:12:@N:CD630:@XP_MSG">div00.vhdl(9)</a><!@TM:1550832738> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00.vhdl:29:6:29:12:@N:CD364:@XP_MSG">div00.vhdl(29)</a><!@TM:1550832738> | Removing redundant assignment.
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\osc00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">osc00.vhdl(7)</a><!@TM:1550832738> | Synthesizing work.osc00.osc0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1550832738> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1550832738> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.topdiv00.topdiv0

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 22 04:52:18 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1550832738> | Running in 64-bit mode 
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00\div00\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 22 04:52:18 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 22 04:52:18 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1550832738>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1550832740> | Running in 64-bit mode 
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00\div00\synwork\div00_div00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 22 04:52:20 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1550832738>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1550832738>
# Fri Feb 22 04:52:20 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1550832741> | No constraint file specified. 
Linked File: <a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00_scck.rpt:@XP_FILE">div00_div00_scck.rpt</a>
Printing clock  summary report in "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1550832741> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1550832741> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topdiv00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock        Clock                   Clock
Level     Clock                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     22   
=================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\sexto_semestre\arquitectura_computadora\projectmachxo2\div00_1hz\div00.vhdl:23:2:23:4:@W:MT529:@XP_MSG">div00.vhdl(23)</a><!@TM:1550832741> | Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 22 04:52:21 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1550832738>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1550832738>
# Fri Feb 22 04:52:21 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1550832743> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1550832743> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   475.32ns		  11 /        22

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1550832743> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:OS00.OSCInst0@|E:OS01.outdiv@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       OS00.OSCInst0       OSCH                   22         OS01.outdiv         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 141MB)

Writing Analyst data base D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\synwork\div00_div00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1550832743> | Writing EDF file: D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1550832743> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1550832743> | Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:OS00.osc_int"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Feb 22 04:52:23 2019
#


Top view:               topdiv00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1550832743> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1550832743> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 474.755

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       166.3 MHz     480.769       6.014         474.755     inferred     Inferred_clkgroup_0
=====================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     474.755  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: osc00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                                         Arrival            
Instance         Reference                        Type        Pin     Net         Time        Slack  
                 Clock                                                                               
-----------------------------------------------------------------------------------------------------
OS01.sdiv[0]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[0]     1.108       474.755
OS01.sdiv[1]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[1]     1.044       474.962
OS01.sdiv[2]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[2]     1.044       474.962
OS01.sdiv[3]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[3]     1.044       475.104
OS01.sdiv[4]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[4]     1.044       475.104
OS01.sdiv[5]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[5]     1.044       475.247
OS01.sdiv[6]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[6]     1.044       475.247
OS01.sdiv[7]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[7]     1.044       475.390
OS01.sdiv[8]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[8]     1.044       475.390
OS01.sdiv[9]     osc00|osc_int_inferred_clock     FD1S3AX     Q       sdiv[9]     1.044       475.533
=====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                                              Required            
Instance          Reference                        Type        Pin     Net              Time         Slack  
                  Clock                                                                                     
------------------------------------------------------------------------------------------------------------
OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3AX     D       sdiv_3[20]       480.858      474.755
OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[19]     480.664      475.177
OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[17]     480.664      475.320
OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[18]     480.664      475.320
OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[15]     480.664      475.463
OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[16]     480.664      475.463
OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[13]     480.664      475.606
OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[14]     480.664      475.606
OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[11]     480.664      475.748
OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3AX     D       un3_sdiv[12]     480.664      475.748
============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr:srsfD:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srs:fp:21258:24807:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.858

    - Propagation time:                      6.103
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     474.755

    Number of logic level(s):                12
    Starting point:                          OS01.sdiv[0] / Q
    Ending point:                            OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
OS01.sdiv[0]               FD1S3AX      Q        Out     1.108     1.108       -         
sdiv[0]                    Net          -        -       -         -           3         
OS01.un3_sdiv_cry_0_0      CCU2D        A1       In      0.000     1.108       -         
OS01.un3_sdiv_cry_0_0      CCU2D        COUT     Out     1.544     2.652       -         
un3_sdiv_cry_0             Net          -        -       -         -           1         
OS01.un3_sdiv_cry_1_0      CCU2D        CIN      In      0.000     2.652       -         
OS01.un3_sdiv_cry_1_0      CCU2D        COUT     Out     0.143     2.795       -         
un3_sdiv_cry_2             Net          -        -       -         -           1         
OS01.un3_sdiv_cry_3_0      CCU2D        CIN      In      0.000     2.795       -         
OS01.un3_sdiv_cry_3_0      CCU2D        COUT     Out     0.143     2.938       -         
un3_sdiv_cry_4             Net          -        -       -         -           1         
OS01.un3_sdiv_cry_5_0      CCU2D        CIN      In      0.000     2.938       -         
OS01.un3_sdiv_cry_5_0      CCU2D        COUT     Out     0.143     3.081       -         
un3_sdiv_cry_6             Net          -        -       -         -           1         
OS01.un3_sdiv_cry_7_0      CCU2D        CIN      In      0.000     3.081       -         
OS01.un3_sdiv_cry_7_0      CCU2D        COUT     Out     0.143     3.224       -         
un3_sdiv_cry_8             Net          -        -       -         -           1         
OS01.un3_sdiv_cry_9_0      CCU2D        CIN      In      0.000     3.224       -         
OS01.un3_sdiv_cry_9_0      CCU2D        COUT     Out     0.143     3.366       -         
un3_sdiv_cry_10            Net          -        -       -         -           1         
OS01.un3_sdiv_cry_11_0     CCU2D        CIN      In      0.000     3.366       -         
OS01.un3_sdiv_cry_11_0     CCU2D        COUT     Out     0.143     3.509       -         
un3_sdiv_cry_12            Net          -        -       -         -           1         
OS01.un3_sdiv_cry_13_0     CCU2D        CIN      In      0.000     3.509       -         
OS01.un3_sdiv_cry_13_0     CCU2D        COUT     Out     0.143     3.652       -         
un3_sdiv_cry_14            Net          -        -       -         -           1         
OS01.un3_sdiv_cry_15_0     CCU2D        CIN      In      0.000     3.652       -         
OS01.un3_sdiv_cry_15_0     CCU2D        COUT     Out     0.143     3.795       -         
un3_sdiv_cry_16            Net          -        -       -         -           1         
OS01.un3_sdiv_cry_17_0     CCU2D        CIN      In      0.000     3.795       -         
OS01.un3_sdiv_cry_17_0     CCU2D        COUT     Out     0.143     3.938       -         
un3_sdiv_cry_18            Net          -        -       -         -           1         
OS01.un3_sdiv_cry_19_0     CCU2D        CIN      In      0.000     3.938       -         
OS01.un3_sdiv_cry_19_0     CCU2D        S1       Out     1.549     5.487       -         
un3_sdiv_cry_19_0_S1       Net          -        -       -         -           1         
OS01.sdiv_3[20]            ORCALUT4     A        In      0.000     5.487       -         
OS01.sdiv_3[20]            ORCALUT4     Z        Out     0.617     6.103       -         
sdiv_3[20]                 Net          -        -       -         -           1         
OS01.sdiv[20]              FD1S3AX      D        In      0.000     6.103       -         
=========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 22 of 6864 (0%)
PIC Latch:       0
I/O cells:       1


Details:
CCU2D:          11
FD1S3AX:        22
GSR:            1
INV:            1
OB:             1
ORCALUT4:       10
OSCH:           1
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 22 04:52:23 2019

###########################################################]

</pre></samp></body></html>
