<!doctype html>
<html class="no-js">
  <head><base href="pre_release"><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><link rel="index" title="Index" href="../../../genindex.html" /><link rel="search" title="Search" href="../../../search.html" />

    <meta name="generator" content="sphinx-4.2.0, furo 2021.10.09"/>
        <title>spydrnet_physical.util.openfpga - SpyDrNet-Physical alpha documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo.css?digest=0254c309f5cadf746f1a613e7677379ac9c8cdcd" />
    <link rel="stylesheet" type="text/css" href="../../../_static/graphviz.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-binder.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-dataframe.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-rendered-html.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo-extensions.css?digest=16fb25fabf47304eee183a5e9af80b1ba98259b1" />
    <link rel="stylesheet" type="text/css" href="../../../_static/custom.css" />
    
    


<style>
  body {
    --color-code-background: #eeffcc;
  --color-code-foreground: black;
  
  }
  body[data-theme="dark"] {
    --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
  }
  @media (prefers-color-scheme: dark) {
    body:not([data-theme="light"]) {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
  }
</style></head>
  <body>
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round">
      <path stroke="none" d="M0 0h24v24H0z" />
      <line x1="4" y1="6" x2="20" y2="6" />
      <line x1="10" y1="12" x2="20" y2="12" />
      <line x1="6" y1="18" x2="20" y2="18" />
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../index.html"><div class="brand">SpyDrNet-Physical alpha documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon no-toc" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../../index.html">
  
  
  <span class="sidebar-brand-text">SpyDrNet-Physical alpha documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../../search.html" role="search">
  <input class="sidebar-search" placeholder=Search name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul>
<li class="toctree-l1"><a class="reference internal" href="../../../introduction/install.html">Install</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../introduction/tutorial.html">Tutorial</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../reference/index.html">API Reference</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/classes/index.html">SpyDrNet-Physical API Summary</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/library.html">Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/bundle.html">Bundle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/element.html">Element</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/definition.html">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/instance.html">Instance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/cable.html">Cable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/wire.html">Wire</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/innerpin.html">InnerPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/outerpin.html">OuterPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/pin.html">Pin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/port.html">Port</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/utility/index.html">Utility Functions</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.get_names.html">util.get_names</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.get_attr.html">util.get_attr</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.GridFloorplanGen.html">util.GridFloorplanGen</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.ConnectPoint.html">util.ConnectPoint</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.ConnectPointList.html">util.ConnectPointList</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.ConnectionPattern.html">util.ConnectionPattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.OpenFPGA.html">util.OpenFPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.FPGAGridGen.html">util.FPGAGridGen</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.initial_placement.html">util.initial_placement</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.OpenFPGA_Config_Generator.html">util.OpenFPGA_Config_Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.OpenFPGA_Placement_Generator.html">util.OpenFPGA_Placement_Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.OpenFPGA_Tile_Generator.html">util.OpenFPGA_Tile_Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.FloorPlanViz.html">util.FloorPlanViz</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.RoutingRender.html">util.RoutingRender</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.cb_renderer.html">util.cb_renderer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.sb_renderer.html">util.sb_renderer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.prepare_graph_from_nx.html">util.prepare_graph_from_nx</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.write_metis_graph.html">util.write_metis_graph</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.run_metis.html">util.run_metis</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.OpenFPGA_Arch.html">util.OpenFPGA_Arch</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.Tile01.html">util.Tile01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.config_chain_01.html">util.config_chain_01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/util.config_chain_simple.html">util.config_chain_simple</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/visualization/index.html">Visualization and Floorplanning</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/visualization/floorplan_visualizer.html">FloorPlan Visualizer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/visualization/architecture_visualizer.html">Architecture Visualisation</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/openfpga/index.html">OpenFPGA Transformations</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/openfpga/base.html">OpenFPGA Base</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/openfpga/routing_render.html">Routing Render</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../../reference/openfpga/tile01.html">Tile-01</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/tile.html">Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/left-tile.html">Left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/right-tile.html">Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/top-tile.html">Top-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/bottom-tile.html">Bottom-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/top-left-tile.html">Top-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/top-right-tile.html">Top-Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/bottom-left-tile.html">Bottom-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../reference/openfpga/Tile01/bottom-right-tile.html">Bottom-Right-Tile</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../auto_sample_verilog/index.html">Sample Verilog Netlists</a><input class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/basic_hierarchy.html">basic_hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/grid_example.html">grid_example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/nested_hierarchy.html">nested_hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/square_grid.html">square_grid</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../developers/index.html">Developers Guidelines</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../example.html">Examples</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../auto_basic/index.html">Basic Restructuring Examples</a><input class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/display_hierarchical_netlist.html">Visualise Hierarchical Netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/display_info.html">Display Netlist Information Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/group_ungroup_cells.html">Grouping ungrouping cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/merge_instance.html">Merging two instances in the design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/merge_multiple_instances.html">Merging group of instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/partitioning_experiments.html">Partitions Experimentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/wire_feedthrough.html">Genrating feedthrough from single instance</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../auto_openfpga/index.html">OpenFPGA Related Restructuring</a><input class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/01_fpga_arch_parse.html">OpenFPGA Architecture Parsing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/02_fpga_basic_elements.html">Render FPGA Basic Elements</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/03_initial_placement.html">Render Placement information from Verilog netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/04_fpga_grid_generation.html">FPGA Layout grid generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/05_fpga_instance_name.html">FPGA Instance to Layout mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/06_FloorplanDesign01.html">Render Placement information from Verilog netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/07_FloorplanHeterogeneousDesign01.html">Render Placement information from Verilog netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/08_grid_floor_plan_example.html">Grid Floorplan Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/basic/rename_modules.html">Renaming Homogeneous FPGA Modules</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/01_connection_patterns.html">Connection Pattern Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/02_create_htree.html">Create H-Tree Connectivity pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/03_create_htree.html">Create Hybrid Connectivity Pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/04_create_clock_tree.html">Create Clock Tree Embedding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/05_clock_tree_insertion.html">Two layer H-Tree insertion in 4x4 FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree/06_reset_feedthrough.html">Create Reset Feedthrough in fpga_top</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/rendering/01_floorplan_rendering.html">Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/rendering/02_render_routing_box.html">Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/rendering/03_render_edge_routing_box.html">Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/01_netlist_to_graph.html">Netlist to graph (networkx)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/02_switch_partition_01.html">Partition Conn Box 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/03_switch_partition_02.html">Partition Conn Box 02</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/04_switch_partition_03.html">Partition Conn Box 02 - Simplified</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/05_module_partition.html">Split CBs and SBs across fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/partition/06_tile_creation.html">FPGA Tiles from OpenFPGA Verilog</a></li>
</ul>
</li>
</ul>
</li>
</ul>

</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <div class="content-icon-container">
          <div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon no-toc" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <h1>Source code for spydrnet_physical.util.openfpga</h1><div class="highlight"><pre>
<span></span><span class="sd">"""</span>
<span class="sd">This is OpenFPGA generated Verilog Netlist Parser Class</span>
<span class="sd">"""</span>

<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">pickle</span>
<span class="kn">import</span> <span class="nn">re</span>
<span class="kn">from</span> <span class="nn">collections</span> <span class="kn">import</span> <span class="n">OrderedDict</span>
<span class="kn">from</span> <span class="nn">fnmatch</span> <span class="kn">import</span> <span class="n">fnmatch</span>
<span class="kn">from</span> <span class="nn">pathlib</span> <span class="kn">import</span> <span class="n">Path</span>
<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">Callable</span>

<span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">FPGAGridGen</span><span class="p">,</span> <span class="n">initial_placement</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">'spydrnet_logs'</span><span class="p">)</span>


<div class="viewcode-block" id="OpenFPGA"><a class="viewcode-back" href="../../../reference/utility/generated/util.OpenFPGA.html#spydrnet_physical.util.OpenFPGA">[docs]</a><span class="k">class</span> <span class="nc">OpenFPGA</span><span class="p">:</span>
    <span class="sd">'''</span>
<span class="sd">    This is top-level clas of OpenFPGa which provides methods for </span>
<span class="sd">    different generic netlist restructuring</span>

<span class="sd">    '''</span>

<div class="viewcode-block" id="OpenFPGA.__init__"><a class="viewcode-back" href="../../../reference/utility/generated/util.OpenFPGA.html#spydrnet_physical.util.OpenFPGA.__init__">[docs]</a>    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">grid</span><span class="p">,</span> <span class="n">netlist</span><span class="p">,</span> <span class="n">library</span><span class="o">=</span><span class="s2">"work"</span><span class="p">,</span> <span class="n">top_module</span><span class="o">=</span><span class="s2">"fpga_top"</span><span class="p">,</span>
                 <span class="n">arch_xml</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Init class with OpenFPGA netlist</span>

<span class="sd">        args:</span>
<span class="sd">            grid (int, int): Size of the FPGA grid</span>
<span class="sd">            netlist (sdn.netlist): Pass OpenFPGA core netlist</span>
<span class="sd">            library (str): library name</span>
<span class="sd">            top_module (str): top_module name</span>
<span class="sd">        '''</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span> <span class="o">=</span> <span class="n">grid</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span> <span class="o">=</span> <span class="n">netlist</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_library</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_libraries</span><span class="p">(</span><span class="n">library</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="n">top_module</span><span class="p">))</span>
        <span class="n">netlist</span><span class="o">.</span><span class="n">top_instance</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span> <span class="o">=</span> <span class="p">[]</span>  <span class="c1"># Stores written definitions names</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">tile_creator</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">config_creator</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="k">if</span> <span class="n">arch_xml</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">load_grid</span><span class="p">(</span><span class="n">arch_xml</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">register_placement_creator</span><span class="p">(</span><span class="n">initial_placement</span><span class="p">)</span></div>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">netlist</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Returns library</span>
<span class="sd">        """</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">library</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Returns library</span>
<span class="sd">        """</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_library</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">top_module</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">sdn</span><span class="o">.</span><span class="n">Definition</span><span class="p">:</span>
        <span class="sd">"""</span>
<span class="sd">        Returns top_module</span>
<span class="sd">        """</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>

<div class="viewcode-block" id="OpenFPGA.register_tile_generator"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.register_tile_generator">[docs]</a>    <span class="k">def</span> <span class="nf">register_tile_generator</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="bp">cls</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        This registers the tile generator class to OpenFPGA base class</span>
<span class="sd">        """</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">tile_creator</span> <span class="o">=</span> <span class="bp">cls</span><span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">library</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.register_config_generator"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.register_config_generator">[docs]</a>    <span class="k">def</span> <span class="nf">register_config_generator</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="bp">cls</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        This registers the tile generator class to OpenFPGA base class</span>
<span class="sd">        """</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">config_creator</span> <span class="o">=</span> <span class="bp">cls</span><span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">library</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.register_placement_creator"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.register_placement_creator">[docs]</a>    <span class="k">def</span> <span class="nf">register_placement_creator</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="bp">cls</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        This registers the tile generator class to OpenFPGA base class</span>
<span class="sd">        """</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">placement_creator</span> <span class="o">=</span> <span class="bp">cls</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="p">,</span>
                                     <span class="o">*</span> <span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.create_tiles"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_tiles">[docs]</a>    <span class="k">def</span> <span class="nf">create_tiles</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        proxy function to create_tiles method of  tile_creator class</span>
<span class="sd">        """</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">tile_creator</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span><span class="s2">"tile_creator not registered"</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">tile_creator</span><span class="o">.</span><span class="n">create_tiles</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA.add_configuration_scheme"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.add_configuration_scheme">[docs]</a>    <span class="k">def</span> <span class="nf">add_configuration_scheme</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        proxy function to create_tiles method of tile_creator class</span>
<span class="sd">        """</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">config_creator</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span><span class="s2">"config_creator not registered"</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">config_creator</span><span class="o">.</span><span class="n">add_configuration_scheme</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA.create_placement"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_placement">[docs]</a>    <span class="k">def</span> <span class="nf">create_placement</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Proxy fucntion to add placement and shaping information to each instance</span>
<span class="sd">        """</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">placement_creator</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span><span class="s2">"placement_creator not registered"</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">placement_creator</span><span class="o">.</span><span class="n">create_placement</span><span class="p">(</span><span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="o">**</span><span class="n">kwargs</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.place_pins"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.place_pins">[docs]</a>    <span class="k">def</span> <span class="nf">place_pins</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        This adds pin placment nforamtion to tile instances</span>
<span class="sd">        """</span>
        <span class="ne">NotImplementedError</span></div>

<div class="viewcode-block" id="OpenFPGA.render_floorplan"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.render_floorplan">[docs]</a>    <span class="k">def</span> <span class="nf">render_floorplan</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">""" This method runs the fpga render class to assign</span>
<span class="sd">        shape and location to each module instance"""</span>
        <span class="k">pass</span></div>

    <span class="k">def</span> <span class="nf">show_placement_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pattern</span><span class="o">=</span><span class="s2">"*"</span><span class="p">):</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"</span><span class="si">%20s</span><span class="s2"> </span><span class="si">%20s</span><span class="s2"> </span><span class="si">%5s</span><span class="s2"> </span><span class="si">%5s</span><span class="s2"> </span><span class="si">%5s</span><span class="s2"> </span><span class="si">%5s</span><span class="s2"> </span><span class="si">%8s</span><span class="s2"> </span><span class="si">%20s</span><span class="s2">"</span> <span class="o">%</span> <span class="p">(</span><span class="s2">"INSTANCE"</span><span class="p">,</span> <span class="s2">"MODULE"</span><span class="p">,</span> <span class="s2">"LOC_X"</span><span class="p">,</span> <span class="s2">"LOC_Y"</span><span class="p">,</span>
                                                      <span class="s2">"WIDTH"</span><span class="p">,</span> <span class="s2">"HEIGHT"</span><span class="p">,</span> <span class="s2">"SHAPE"</span><span class="p">,</span> <span class="s2">"POINTS"</span><span class="p">))</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">" = ="</span><span class="o">*</span><span class="mi">30</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">pattern</span><span class="p">):</span>
            <span class="nb">print</span><span class="p">(</span><span class="s2">"</span><span class="si">%20s</span><span class="s2"> </span><span class="si">%20s</span><span class="s2"> </span><span class="si">%5d</span><span class="s2"> </span><span class="si">%5d</span><span class="s2"> </span><span class="si">%5d</span><span class="s2"> </span><span class="si">%5d</span><span class="s2"> </span><span class="si">%8s</span><span class="s2">     </span><span class="si">%20s</span><span class="s2">"</span> <span class="o">%</span> <span class="p">(</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">"LOC_X"</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">"LOC_Y"</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">"WIDTH"</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">"HEIGHT"</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
                <span class="n">instance</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">"SHAPE"</span><span class="p">,</span> <span class="s2">"--"</span><span class="p">),</span>
                <span class="s2">" "</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">x</span><span class="si">:</span><span class="s2">03</span><span class="si">}</span><span class="s2">"</span><span class="p">,</span> <span class="n">instance</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">properties</span><span class="o">.</span><span class="n">get</span><span class="p">(</span>
                    <span class="s2">"POINTS"</span><span class="p">,</span> <span class="p">[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">]))),</span>
            <span class="p">))</span>

<div class="viewcode-block" id="OpenFPGA.design_top_stat"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.design_top_stat">[docs]</a>    <span class="k">def</span> <span class="nf">design_top_stat</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pattern</span><span class="o">=</span><span class="s2">"*"</span><span class="p">,</span> <span class="n">filename</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Get statistics of the top module</span>

<span class="sd">        Reference       Count</span>
<span class="sd">        ========================</span>
<span class="sd">        '''</span>
        <span class="n">output_str</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">design</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>
        <span class="n">inst_cnt</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">inst</span> <span class="ow">in</span> <span class="n">design</span><span class="o">.</span><span class="n">children</span><span class="p">:</span>
            <span class="k">if</span> <span class="s2">"ASSIG"</span> <span class="ow">in</span> <span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">library</span><span class="o">.</span><span class="n">name</span><span class="p">:</span>
                <span class="k">continue</span>
            <span class="n">inst_cnt</span><span class="p">[</span><span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> \
                <span class="n">inst_cnt</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="n">inst_cnt</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">(</span><span class="nb">sorted</span><span class="p">(</span><span class="n">inst_cnt</span><span class="o">.</span><span class="n">items</span><span class="p">(),</span>
                                      <span class="n">reverse</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span>
                                      <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">t</span><span class="p">:</span> <span class="n">t</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">3</span> <span class="o">+</span> <span class="s2">" DESIGN STATS "</span> <span class="o">+</span> <span class="s2">"= "</span><span class="o">*</span><span class="mi">7</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="sa">f</span><span class="s2">"    top_module : </span><span class="si">{</span><span class="n">design</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="sa">f</span><span class="s2">"    definitions: </span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="n">inst_cnt</span><span class="p">)</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="sa">f</span><span class="s2">"    instances  : </span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="n">design</span><span class="o">.</span><span class="n">children</span><span class="p">)</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"</span><span class="si">{: &gt;20}</span><span class="s2"> </span><span class="si">{: &gt;8}</span><span class="s2">"</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="s1">'References'</span><span class="p">,</span> <span class="s1">'count'</span><span class="p">))</span>
        <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"- - "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">def_</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">inst_cnt</span><span class="o">.</span><span class="n">keys</span><span class="p">()):</span>
            <span class="k">if</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">def_</span><span class="p">,</span> <span class="n">pattern</span><span class="p">):</span>
                <span class="n">output_str</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">"</span><span class="si">{: &gt;20}</span><span class="s2"> </span><span class="si">{: &gt;8}</span><span class="s2">"</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="n">def_</span> <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">def_</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">20</span> <span class="k">else</span> <span class="sa">f</span><span class="s2">"...</span><span class="si">{</span><span class="n">def_</span><span class="p">[</span><span class="o">-</span><span class="mi">17</span><span class="p">:]</span><span class="si">}</span><span class="s2">"</span><span class="p">,</span> <span class="n">inst_cnt</span><span class="p">[</span><span class="n">def_</span><span class="p">]))</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"</span><span class="se">\n</span><span class="s2">"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">output_str</span><span class="p">))</span>
        <span class="k">if</span> <span class="n">filename</span><span class="p">:</span>
            <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">filename</span><span class="p">,</span> <span class="s1">'w'</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">"</span><span class="se">\n</span><span class="s2">"</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">output_str</span><span class="p">))</span>
        <span class="k">return</span> <span class="n">inst_cnt</span></div>

    <span class="k">def</span> <span class="nf">remove_direct_interc</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">direct_interc</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"direct_*"</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">direct_interc</span><span class="p">:</span>
            <span class="k">return</span>
        <span class="n">ports</span> <span class="o">=</span> <span class="p">{</span><span class="n">p</span><span class="o">.</span><span class="n">name</span><span class="p">:</span> <span class="n">p</span> <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="n">direct_interc</span><span class="o">.</span><span class="n">get_ports</span><span class="p">()}</span>
        <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"direct_interc_*"</span><span class="p">)):</span>
            <span class="n">wire_from</span> <span class="o">=</span> <span class="n">each</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="n">ports</span><span class="p">[</span><span class="s2">"in"</span><span class="p">]</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span><span class="o">.</span><span class="n">wire</span>
            <span class="n">wire_to</span> <span class="o">=</span> <span class="n">each</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="n">ports</span><span class="p">[</span><span class="s2">"out"</span><span class="p">]</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span><span class="o">.</span><span class="n">wire</span>
            <span class="k">for</span> <span class="n">eachpin</span> <span class="ow">in</span> <span class="n">wire_to</span><span class="o">.</span><span class="n">pins</span><span class="p">:</span>
                <span class="n">wire_to</span><span class="o">.</span><span class="n">disconnect_pin</span><span class="p">(</span><span class="n">eachpin</span><span class="p">)</span>
                <span class="n">wire_from</span><span class="o">.</span><span class="n">connect_pin</span><span class="p">(</span><span class="n">eachpin</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">remove_child</span><span class="p">(</span><span class="n">each</span><span class="p">)</span>

<div class="viewcode-block" id="OpenFPGA.merge_all_grid_ios"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.merge_all_grid_ios">[docs]</a>    <span class="k">def</span> <span class="nf">merge_all_grid_ios</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        This method creates the group of ``grid_io`` and neighbouring ``connection_box``</span>
<span class="sd">        whichcna be merge. </span>

<span class="sd">        Variable ``cb_list``, ``grid_io_list`` first creates the list of instances on </span>
<span class="sd">        the periphery of the FPGA, starting from the left bottom corner and going clockwise</span>

<span class="sd">        ``merge_list`` is a dictionary which creates the group of instances for</span>
<span class="sd">        different unique pairs of the IO and CB blocks </span>
<span class="sd">        '''</span>
        <span class="n">WIDTH</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="n">HEIGHT</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
        <span class="n">label</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"cby*"</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="p">[</span><span class="s2">"cbx*"</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span> <span class="o">+</span> \
            <span class="p">[</span><span class="s2">"cby*"</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="p">[</span><span class="s2">"cbx*"</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span>
        <span class="n">x_pts</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">WIDTH</span><span class="o">+</span><span class="mi">1</span><span class="p">))</span> <span class="o">+</span> \
                <span class="p">[</span><span class="n">WIDTH</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="n">WIDTH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">))</span>
        <span class="n">y_pts</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">HEIGHT</span><span class="p">))</span> <span class="o">+</span> <span class="p">[</span><span class="n">HEIGHT</span><span class="p">]</span><span class="o">*</span><span class="p">(</span><span class="n">WIDTH</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> \
            <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="n">HEIGHT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span>
        <span class="n">cb_list</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="p">(</span><span class="n">each</span><span class="p">)</span> <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">label</span><span class="p">,</span> <span class="n">x_pts</span><span class="p">,</span> <span class="n">y_pts</span><span class="p">)]</span>

        <span class="n">label</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"grid*left*"</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="p">[</span><span class="s2">"grid*top*"</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span> <span class="o">+</span> \
            <span class="p">[</span><span class="s2">"grid*right*"</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="p">[</span><span class="s2">"grid*bottom*"</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span>
        <span class="n">x_pts</span> <span class="o">=</span> <span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">WIDTH</span><span class="o">+</span><span class="mi">1</span><span class="p">))</span> <span class="o">+</span> \
                <span class="p">[</span><span class="n">WIDTH</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">*</span><span class="n">HEIGHT</span> <span class="o">+</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="n">WIDTH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">))</span>
        <span class="n">y_pts</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">HEIGHT</span><span class="o">+</span><span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="p">[</span><span class="n">HEIGHT</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">*</span><span class="p">(</span><span class="n">WIDTH</span><span class="p">)</span> <span class="o">+</span> \
            <span class="nb">list</span><span class="p">(</span><span class="nb">range</span><span class="p">(</span><span class="n">HEIGHT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">*</span><span class="n">WIDTH</span>
        <span class="n">grid_io_list</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="p">(</span><span class="n">each</span><span class="p">)</span>
                        <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">label</span><span class="p">,</span> <span class="n">x_pts</span><span class="p">,</span> <span class="n">y_pts</span><span class="p">)]</span>

        <span class="n">merge_list</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">cb</span><span class="p">,</span> <span class="n">io</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">cb_list</span><span class="p">,</span> <span class="n">grid_io_list</span><span class="p">):</span>
            <span class="k">try</span><span class="p">:</span>
                <span class="n">io</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">io</span><span class="p">))</span>
                <span class="n">cb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">cb</span><span class="p">))</span>
            <span class="k">except</span> <span class="ne">StopIteration</span><span class="p">:</span>
                <span class="n">logger</span><span class="o">.</span><span class="n">exception</span><span class="p">(</span><span class="s2">"Missing instance </span><span class="si">%s</span><span class="s2"> </span><span class="si">%s</span><span class="s2">"</span> <span class="o">%</span> <span class="p">(</span><span class="n">cb</span><span class="p">,</span> <span class="n">io</span><span class="p">))</span>
            <span class="n">lbl</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">io</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">cb</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span>
            <span class="n">merge_list</span><span class="p">[</span><span class="n">lbl</span><span class="p">]</span> <span class="o">=</span> <span class="n">merge_list</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">lbl</span><span class="p">,</span> <span class="p">[])</span>
            <span class="n">merge_list</span><span class="p">[</span><span class="n">lbl</span><span class="p">]</span> <span class="o">+=</span> <span class="p">[((</span><span class="n">io</span><span class="p">,</span> <span class="n">cb</span><span class="p">),</span> <span class="n">cb</span><span class="o">.</span><span class="n">name</span><span class="o">+</span><span class="s2">"_new"</span><span class="p">)]</span>

        <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">instance_list</span> <span class="ow">in</span> <span class="n">merge_list</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">new_module_name</span> <span class="o">=</span> <span class="n">instance_list</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="o">+</span><span class="s2">"_new"</span>
            <span class="n">mainDef</span><span class="p">,</span> <span class="n">instance_list</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span>
                <span class="n">instance_list</span><span class="p">,</span>
                <span class="n">new_definition_name</span><span class="o">=</span><span class="n">new_module_name</span><span class="p">)</span>
            <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span>
                <span class="n">mainDef</span><span class="o">.</span><span class="n">name</span><span class="p">[:</span><span class="o">-</span><span class="mi">4</span><span class="p">]))</span><span class="o">.</span><span class="n">name</span> <span class="o">+=</span> <span class="s2">"_old"</span>
            <span class="n">mainDef</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">mainDef</span><span class="o">.</span><span class="n">name</span><span class="p">[:</span><span class="o">-</span><span class="mi">4</span><span class="p">]</span>
            <span class="k">for</span> <span class="n">inst</span> <span class="ow">in</span> <span class="n">instance_list</span><span class="p">:</span>
                <span class="n">inst</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">inst</span><span class="o">.</span><span class="n">name</span><span class="p">[:</span><span class="o">-</span><span class="mi">4</span><span class="p">]</span></div>

<div class="viewcode-block" id="OpenFPGA.remove_config_chain"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.remove_config_chain">[docs]</a>    <span class="k">def</span> <span class="nf">remove_config_chain</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="o">=</span><span class="s2">"ccff_"</span><span class="p">):</span>
        <span class="sd">""" Remove configuration chain from design """</span>
        <span class="n">cable_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">cable</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_cables</span><span class="p">(</span><span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">*"</span><span class="p">)):</span>
            <span class="n">cable_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">pin</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">cable</span><span class="o">.</span><span class="n">wires</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">pins</span><span class="p">):</span>
                <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">pin</span><span class="p">,</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OuterPin</span><span class="p">):</span>
                    <span class="n">pin</span><span class="o">.</span><span class="n">wire</span><span class="o">.</span><span class="n">disconnect_pin</span><span class="p">(</span><span class="n">pin</span><span class="p">)</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">cable</span><span class="o">.</span><span class="n">is_port_cable</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">remove_cable</span><span class="p">(</span><span class="n">cable</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">cable_list</span></div>

<div class="viewcode-block" id="OpenFPGA.remove_undriven_nets"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.remove_undriven_nets">[docs]</a>    <span class="k">def</span> <span class="nf">remove_undriven_nets</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Removes undriven/floating nets from the top level</span>

<span class="sd">        the net name with undriven keyword in the name is considered as floating nets</span>
<span class="sd">        '''</span>
        <span class="n">removed_cables</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">cable</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_cables</span><span class="p">(</span><span class="s2">"*undriven*"</span><span class="p">):</span>
            <span class="n">removed_cables</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">remove_cable</span><span class="p">(</span><span class="n">cable</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">removed_cables</span></div>

    <span class="k">def</span> <span class="nf">_convert_to_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">module</span><span class="p">:</span> <span class="n">sdn</span><span class="o">.</span><span class="n">Definition</span><span class="p">,</span> <span class="n">in_patt</span><span class="p">:</span> <span class="nb">str</span><span class="p">,</span>
                        <span class="n">out_patt</span><span class="p">:</span> <span class="nb">str</span><span class="p">,</span> <span class="n">sort_pins</span><span class="p">:</span> <span class="p">(</span><span class="n">Callable</span><span class="p">)</span> <span class="o">=</span> <span class="kc">None</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Convertes matching `in_patt` pins to bus with `out_patt` name</span>
<span class="sd">        """</span>
        <span class="k">def</span> <span class="nf">get_pins</span><span class="p">(</span><span class="n">x</span><span class="p">):</span> <span class="k">return</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">in_patt</span><span class="p">)</span>
        <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="n">get_pins</span><span class="p">))</span>
        <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
            <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="n">sort_pins</span> <span class="ow">or</span> <span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">))</span>
            <span class="n">module</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="n">out_patt</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

<div class="viewcode-block" id="OpenFPGA.create_grid_io_bus"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_grid_io_bus">[docs]</a>    <span class="k">def</span> <span class="nf">create_grid_io_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">inpad</span><span class="o">=</span><span class="s2">"inpad"</span><span class="p">,</span> <span class="n">outpad</span><span class="o">=</span><span class="s2">"outpad"</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Convert `grid_io` Input/Output pins to bus structure</span>
<span class="sd">        ::</span>
<span class="sd">           # Input Pins</span>
<span class="sd">           right_width_0_height_0_subtile_*__pin_inpad_0_    -&gt; io_right_in</span>
<span class="sd">           left_width_0_height_0_subtile_*__pin_inpad_0_     -&gt; io_left_in</span>
<span class="sd">           top_width_0_height_0_subtile_*__pin_inpad_0_      -&gt; io_top_in</span>
<span class="sd">           bottom_width_0_height_0_subtile_*__pin_inpad_0_   -&gt; io_bottom_in</span>

<span class="sd">           # Output Pins</span>
<span class="sd">           right_width_0_height_0_subtile_*__pin_outpad_0_   -&gt; io_right_out</span>
<span class="sd">           left_width_0_height_0_subtile_*__pin_outpad_0_    -&gt; io_left_out</span>
<span class="sd">           top_width_0_height_0_subtile_*__pin_outpad_0_     -&gt; io_top_out</span>
<span class="sd">           bottom_width_0_height_0_subtile_*__pin_outpad_0_  -&gt; io_bottom_out</span>

<span class="sd">        """</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">(</span><span class="s2">"left"</span><span class="p">,</span> <span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">)</span>

        <span class="c1">#  =========  grid_io renaming =========</span>
        <span class="k">for</span> <span class="n">grid_io</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_io*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">side</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                <span class="c1">#  Input pins</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">grid_io</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">*_pin_</span><span class="si">{</span><span class="n">inpad</span><span class="si">}</span><span class="s2">_*"</span><span class="p">,</span>
                                     <span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_in"</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">grid_io</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">*_pin_</span><span class="si">{</span><span class="n">outpad</span><span class="si">}</span><span class="s2">_*"</span><span class="p">,</span>
                                     <span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_out"</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.create_grid_clb_bus"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_grid_clb_bus">[docs]</a>    <span class="k">def</span> <span class="nf">create_grid_clb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Convert `grid_clb` Input/Output pins to bus structure</span>
<span class="sd">        ::</span>
<span class="sd">          # Input Pins</span>
<span class="sd">          right_width_0_height_0_subtile_*__pin_I_0_    -&gt; grid_right_in</span>
<span class="sd">          left_width_0_height_0_subtile_*__pin_I_0_     -&gt; grid_left_in</span>
<span class="sd">          top_width_0_height_0_subtile_*__pin_I_0_      -&gt; grid_top_in</span>
<span class="sd">          bottom_width_0_height_0_subtile_*__pin_I_0_   -&gt; grid_bottom_in</span>

<span class="sd">          # Output Pins</span>
<span class="sd">          right_width_0_height_0_subtile_*__pin_O_0_    -&gt; grid_right_out</span>
<span class="sd">          left_width_0_height_0_subtile_*__pin_O_0_     -&gt; grid_left_out</span>
<span class="sd">          top_width_0_height_0_subtile_*__pin_O_0_      -&gt; grid_top_out</span>
<span class="sd">          bottom_width_0_height_0_subtile_*__pin_O_0_   -&gt; grid_bottom_out</span>

<span class="sd">        '''</span>

        <span class="n">sides</span> <span class="o">=</span> <span class="p">(</span><span class="s2">"left"</span><span class="p">,</span> <span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">)</span>
        <span class="n">grid_clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb*"</span><span class="p">))</span>

        <span class="k">for</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*pin_clk*"</span><span class="p">):</span>
            <span class="n">grid_clb</span><span class="o">.</span><span class="n">remove_port</span><span class="p">(</span><span class="n">port</span><span class="p">)</span>

        <span class="c1">#  =========  grid_clb renaming =========</span>
        <span class="k">for</span> <span class="n">side</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
            <span class="c1">#  Input pins</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">grid_clb</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">*_pin_I_*"</span><span class="p">,</span>
                                 <span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_in"</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">grid_clb</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">*_pin_O_*"</span><span class="p">,</span>
                                 <span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_out"</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.create_sb_bus"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_sb_bus">[docs]</a>    <span class="k">def</span> <span class="nf">create_sb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        Convert `sb` Input pins to bus structure</span>
<span class="sd">        ::</span>
<span class="sd">          # Input Pins</span>
<span class="sd">          top_left_grid_right_width_0_height_0_subtile_*__pin_O_*_      -&gt; sb_top_l_in</span>
<span class="sd">          top_right_grid_left_width_0_height_0_subtile_*__pin_O_*_      -&gt; sb_top_r_in</span>
<span class="sd">          bottom_left_grid_right_width_0_height_0_subtile_*__pin_O_*_   -&gt; sb_bottom_l_in</span>
<span class="sd">          bottom_right_grid_left_width_0_height_0_subtile_*__pin_O_*_   -&gt; sb_bottom_r_in</span>

<span class="sd">          left_top_grid_bottom_width_0_height_0_subtile_*__pin_O_*_     -&gt; sb_left_t_in</span>
<span class="sd">          left_bottom_grid_top_width_0_height_0_subtile_*__pin_O_*_     -&gt; sb_left_b_in</span>
<span class="sd">          right_top_grid_bottom_width_0_height_0_subtile_*__pin_O_*_    -&gt; sb_right_t_in</span>
<span class="sd">          right_bottom_grid_top_width_0_height_0_subtile_*__pin_O_*_    -&gt; sb_right_b_in</span>

<span class="sd">        """</span>

        <span class="n">sides</span> <span class="o">=</span> <span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">sb</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">s1</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                <span class="k">for</span> <span class="n">s2</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                    <span class="c1"># input pins from each corner</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="si">}</span><span class="s2">_grid_*_pin_O_*"</span><span class="p">,</span>
                                         <span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_in"</span><span class="p">)</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="si">}</span><span class="s2">_grid_*__pin_inpad_*"</span><span class="p">,</span>
                                         <span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_inpad"</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA.create_cb_bus"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_cb_bus">[docs]</a>    <span class="k">def</span> <span class="nf">create_cb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pins</span><span class="o">=</span><span class="p">[]):</span>
        <span class="sd">"""</span>
<span class="sd">        Convert `cb` Input pins to bus structure</span>
<span class="sd">        ::</span>

<span class="sd">          right_grid_left_width_0_height_0_subtile_*__pin_I_*_      -&gt; grid_right_in</span>
<span class="sd">          left_grid_right_width_0_height_0_subtile_*__pin_I_*_      -&gt; grid_left_in</span>
<span class="sd">          top_grid_bottom_width_0_height_0_subtile_*__pin_I_*_      -&gt; grid_top_in</span>
<span class="sd">          bottom_grid_top_width_0_height_0_subtile_*__pin_I_*_      -&gt; grid_bottom_in</span>

<span class="sd">          right_grid_left_width_0_height_0_subtile_*__pin_outpad_*_ -&gt; grid_right_in</span>
<span class="sd">          left_grid_right_width_0_height_0_subtile_*__pin_outpad_*_ -&gt; grid_left_in</span>
<span class="sd">          top_grid_bottom_width_0_height_0_subtile_*__pin_outpad_*_ -&gt; grid_top_in</span>
<span class="sd">          bottom_grid_top_width_0_height_0_subtile_*__pin_outpad_*_ -&gt; grid_bottom_in</span>

<span class="sd">        """</span>
        <span class="n">pins</span> <span class="o">=</span> <span class="n">pins</span> <span class="o">+</span> <span class="p">[(</span><span class="s2">"I"</span><span class="p">,</span> <span class="s2">"out"</span><span class="p">),</span> <span class="p">(</span><span class="s2">"outpad"</span><span class="p">,</span> <span class="s2">"outpad"</span><span class="p">)]</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">cbx</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cb?_*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">indx</span><span class="p">,</span> <span class="n">s1</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">sides</span><span class="p">):</span>
                <span class="c1"># Input pins</span>
                <span class="k">for</span> <span class="n">pin</span> <span class="ow">in</span> <span class="n">pins</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_convert_to_bus</span><span class="p">(</span><span class="n">cbx</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_grid_*__pin_</span><span class="si">{</span><span class="n">pin</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_*"</span><span class="p">,</span>
                                         <span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">pin</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_get_cordinates</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="n">x</span><span class="p">,</span> <span class="n">y</span> <span class="o">=</span> <span class="nb">map</span><span class="p">(</span><span class="nb">int</span><span class="p">,</span> <span class="n">re</span><span class="o">.</span><span class="n">match</span><span class="p">(</span><span class="sa">r</span><span class="s2">".*_(\w+)__(\w+)_"</span><span class="p">,</span> <span class="n">name</span><span class="p">)</span><span class="o">.</span><span class="n">groups</span><span class="p">())</span>
        <span class="k">return</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span>

    <span class="k">def</span> <span class="nf">_create_grid_out_feedthrough</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">clb</span><span class="p">,</span> <span class="n">side</span><span class="p">):</span>
        <span class="n">ft_map</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">grid</span> <span class="ow">in</span> <span class="n">clb</span><span class="o">.</span><span class="n">references</span><span class="p">:</span>
            <span class="n">cable</span> <span class="o">=</span> <span class="n">grid</span><span class="o">.</span><span class="n">get_port_cables</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">side</span><span class="si">}</span><span class="s2">_out"</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
            <span class="n">x</span><span class="p">,</span> <span class="n">y</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_cordinates</span><span class="p">(</span><span class="n">grid</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="n">through_inst_name</span> <span class="o">=</span> <span class="p">{</span>
                <span class="s2">"left"</span><span class="p">:</span> <span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">x</span><span class="o">-</span><span class="mi">1</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="o">+</span><span class="mi">0</span><span class="si">}</span><span class="s2">_"</span><span class="p">,</span>
                <span class="s2">"right"</span><span class="p">:</span> <span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">x</span><span class="o">-</span><span class="mi">0</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="o">+</span><span class="mi">0</span><span class="si">}</span><span class="s2">_"</span><span class="p">,</span>
                <span class="s2">"top"</span><span class="p">:</span> <span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">x</span><span class="o">+</span><span class="mi">0</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="o">+</span><span class="mi">0</span><span class="si">}</span><span class="s2">_"</span><span class="p">,</span>
                <span class="s2">"bottom"</span><span class="p">:</span> <span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">x</span><span class="o">+</span><span class="mi">0</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="o">-</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">,</span>
            <span class="p">}[</span><span class="n">side</span><span class="p">]</span>
            <span class="n">through_inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">through_inst_name</span><span class="p">))</span>
            <span class="n">ref_name</span> <span class="o">=</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span>
            <span class="n">ft_map</span><span class="p">[</span><span class="n">ref_name</span><span class="p">]</span> <span class="o">=</span> <span class="n">ft_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">ref_name</span><span class="p">,</span> <span class="p">[])</span>
            <span class="n">ft_map</span><span class="p">[</span><span class="n">ref_name</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">cable</span><span class="p">,</span> <span class="p">(</span><span class="n">through_inst</span><span class="p">,)))</span>

        <span class="k">for</span> <span class="n">ref_name</span><span class="p">,</span> <span class="n">inst_map</span> <span class="ow">in</span> <span class="n">ft_map</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">cables</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">inst_map</span><span class="p">)</span>
            <span class="n">side1</span><span class="p">,</span> <span class="n">side2</span><span class="p">,</span> <span class="n">oppo_side</span> <span class="o">=</span> <span class="p">{</span>
                <span class="s2">"left"</span><span class="p">:</span> <span class="p">(</span><span class="s1">'top'</span><span class="p">,</span> <span class="s1">'bottom'</span><span class="p">,</span> <span class="s1">'right'</span><span class="p">),</span>
                <span class="s2">"right"</span><span class="p">:</span> <span class="p">(</span><span class="s1">'top'</span><span class="p">,</span> <span class="s1">'bottom'</span><span class="p">,</span> <span class="s1">'left'</span><span class="p">),</span>
                <span class="s2">"top"</span><span class="p">:</span> <span class="p">(</span><span class="s1">'left'</span><span class="p">,</span> <span class="s1">'right'</span><span class="p">,</span> <span class="s1">'bottom'</span><span class="p">),</span>
                <span class="s2">"bottom"</span><span class="p">:</span> <span class="p">(</span><span class="s1">'left'</span><span class="p">,</span> <span class="s1">'right'</span><span class="p">,</span> <span class="s1">'top'</span><span class="p">),</span>
            <span class="p">}[</span><span class="n">side</span><span class="p">]</span>
            <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">oppo_side</span><span class="si">}</span><span class="s2">_in"</span><span class="p">)</span>
            <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">side1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">side</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_out"</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">cable</span> <span class="ow">in</span> <span class="n">cables</span><span class="p">:</span>
                <span class="n">cable</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">"_out_"</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"_</span><span class="si">{</span><span class="n">side1</span><span class="si">}</span><span class="s2">_out_"</span><span class="p">)</span>

            <span class="n">cables</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">inst_map</span><span class="p">)</span>
            <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">oppo_side</span><span class="si">}</span><span class="s2">_in2"</span><span class="p">)</span>
            <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_</span><span class="si">{</span><span class="n">side2</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">side</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_out"</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">cable</span> <span class="ow">in</span> <span class="n">cables</span><span class="p">:</span>
                <span class="n">cable</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">"_out_"</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"_</span><span class="si">{</span><span class="n">side2</span><span class="si">}</span><span class="s2">_out_"</span><span class="p">)</span>
            <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="n">ref_name</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span>

<div class="viewcode-block" id="OpenFPGA.create_grid_clb_feedthroughs"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.create_grid_clb_feedthroughs">[docs]</a>    <span class="k">def</span> <span class="nf">create_grid_clb_feedthroughs</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Creates feedthrough for ``grid_clb`` outputs, to convert digonal</span>
<span class="sd">        connections to horizontal and vertical</span>

<span class="sd">        `grid_clb` output on each side is feedthrough from connection box as</span>
<span class="sd">        shown in the following example (onle left side feedthroughs are shown)</span>

<span class="sd">        .. rst-class:: ascii</span>

<span class="sd">        ::</span>

<span class="sd">          +-----+                       +-----+</span>
<span class="sd">          |     |                       |     |</span>
<span class="sd">          |     +--+                    |     +--+</span>
<span class="sd">          | SB     |                    | SB     |</span>
<span class="sd">          |     +-++                    |     +--+</span>
<span class="sd">          |     | |                     |     |</span>
<span class="sd">          +-----+ |                     +--+--+</span>
<span class="sd">                  |  +------               |       +------</span>
<span class="sd">          +-----+ |  |                  +-----+    |</span>
<span class="sd">          |     | |  |                  |  |  |    |</span>
<span class="sd">          |     | +--+ CLB              |  +-------+ CLB</span>
<span class="sd">          | CBX | |  |                  |  |  |    |</span>
<span class="sd">          +-----+ |  |                  +-----+    |</span>
<span class="sd">                  |  |                     |       |</span>
<span class="sd">          +-----+ |  +------            +--+--+    +------</span>
<span class="sd">          |     | |                     |     |</span>
<span class="sd">          |     +-++                    |     +--+</span>
<span class="sd">          | SB     |                    | SB     |</span>
<span class="sd">          |     +--+                    |     +--+</span>
<span class="sd">          |     |                       |     |</span>
<span class="sd">          +-----+                       +-----+</span>
<span class="sd">          Before                After feedthrough creations</span>
<span class="sd">        '''</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_create_grid_out_feedthrough</span><span class="p">(</span><span class="n">clb</span><span class="p">,</span> <span class="s1">'left'</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_create_grid_out_feedthrough</span><span class="p">(</span><span class="n">clb</span><span class="p">,</span> <span class="s1">'right'</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_create_grid_out_feedthrough</span><span class="p">(</span><span class="n">clb</span><span class="p">,</span> <span class="s1">'top'</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_create_grid_out_feedthrough</span><span class="p">(</span><span class="n">clb</span><span class="p">,</span> <span class="s1">'bottom'</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">clear_written_modules</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">while</span> <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span><span class="o">.</span><span class="n">pop</span><span class="p">()</span>

<div class="viewcode-block" id="OpenFPGA.save_netlist"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.save_netlist">[docs]</a>    <span class="k">def</span> <span class="nf">save_netlist</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">patten</span><span class="o">=</span><span class="s2">"*"</span><span class="p">,</span>  <span class="n">location</span><span class="o">=</span><span class="s2">"."</span><span class="p">,</span> <span class="n">sort_print</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span>
                     <span class="n">skip_constraints</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">sort_cables</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span>
                     <span class="n">sort_instances</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">sort_ports</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Save verilog files</span>
<span class="sd">        '''</span>
        <span class="k">for</span> <span class="n">definition</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_library</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="n">patten</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">definition</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span><span class="p">:</span>
                <span class="k">continue</span>
            <span class="k">if</span> <span class="n">sort_ports</span><span class="p">:</span>
                <span class="n">definition</span><span class="o">.</span><span class="n">_ports</span><span class="o">.</span><span class="n">sort</span><span class="p">(</span>
                    <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">str</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">_direction</span><span class="p">)</span> <span class="o">+</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">sort_cables</span><span class="p">:</span>
                <span class="n">definition</span><span class="o">.</span><span class="n">_cables</span><span class="o">.</span><span class="n">sort</span><span class="p">(</span><span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">sort_instances</span><span class="p">:</span>
                <span class="n">definition</span><span class="o">.</span><span class="n">_children</span><span class="o">.</span><span class="n">sort</span><span class="p">(</span><span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="s2">"Writing </span><span class="si">%s</span><span class="s2">"</span><span class="p">,</span> <span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="n">Path</span><span class="p">(</span><span class="n">location</span><span class="p">)</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">parents</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">exist_ok</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="n">sdn</span><span class="o">.</span><span class="n">compose</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="p">,</span>
                        <span class="n">filename</span><span class="o">=</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span>
                            <span class="n">location</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">.v"</span><span class="p">),</span>
                        <span class="n">sort_all</span><span class="o">=</span><span class="n">sort_print</span><span class="p">,</span>
                        <span class="n">skip_constraints</span><span class="o">=</span><span class="n">skip_constraints</span><span class="p">,</span>
                        <span class="n">definition_list</span><span class="o">=</span><span class="p">[</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="p">],</span>
                        <span class="n">write_blackbox</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">written_modules</span></div>

    <span class="k">def</span> <span class="nf">load_grid</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pickle_path</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">FPGAGridGen</span><span class="p">:</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">pickle_path</span><span class="p">,</span> <span class="n">FPGAGridGen</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span> <span class="o">=</span> <span class="n">pickle_path</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">pickle_path</span><span class="p">,</span> <span class="s1">'rb'</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="p">:</span> <span class="n">FPGAGridGen</span> <span class="o">=</span> <span class="n">pickle</span><span class="o">.</span><span class="n">load</span><span class="p">(</span><span class="n">fp</span><span class="p">)</span>

<div class="viewcode-block" id="OpenFPGA.get_top_instance"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.get_top_instance">[docs]</a>    <span class="k">def</span> <span class="nf">get_top_instance</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">):</span>
        <span class="sd">"""</span>
<span class="sd">        This method generates the grid instance information given the </span>
<span class="sd">        cordinate points </span>
<span class="sd">        """</span>
        <span class="k">if</span> <span class="mi">0</span> <span class="ow">in</span> <span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">):</span>
            <span class="k">return</span> <span class="s2">"top"</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">x</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">y</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">):</span>
            <span class="n">grid_lbl</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">get_block</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="o">/</span><span class="mi">2</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">y</span><span class="o">/</span><span class="mi">2</span><span class="p">))</span>
            <span class="k">return</span> <span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="n">grid_lbl</span>
        <span class="n">module</span> <span class="o">=</span> <span class="p">{</span>
            <span class="kc">True</span><span class="p">:</span> <span class="s2">"sb"</span><span class="p">,</span>
            <span class="p">(</span><span class="n">x</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">y</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">):</span> <span class="s2">"cby"</span><span class="p">,</span>
            <span class="p">(</span><span class="n">x</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">y</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">1</span><span class="p">):</span> <span class="s2">"cbx"</span><span class="p">}[</span><span class="kc">True</span><span class="p">]</span>
        <span class="n">xi</span><span class="p">,</span> <span class="n">yi</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="o">/</span><span class="mi">2</span><span class="p">),</span> <span class="nb">int</span><span class="p">(</span><span class="n">y</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">module</span> <span class="o">==</span> <span class="s2">"sb"</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">grid</span><span class="p">[</span><span class="n">yi</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">xi</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">UP_ARROW</span><span class="p">:</span>
                <span class="n">grid_lbl</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">get_block</span><span class="p">(</span><span class="n">xi</span><span class="p">,</span> <span class="n">yi</span><span class="p">)</span>
                <span class="k">return</span> <span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="n">grid_lbl</span>
        <span class="k">elif</span> <span class="n">module</span> <span class="o">==</span> <span class="s2">"cby"</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">grid</span><span class="p">[</span><span class="n">yi</span><span class="p">][</span><span class="n">xi</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="ow">in</span> <span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">UP_ARROW</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">RIGHT_ARROW</span><span class="p">]:</span>
                <span class="n">grid_lbl</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">get_block</span><span class="p">(</span><span class="n">xi</span><span class="p">,</span> <span class="n">yi</span><span class="p">)</span>
                <span class="k">return</span> <span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="n">grid_lbl</span>
        <span class="k">elif</span> <span class="n">module</span> <span class="o">==</span> <span class="s2">"cbx"</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">grid</span><span class="p">[</span><span class="n">yi</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">xi</span><span class="p">]</span> <span class="ow">in</span> <span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">UP_ARROW</span><span class="p">]:</span>
                <span class="n">grid_lbl</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_grid</span><span class="o">.</span><span class="n">get_block</span><span class="p">(</span><span class="n">xi</span><span class="p">,</span> <span class="n">yi</span><span class="p">)</span>
                <span class="k">return</span> <span class="s2">"</span><span class="si">%s</span><span class="s2">_</span><span class="si">%d</span><span class="s2">__</span><span class="si">%d</span><span class="s2">_"</span> <span class="o">%</span> <span class="n">grid_lbl</span>
        <span class="k">return</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">module</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="nb">int</span><span class="p">(</span><span class="n">y</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span><span class="si">}</span><span class="s2">_"</span></div>

<div class="viewcode-block" id="OpenFPGA.fix_grid_pin_names"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA.fix_grid_pin_names">[docs]</a>    <span class="k">def</span> <span class="nf">fix_grid_pin_names</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">regex</span><span class="o">=</span><span class="sa">r</span><span class="s2">".*__pin_(.*)_0_"</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        This method is used to fix the pin names on the grid modules</span>

<span class="sd">        Args:</span>
<span class="sd">            regex(str): Regex string used to extract the name of the port</span>
<span class="sd">        '''</span>
        <span class="n">eachmodule</span><span class="p">:</span> <span class="n">sdn</span><span class="o">.</span><span class="n">module</span>
        <span class="k">for</span> <span class="n">eachmodule</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb*"</span><span class="p">):</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">"Fixing pins on </span><span class="si">{</span><span class="n">eachmodule</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2"> module"</span><span class="p">)</span>
            <span class="n">top_port</span><span class="p">:</span> <span class="n">sdn</span><span class="o">.</span><span class="n">Port</span>
            <span class="k">for</span> <span class="n">top_port</span> <span class="ow">in</span> <span class="n">eachmodule</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*"</span><span class="p">):</span>
                <span class="n">pin_name</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">match</span><span class="p">(</span><span class="n">regex</span><span class="p">,</span> <span class="n">top_port</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="k">if</span> <span class="n">pin_name</span><span class="p">:</span>
                    <span class="n">pin_name</span> <span class="o">=</span> <span class="n">pin_name</span><span class="o">.</span><span class="n">groups</span><span class="p">()[</span><span class="mi">0</span><span class="p">]</span>
                    <span class="n">top_port</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="n">pin_name</span><span class="p">)</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">top_port</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2"> =&gt;&gt; </span><span class="si">{</span><span class="n">pin_name</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span></div></div>
</pre></div>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          
          
        </div>

        <div class="related-information">
              Copyright &#169; 2021, University of Utah |
            Built with <a href="https://www.sphinx-doc.org/">Sphinx</a>
              and
              <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
              <a href="https://github.com/pradyunsg/furo">Furo theme</a>.
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer no-toc">
      
      
      
    </aside>
  </div>
</div><script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/scripts/main.js"></script>
    </body>
</html>