* Disclaimer:
* THIS FILE IS PROVIDED “AS IS” AND WITH:
* (A)  NO WARRANTY OF ANY KIND, express, implied or statutory, including any implied warranties of merchantability or 
* fitness for a particular purpose, which Mentor Graphics disclaims to the maximum extent permitted by applicable law; and
* (B)  NO INDEMNIFICATION FOR INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS.
* LIMITATION OF LIABILITY:  IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, 
* INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHATSOEVER, WHETHER BASED ON CONTRACT, TORT OR 
* ANY OTHER LEGAL THEORY, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* © 2017 Mentor Graphics Corporation. All rights reserved.

* Resistors name n1 n2 value
X1.X7.X1.R1 X1.X7.VDA X1.X7.V9BN 2.288373E+04 RPOLY2_MODEL                                                             [preLRL= 76.279] D1
X1.X7.X1.R1 X1.X7.VDA X1.X7.V9BN 2.288373E+04 RPOLY2_MODEL                                                             [preHRL= 76.279] D2
X1.X8.R1 X1.VCOIN X1.CAP1 1.487442E+04 RPOLY2_MODEL                                                                    [preLRL= 49.581] D3
X1.X8.R1 X1.VCOIN X1.CAP1 1.487442E+04 RPOLY2_MODEL                                                                    [preHRL= 49.581] D4
X1.X11.X1.R1 X1.X11.VBN X1.X11.VCN 2.860466E+03 RPOLY2_MODEL                                                           [preLRL= 9.535] D5
X1.X11.X1.R1 X1.X11.VBN X1.X11.VCN 2.860466E+03 RPOLY2_MODEL                                                           [preHRL= 9.535] D6
* Capacitors name n1 n2 value
X1.X9.C1 X1.CAP1 0 9.880593E-13                                                                                        [preLRL= 100.000] D7
X1.X9.C1 X1.CAP1 0 9.880593E-13                                                                                        [preHRL= 100.000] D8
X1.X10.C1 X1.VCOIN 0 1.976119E-13                                                                                      [preLRL= 100.000] D9
X1.X10.C1 X1.VCOIN 0 1.976119E-13                                                                                      [preHRL= 100.000] D10
* MOS Transistors D G S B model L W
X1.X1.MP0 X1.X1.CLKB X1.FBCLK D0 D0 PMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D11
X1.X1.MP0 X1.X1.CLKB X1.FBCLK D0 D0 PMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D12
X1.X1.MN0 X1.X1.CLKB X1.FBCLK 0 0 NMOS1 350.00000N 1.00000U                                                            [preLRL= 0.350] D13
X1.X1.MN0 X1.X1.CLKB X1.FBCLK 0 0 NMOS1 350.00000N 1.00000U                                                            [preHRL= 0.350] D14
X1.X1.MP1 X1.X1.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                  [preLRL= 3.150] D15
X1.X1.MP1 X1.X1.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                  [preHRL= 3.150] D16
X1.X1.MP2 X1.X1.QBI X1.FBCLK X1.X1.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D17
X1.X1.MP2 X1.X1.QBI X1.FBCLK X1.X1.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D18
X1.X1.MP3 X1.X1.N2 X1.X1.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D19
X1.X1.MP3 X1.X1.N2 X1.X1.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D20
X1.X1.MP4 X1.X1.QBI X1.X1.CLKB X1.X1.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D21
X1.X1.MP4 X1.X1.QBI X1.X1.CLKB X1.X1.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D22
X1.X1.MN1 X1.X1.QBI X1.X1.QI X1.X1.N3 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D23
X1.X1.MN1 X1.X1.QBI X1.X1.QI X1.X1.N3 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D24
X1.X1.MN2 X1.X1.N3 X1.FBCLK 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D25
X1.X1.MN2 X1.X1.N3 X1.FBCLK 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D26
X1.X1.MN3 X1.X1.QBI D0 X1.X1.N4 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D27
X1.X1.MN3 X1.X1.QBI D0 X1.X1.N4 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D28
X1.X1.MN4 X1.X1.N4 X1.X1.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D29
X1.X1.MN4 X1.X1.N4 X1.X1.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D30
X1.X1.MP5 X1.X1.N5 X1.X1.QBI D0 D0 PMOS1 350.00000N 12.00000U                                                          [preLRL= 4.200] D31
X1.X1.MP5 X1.X1.N5 X1.X1.QBI D0 D0 PMOS1 350.00000N 12.00000U                                                          [preHRL= 4.200] D32
X1.X1.MP6 X1.X1.QI X1.RS2 X1.X1.N5 D0 PMOS1 350.00000N 12.00000U                                                       [preLRL= 4.200] D33
X1.X1.MP6 X1.X1.QI X1.RS2 X1.X1.N5 D0 PMOS1 350.00000N 12.00000U                                                       [preHRL= 4.200] D34
X1.X1.MN5 X1.X1.QI X1.X1.QBI 0 0 NMOS1 350.00000N 2.00000U                                                             [preLRL= 0.700] D35
X1.X1.MN5 X1.X1.QI X1.X1.QBI 0 0 NMOS1 350.00000N 2.00000U                                                             [preHRL= 0.700] D36
X1.X1.MN6 X1.X1.QI X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                [preLRL= 0.700] D37
X1.X1.MN6 X1.X1.QI X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                [preHRL= 0.700] D38
X1.X1.MP7 X1.X1.N6 X1.X1.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D39
X1.X1.MP7 X1.X1.N6 X1.X1.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D40
X1.X1.MP8 X1.QDNB X1.X1.CLKB X1.X1.N6 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D41
X1.X1.MP8 X1.QDNB X1.X1.CLKB X1.X1.N6 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D42
X1.X1.MP9 X1.X1.N7 X1.QDN D0 D0 PMOS1 350.00000N 9.00000U                                                              [preLRL= 3.150] D43
X1.X1.MP9 X1.X1.N7 X1.QDN D0 D0 PMOS1 350.00000N 9.00000U                                                              [preHRL= 3.150] D44
X1.X1.MP10 X1.QDNB X1.FBCLK X1.X1.N7 D0 PMOS1 350.00000N 9.00000U                                                      [preLRL= 3.150] D45
X1.X1.MP10 X1.QDNB X1.FBCLK X1.X1.N7 D0 PMOS1 350.00000N 9.00000U                                                      [preHRL= 3.150] D46
X1.X1.MN7 X1.QDNB X1.QDN X1.X1.N8 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D47
X1.X1.MN7 X1.QDNB X1.QDN X1.X1.N8 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D48
X1.X1.MN8 X1.X1.N8 X1.X1.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D49
X1.X1.MN8 X1.X1.N8 X1.X1.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D50
X1.X1.MN9 X1.QDNB X1.X1.QI X1.X1.N9 0 NMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D51
X1.X1.MN9 X1.QDNB X1.X1.QI X1.X1.N9 0 NMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D52
X1.X1.MN10 X1.X1.N9 X1.FBCLK 0 0 NMOS1 350.00000N 3.00000U                                                             [preLRL= 1.050] D53
X1.X1.MN10 X1.X1.N9 X1.FBCLK 0 0 NMOS1 350.00000N 3.00000U                                                             [preHRL= 1.050] D54
X1.X1.MP11 X1.X1.N10 X1.QDNB D0 D0 PMOS1 350.00000N 12.00000U                                                          [preLRL= 4.200] D55
X1.X1.MP11 X1.X1.N10 X1.QDNB D0 D0 PMOS1 350.00000N 12.00000U                                                          [preHRL= 4.200] D56
X1.X1.MP12 X1.QDN X1.RS2 X1.X1.N10 D0 PMOS1 350.00000N 12.00000U                                                       [preLRL= 4.200] D57
X1.X1.MP12 X1.QDN X1.RS2 X1.X1.N10 D0 PMOS1 350.00000N 12.00000U                                                       [preHRL= 4.200] D58
X1.X1.MN11 X1.QDN X1.QDNB 0 0 NMOS1 350.00000N 2.00000U                                                                [preLRL= 0.700] D59
X1.X1.MN11 X1.QDN X1.QDNB 0 0 NMOS1 350.00000N 2.00000U                                                                [preHRL= 0.700] D60
X1.X1.MN12 X1.QDN X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                 [preLRL= 0.700] D61
X1.X1.MN12 X1.QDN X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                 [preHRL= 0.700] D62
X1.X2.MP0 X1.X2.CLKB REFCLK D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D63
X1.X2.MP0 X1.X2.CLKB REFCLK D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D64
X1.X2.MN0 X1.X2.CLKB REFCLK 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D65
X1.X2.MN0 X1.X2.CLKB REFCLK 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D66
X1.X2.MP1 X1.X2.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                  [preLRL= 3.150] D67
X1.X2.MP1 X1.X2.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                  [preHRL= 3.150] D68
X1.X2.MP2 X1.X2.QBI REFCLK X1.X2.N1 D0 PMOS1 350.00000N 9.00000U                                                       [preLRL= 3.150] D69
X1.X2.MP2 X1.X2.QBI REFCLK X1.X2.N1 D0 PMOS1 350.00000N 9.00000U                                                       [preHRL= 3.150] D70
X1.X2.MP3 X1.X2.N2 X1.X2.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D71
X1.X2.MP3 X1.X2.N2 X1.X2.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D72
X1.X2.MP4 X1.X2.QBI X1.X2.CLKB X1.X2.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D73
X1.X2.MP4 X1.X2.QBI X1.X2.CLKB X1.X2.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D74
X1.X2.MN1 X1.X2.QBI X1.X2.QI X1.X2.N3 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D75
X1.X2.MN1 X1.X2.QBI X1.X2.QI X1.X2.N3 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D76
X1.X2.MN2 X1.X2.N3 REFCLK 0 0 NMOS1 350.00000N 3.00000U                                                                [preLRL= 1.050] D77
X1.X2.MN2 X1.X2.N3 REFCLK 0 0 NMOS1 350.00000N 3.00000U                                                                [preHRL= 1.050] D78
X1.X2.MN3 X1.X2.QBI D0 X1.X2.N4 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D79
X1.X2.MN3 X1.X2.QBI D0 X1.X2.N4 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D80
X1.X2.MN4 X1.X2.N4 X1.X2.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D81
X1.X2.MN4 X1.X2.N4 X1.X2.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D82
X1.X2.MP5 X1.X2.N5 X1.X2.QBI D0 D0 PMOS1 350.00000N 12.00000U                                                          [preLRL= 4.200] D83
X1.X2.MP5 X1.X2.N5 X1.X2.QBI D0 D0 PMOS1 350.00000N 12.00000U                                                          [preHRL= 4.200] D84
X1.X2.MP6 X1.X2.QI X1.RS2 X1.X2.N5 D0 PMOS1 350.00000N 12.00000U                                                       [preLRL= 4.200] D85
X1.X2.MP6 X1.X2.QI X1.RS2 X1.X2.N5 D0 PMOS1 350.00000N 12.00000U                                                       [preHRL= 4.200] D86
X1.X2.MN5 X1.X2.QI X1.X2.QBI 0 0 NMOS1 350.00000N 2.00000U                                                             [preLRL= 0.700] D87
X1.X2.MN5 X1.X2.QI X1.X2.QBI 0 0 NMOS1 350.00000N 2.00000U                                                             [preHRL= 0.700] D88
X1.X2.MN6 X1.X2.QI X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                [preLRL= 0.700] D89
X1.X2.MN6 X1.X2.QI X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                [preHRL= 0.700] D90
X1.X2.MP7 X1.X2.N6 X1.X2.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D91
X1.X2.MP7 X1.X2.N6 X1.X2.QI D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D92
X1.X2.MP8 X1.QUPB X1.X2.CLKB X1.X2.N6 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D93
X1.X2.MP8 X1.QUPB X1.X2.CLKB X1.X2.N6 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D94
X1.X2.MP9 X1.X2.N7 X1.QUP D0 D0 PMOS1 350.00000N 9.00000U                                                              [preLRL= 3.150] D95
X1.X2.MP9 X1.X2.N7 X1.QUP D0 D0 PMOS1 350.00000N 9.00000U                                                              [preHRL= 3.150] D96
X1.X2.MP10 X1.QUPB REFCLK X1.X2.N7 D0 PMOS1 350.00000N 9.00000U                                                        [preLRL= 3.150] D97
X1.X2.MP10 X1.QUPB REFCLK X1.X2.N7 D0 PMOS1 350.00000N 9.00000U                                                        [preHRL= 3.150] D98
X1.X2.MN7 X1.QUPB X1.QUP X1.X2.N8 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D99
X1.X2.MN7 X1.QUPB X1.QUP X1.X2.N8 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D100
X1.X2.MN8 X1.X2.N8 X1.X2.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D101
X1.X2.MN8 X1.X2.N8 X1.X2.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D102
X1.X2.MN9 X1.QUPB X1.X2.QI X1.X2.N9 0 NMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D103
X1.X2.MN9 X1.QUPB X1.X2.QI X1.X2.N9 0 NMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D104
X1.X2.MN10 X1.X2.N9 REFCLK 0 0 NMOS1 350.00000N 3.00000U                                                               [preLRL= 1.050] D105
X1.X2.MN10 X1.X2.N9 REFCLK 0 0 NMOS1 350.00000N 3.00000U                                                               [preHRL= 1.050] D106
X1.X2.MP11 X1.X2.N10 X1.QUPB D0 D0 PMOS1 350.00000N 12.00000U                                                          [preLRL= 4.200] D107
X1.X2.MP11 X1.X2.N10 X1.QUPB D0 D0 PMOS1 350.00000N 12.00000U                                                          [preHRL= 4.200] D108
X1.X2.MP12 X1.QUP X1.RS2 X1.X2.N10 D0 PMOS1 350.00000N 12.00000U                                                       [preLRL= 4.200] D109
X1.X2.MP12 X1.QUP X1.RS2 X1.X2.N10 D0 PMOS1 350.00000N 12.00000U                                                       [preHRL= 4.200] D110
X1.X2.MN11 X1.QUP X1.QUPB 0 0 NMOS1 350.00000N 2.00000U                                                                [preLRL= 0.700] D111
X1.X2.MN11 X1.QUP X1.QUPB 0 0 NMOS1 350.00000N 2.00000U                                                                [preHRL= 0.700] D112
X1.X2.MN12 X1.QUP X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                 [preLRL= 0.700] D113
X1.X2.MN12 X1.QUP X1.RS2 0 0 NMOS1 350.00000N 2.00000U                                                                 [preHRL= 0.700] D114
X1.X3.MP1 X1.RSB X1.QUP D0 D0 PMOS1 350.00000N 6.00000U                                                                [preLRL= 2.100] D115
X1.X3.MP1 X1.RSB X1.QUP D0 D0 PMOS1 350.00000N 6.00000U                                                                [preHRL= 2.100] D116
X1.X3.MP2 X1.RSB X1.QDN D0 D0 PMOS1 350.00000N 6.00000U                                                                [preLRL= 2.100] D117
X1.X3.MP2 X1.RSB X1.QDN D0 D0 PMOS1 350.00000N 6.00000U                                                                [preHRL= 2.100] D118
X1.X3.MN1 X1.RSB X1.QUP X1.X3.N1 0 NMOS1 350.00000N 4.00000U                                                           [preLRL= 1.400] D119
X1.X3.MN1 X1.RSB X1.QUP X1.X3.N1 0 NMOS1 350.00000N 4.00000U                                                           [preHRL= 1.400] D120
X1.X3.MN2 X1.X3.N1 X1.QDN 0 0 NMOS1 350.00000N 4.00000U                                                                [preLRL= 1.400] D121
X1.X3.MN2 X1.X3.N1 X1.QDN 0 0 NMOS1 350.00000N 4.00000U                                                                [preHRL= 1.400] D122
X1.X4.MP1 X1.RS1 X1.RSB D0 D0 PMOS1 350.00000N 6.00000U                                                                [preLRL= 2.100] D123
X1.X4.MP1 X1.RS1 X1.RSB D0 D0 PMOS1 350.00000N 6.00000U                                                                [preHRL= 2.100] D124
X1.X4.MN1 X1.RS1 X1.RSB 0 0 NMOS1 350.00000N 2.00000U                                                                  [preLRL= 0.700] D125
X1.X4.MN1 X1.RS1 X1.RSB 0 0 NMOS1 350.00000N 2.00000U                                                                  [preHRL= 0.700] D126
X1.X5.MP1 X1.RS1B X1.RS1 D0 D0 PMOS1 350.00000N 6.00000U                                                               [preLRL= 2.100] D127
X1.X5.MP1 X1.RS1B X1.RS1 D0 D0 PMOS1 350.00000N 6.00000U                                                               [preHRL= 2.100] D128
X1.X5.MN1 X1.RS1B X1.RS1 0 0 NMOS1 350.00000N 2.00000U                                                                 [preLRL= 0.700] D129
X1.X5.MN1 X1.RS1B X1.RS1 0 0 NMOS1 350.00000N 2.00000U                                                                 [preHRL= 0.700] D130
X1.X6.MP1 X1.RS2 X1.RS1B D0 D0 PMOS1 350.00000N 6.00000U                                                               [preLRL= 2.100] D131
X1.X6.MP1 X1.RS2 X1.RS1B D0 D0 PMOS1 350.00000N 6.00000U                                                               [preHRL= 2.100] D132
X1.X6.MN1 X1.RS2 X1.RS1B 0 0 NMOS1 350.00000N 2.00000U                                                                 [preLRL= 0.700] D133
X1.X6.MN1 X1.RS2 X1.RS1B 0 0 NMOS1 350.00000N 2.00000U                                                                 [preHRL= 0.700] D134
X1.X7.MNA D0 D0 X1.X7.VDA 0 NMOS1 2.10000U 1.00000U                                                                    [preLRL= 2.100] D135
X1.X7.MNA D0 D0 X1.X7.VDA 0 NMOS1 2.10000U 1.00000U                                                                    [preHRL= 2.100] D136
X1.X7.MN1 X1.X7.V9BN X1.X7.V9BN 0 0 NMOS1 700.00000N 2.00000U                                                          [preLRL= 1.400] D137
X1.X7.MN1 X1.X7.V9BN X1.X7.V9BN 0 0 NMOS1 700.00000N 2.00000U                                                          [preHRL= 1.400] D138
X1.X7.MP1 X1.X7.V9BP X1.X7.V9BP D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D139
X1.X7.MP1 X1.X7.V9BP X1.X7.V9BP D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D140
X1.X7.MN2 X1.X7.V9BP X1.X7.V9BN 0 0 NMOS1 1.05000U 1.00000U                                                            [preLRL= 1.050] D141
X1.X7.MN2 X1.X7.V9BP X1.X7.V9BN 0 0 NMOS1 1.05000U 1.00000U                                                            [preHRL= 1.050] D142
X1.X7.MP2 X1.X7.NET98 X1.X7.V9BP D0 D0 PMOS1 700.00000N 6.00000U                                                       [preLRL= 4.200] D143
X1.X7.MP2 X1.X7.NET98 X1.X7.V9BP D0 D0 PMOS1 700.00000N 6.00000U                                                       [preHRL= 4.200] D144
X1.X7.MN5 X1.VCOIN X1.QDN X1.X7.NET98 0 NMOS1 350.00000N 1.00000U                                                      [preLRL= 0.350] D145
X1.X7.MN5 X1.VCOIN X1.QDN X1.X7.NET98 0 NMOS1 350.00000N 1.00000U                                                      [preHRL= 0.350] D146
X1.X7.MN4 X1.VCOIN X1.QUP X1.X7.NET95 0 NMOS1 350.00000N 1.00000U                                                      [preLRL= 0.350] D147
X1.X7.MN4 X1.VCOIN X1.QUP X1.X7.NET95 0 NMOS1 350.00000N 1.00000U                                                      [preHRL= 0.350] D148
X1.X7.MN3 X1.X7.NET95 X1.X7.V9BN 0 0 NMOS1 2.80000U 2.00000U                                                           [preLRL= 5.600] D149
X1.X7.MN3 X1.X7.NET95 X1.X7.V9BN 0 0 NMOS1 2.80000U 2.00000U                                                           [preHRL= 5.600] D150
X1.X11.MP1 X1.X11.VCN X1.VCOIN D0 D0 PMOS1 1.05000U 6.00000U                                                           [preLRL= 6.300] D151
X1.X11.MP1 X1.X11.VCN X1.VCOIN D0 D0 PMOS1 1.05000U 6.00000U                                                           [preHRL= 6.300] D152
X1.X11.MN1 X1.X11.VBN X1.X11.VBN 0 0 NMOS1 350.00000N 4.00000U                                                         [preLRL= 1.400] D153
X1.X11.MN1 X1.X11.VBN X1.X11.VBN 0 0 NMOS1 350.00000N 4.00000U                                                         [preHRL= 1.400] D154
X1.X11.MN2 X1.X11.NET01 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preLRL= 0.700] D155
X1.X11.MN2 X1.X11.NET01 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preHRL= 0.700] D156
X1.X11.MN3 X1.X11.OUT0 X1.X11.OUT0 X1.X11.NET01 0 NMOS1 350.00000N 2.00000U                                            [preLRL= 0.700] D157
X1.X11.MN3 X1.X11.OUT0 X1.X11.OUT0 X1.X11.NET01 0 NMOS1 350.00000N 2.00000U                                            [preHRL= 0.700] D158
X1.X11.MP2 X1.X11.OUT0 X1.X11.OUT0 X1.X11.VBP D0 PMOS1 350.00000N 6.00000U                                             [preLRL= 2.100] D159
X1.X11.MP2 X1.X11.OUT0 X1.X11.OUT0 X1.X11.VBP D0 PMOS1 350.00000N 6.00000U                                             [preHRL= 2.100] D160
X1.X11.MP3 X1.X11.VBP X1.X11.VBP D0 D0 PMOS1 350.00000N 3.00000U                                                       [preLRL= 1.050] D161
X1.X11.MP3 X1.X11.VBP X1.X11.VBP D0 D0 PMOS1 350.00000N 3.00000U                                                       [preHRL= 1.050] D162
X1.X11.MN4 X1.X11.NET11 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preLRL= 0.700] D163
X1.X11.MN4 X1.X11.NET11 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preHRL= 0.700] D164
X1.X11.MN5 X1.X11.OUT1 X1.X11.OUT5 X1.X11.NET11 0 NMOS1 350.00000N 2.00000U                                            [preLRL= 0.700] D165
X1.X11.MN5 X1.X11.OUT1 X1.X11.OUT5 X1.X11.NET11 0 NMOS1 350.00000N 2.00000U                                            [preHRL= 0.700] D166
X1.X11.MP4 X1.X11.OUT1 X1.X11.OUT5 X1.X11.NET14 D0 PMOS1 350.00000N 6.00000U                                           [preLRL= 2.100] D167
X1.X11.MP4 X1.X11.OUT1 X1.X11.OUT5 X1.X11.NET14 D0 PMOS1 350.00000N 6.00000U                                           [preHRL= 2.100] D168
X1.X11.MP5 X1.X11.NET14 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preLRL= 2.100] D169
X1.X11.MP5 X1.X11.NET14 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preHRL= 2.100] D170
X1.X11.MN6 X1.X11.NET21 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preLRL= 0.700] D171
X1.X11.MN6 X1.X11.NET21 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preHRL= 0.700] D172
X1.X11.MN7 X1.X11.OUT2 X1.X11.OUT1 X1.X11.NET21 0 NMOS1 350.00000N 2.00000U                                            [preLRL= 0.700] D173
X1.X11.MN7 X1.X11.OUT2 X1.X11.OUT1 X1.X11.NET21 0 NMOS1 350.00000N 2.00000U                                            [preHRL= 0.700] D174
X1.X11.MP6 X1.X11.OUT2 X1.X11.OUT1 X1.X11.NET24 D0 PMOS1 350.00000N 6.00000U                                           [preLRL= 2.100] D175
X1.X11.MP6 X1.X11.OUT2 X1.X11.OUT1 X1.X11.NET24 D0 PMOS1 350.00000N 6.00000U                                           [preHRL= 2.100] D176
X1.X11.MP7 X1.X11.NET24 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preLRL= 2.100] D177
X1.X11.MP7 X1.X11.NET24 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preHRL= 2.100] D178
X1.X11.MN8 X1.X11.NET31 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preLRL= 0.700] D179
X1.X11.MN8 X1.X11.NET31 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                       [preHRL= 0.700] D180
X1.X11.MN9 X1.X11.OUT3 X1.X11.OUT2 X1.X11.NET31 0 NMOS1 350.00000N 2.00000U                                            [preLRL= 0.700] D181
X1.X11.MN9 X1.X11.OUT3 X1.X11.OUT2 X1.X11.NET31 0 NMOS1 350.00000N 2.00000U                                            [preHRL= 0.700] D182
X1.X11.MP8 X1.X11.OUT3 X1.X11.OUT2 X1.X11.NET34 D0 PMOS1 350.00000N 6.00000U                                           [preLRL= 2.100] D183
X1.X11.MP8 X1.X11.OUT3 X1.X11.OUT2 X1.X11.NET34 D0 PMOS1 350.00000N 6.00000U                                           [preHRL= 2.100] D184
X1.X11.MP9 X1.X11.NET34 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preLRL= 2.100] D185
X1.X11.MP9 X1.X11.NET34 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                     [preHRL= 2.100] D186
X1.X11.MN10 X1.X11.NET41 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                      [preLRL= 0.700] D187
X1.X11.MN10 X1.X11.NET41 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                      [preHRL= 0.700] D188
X1.X11.MN11 X1.X11.OUT4 X1.X11.OUT3 X1.X11.NET41 0 NMOS1 350.00000N 2.00000U                                           [preLRL= 0.700] D189
X1.X11.MN11 X1.X11.OUT4 X1.X11.OUT3 X1.X11.NET41 0 NMOS1 350.00000N 2.00000U                                           [preHRL= 0.700] D190
X1.X11.MP10 X1.X11.OUT4 X1.X11.OUT3 X1.X11.NET44 D0 PMOS1 350.00000N 6.00000U                                          [preLRL= 2.100] D191
X1.X11.MP10 X1.X11.OUT4 X1.X11.OUT3 X1.X11.NET44 D0 PMOS1 350.00000N 6.00000U                                          [preHRL= 2.100] D192
X1.X11.MP11 X1.X11.NET44 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                    [preLRL= 2.100] D193
X1.X11.MP11 X1.X11.NET44 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                    [preHRL= 2.100] D194
X1.X11.MN12 X1.X11.NET51 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                      [preLRL= 0.700] D195
X1.X11.MN12 X1.X11.NET51 X1.X11.VBN 0 0 NMOS1 350.00000N 2.00000U                                                      [preHRL= 0.700] D196
X1.X11.MN13 X1.X11.OUT5 X1.X11.OUT4 X1.X11.NET51 0 NMOS1 350.00000N 2.00000U                                           [preLRL= 0.700] D197
X1.X11.MN13 X1.X11.OUT5 X1.X11.OUT4 X1.X11.NET51 0 NMOS1 350.00000N 2.00000U                                           [preHRL= 0.700] D198
X1.X11.MP12 X1.X11.OUT5 X1.X11.OUT4 X1.X11.NET54 D0 PMOS1 350.00000N 6.00000U                                          [preLRL= 2.100] D199
X1.X11.MP12 X1.X11.OUT5 X1.X11.OUT4 X1.X11.NET54 D0 PMOS1 350.00000N 6.00000U                                          [preHRL= 2.100] D200
X1.X11.MP13 X1.X11.NET54 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                    [preLRL= 2.100] D201
X1.X11.MP13 X1.X11.NET54 X1.X11.VBP D0 D0 PMOS1 350.00000N 6.00000U                                                    [preHRL= 2.100] D202
X1.X11.MP14 CLKOUT X1.X11.OUT5 D0 D0 PMOS1 350.00000N 6.00000U                                                         [preLRL= 2.100] D203
X1.X11.MP14 CLKOUT X1.X11.OUT5 D0 D0 PMOS1 350.00000N 6.00000U                                                         [preHRL= 2.100] D204
X1.X11.MN14 CLKOUT X1.X11.OUT5 0 0 NMOS1 350.00000N 2.00000U                                                           [preLRL= 0.700] D205
X1.X11.MN14 CLKOUT X1.X11.OUT5 0 0 NMOS1 350.00000N 2.00000U                                                           [preHRL= 0.700] D206
X1.X12.MP0 X1.X12.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D207
X1.X12.MP0 X1.X12.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D208
X1.X12.MN0 X1.X12.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D209
X1.X12.MN0 X1.X12.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D210
X1.X12.MP1 X1.X12.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                [preLRL= 3.150] D211
X1.X12.MP1 X1.X12.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                [preHRL= 3.150] D212
X1.X12.MP2 X1.D0B X1.LOADB X1.X12.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preLRL= 3.150] D213
X1.X12.MP2 X1.D0B X1.LOADB X1.X12.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preHRL= 3.150] D214
X1.X12.MP3 X1.X12.N2 X1.Q0B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D215
X1.X12.MP3 X1.X12.N2 X1.Q0B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D216
X1.X12.MP4 X1.D0B X1.X12.SELB X1.X12.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D217
X1.X12.MP4 X1.D0B X1.X12.SELB X1.X12.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D218
X1.X12.MN1 X1.D0B X1.Q0B X1.X12.N3 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D219
X1.X12.MN1 X1.D0B X1.Q0B X1.X12.N3 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D220
X1.X12.MN2 X1.X12.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D221
X1.X12.MN2 X1.X12.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D222
X1.X12.MN3 X1.D0B D0 X1.X12.N4 0 NMOS1 350.00000N 3.00000U                                                             [preLRL= 1.050] D223
X1.X12.MN3 X1.D0B D0 X1.X12.N4 0 NMOS1 350.00000N 3.00000U                                                             [preHRL= 1.050] D224
X1.X12.MN4 X1.X12.N4 X1.X12.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D225
X1.X12.MN4 X1.X12.N4 X1.X12.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D226
X1.X12.MP5 X1.D0 X1.D0B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preLRL= 1.050] D227
X1.X12.MP5 X1.D0 X1.D0B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preHRL= 1.050] D228
X1.X12.MN5 X1.D0 X1.D0B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preLRL= 0.350] D229
X1.X12.MN5 X1.D0 X1.D0B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preHRL= 0.350] D230
X1.X13.MP0 X1.X13.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D231
X1.X13.MP0 X1.X13.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D232
X1.X13.MN0 X1.X13.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preLRL= 0.350] D233
X1.X13.MN0 X1.X13.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preHRL= 0.350] D234
X1.X13.MP1 X1.X13.N1 X1.D0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D235
X1.X13.MP1 X1.X13.N1 X1.D0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D236
X1.X13.MP2 X1.X13.QBI CLKOUT X1.X13.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preLRL= 3.150] D237
X1.X13.MP2 X1.X13.QBI CLKOUT X1.X13.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preHRL= 3.150] D238
X1.X13.MP3 X1.X13.N2 X1.X13.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D239
X1.X13.MP3 X1.X13.N2 X1.X13.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D240
X1.X13.MP4 X1.X13.QBI X1.X13.CLKB X1.X13.N2 D0 PMOS1 350.00000N 9.00000U                                               [preLRL= 3.150] D241
X1.X13.MP4 X1.X13.QBI X1.X13.CLKB X1.X13.N2 D0 PMOS1 350.00000N 9.00000U                                               [preHRL= 3.150] D242
X1.X13.MN1 X1.X13.QBI X1.X13.QI X1.X13.N3 0 NMOS1 350.00000N 3.00000U                                                  [preLRL= 1.050] D243
X1.X13.MN1 X1.X13.QBI X1.X13.QI X1.X13.N3 0 NMOS1 350.00000N 3.00000U                                                  [preHRL= 1.050] D244
X1.X13.MN2 X1.X13.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D245
X1.X13.MN2 X1.X13.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D246
X1.X13.MN3 X1.X13.QBI X1.D0 X1.X13.N4 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D247
X1.X13.MN3 X1.X13.QBI X1.D0 X1.X13.N4 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D248
X1.X13.MN4 X1.X13.N4 X1.X13.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D249
X1.X13.MN4 X1.X13.N4 X1.X13.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D250
X1.X13.MP5 X1.X13.QI X1.X13.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D251
X1.X13.MP5 X1.X13.QI X1.X13.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D252
X1.X13.MN5 X1.X13.QI X1.X13.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D253
X1.X13.MN5 X1.X13.QI X1.X13.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D254
X1.X13.MP6 X1.X13.N5 X1.X13.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D255
X1.X13.MP6 X1.X13.N5 X1.X13.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D256
X1.X13.MP7 X1.Q0B X1.X13.CLKB X1.X13.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D257
X1.X13.MP7 X1.Q0B X1.X13.CLKB X1.X13.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D258
X1.X13.MP8 X1.X13.N6 X1.Q0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D259
X1.X13.MP8 X1.X13.N6 X1.Q0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D260
X1.X13.MP9 X1.Q0B CLKOUT X1.X13.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preLRL= 3.150] D261
X1.X13.MP9 X1.Q0B CLKOUT X1.X13.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preHRL= 3.150] D262
X1.X13.MN6 X1.Q0B X1.Q0 X1.X13.N7 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D263
X1.X13.MN6 X1.Q0B X1.Q0 X1.X13.N7 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D264
X1.X13.MN7 X1.X13.N7 X1.X13.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D265
X1.X13.MN7 X1.X13.N7 X1.X13.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D266
X1.X13.MN8 X1.Q0B X1.X13.QI X1.X13.N8 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D267
X1.X13.MN8 X1.Q0B X1.X13.QI X1.X13.N8 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D268
X1.X13.MN9 X1.X13.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D269
X1.X13.MN9 X1.X13.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D270
X1.X13.MP10 X1.Q0 X1.Q0B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preLRL= 1.050] D271
X1.X13.MP10 X1.Q0 X1.Q0B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preHRL= 1.050] D272
X1.X13.MN10 X1.Q0 X1.Q0B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preLRL= 0.350] D273
X1.X13.MN10 X1.Q0 X1.Q0B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preHRL= 0.350] D274
X1.X14.MP0 X1.X14.AB X1.Q0 D0 D0 PMOS1 350.00000N 3.00000U                                                             [preLRL= 1.050] D275
X1.X14.MP0 X1.X14.AB X1.Q0 D0 D0 PMOS1 350.00000N 3.00000U                                                             [preHRL= 1.050] D276
X1.X14.MN0 X1.X14.AB X1.Q0 0 0 NMOS1 350.00000N 1.00000U                                                               [preLRL= 0.350] D277
X1.X14.MN0 X1.X14.AB X1.Q0 0 0 NMOS1 350.00000N 1.00000U                                                               [preHRL= 0.350] D278
X1.X14.MP1 X1.X14.BB X1.Q1B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D279
X1.X14.MP1 X1.X14.BB X1.Q1B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D280
X1.X14.MN1 X1.X14.BB X1.Q1B 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D281
X1.X14.MN1 X1.X14.BB X1.Q1B 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D282
X1.X14.MP2 X1.X14.N1 X1.Q0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D283
X1.X14.MP2 X1.X14.N1 X1.Q0 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D284
X1.X14.MP3 X1.X14.N1 X1.Q1B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D285
X1.X14.MP3 X1.X14.N1 X1.Q1B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D286
X1.X14.MP4 X1.D1X X1.X14.AB X1.X14.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D287
X1.X14.MP4 X1.D1X X1.X14.AB X1.X14.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D288
X1.X14.MP5 X1.D1X X1.X14.BB X1.X14.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D289
X1.X14.MP5 X1.D1X X1.X14.BB X1.X14.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D290
X1.X14.MN2 X1.D1X X1.Q0 X1.X14.N2 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D291
X1.X14.MN2 X1.D1X X1.Q0 X1.X14.N2 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D292
X1.X14.MN3 X1.X14.N2 X1.Q1B 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D293
X1.X14.MN3 X1.X14.N2 X1.Q1B 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D294
X1.X14.MN4 X1.D1X X1.X14.AB X1.X14.N3 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D295
X1.X14.MN4 X1.D1X X1.X14.AB X1.X14.N3 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D296
X1.X14.MN5 X1.X14.N3 X1.X14.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preLRL= 1.050] D297
X1.X14.MN5 X1.X14.N3 X1.X14.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preHRL= 1.050] D298
X1.X15.MP0 X1.X15.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D299
X1.X15.MP0 X1.X15.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D300
X1.X15.MN0 X1.X15.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D301
X1.X15.MN0 X1.X15.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D302
X1.X15.MP1 X1.X15.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                [preLRL= 3.150] D303
X1.X15.MP1 X1.X15.N1 D0 D0 D0 PMOS1 350.00000N 9.00000U                                                                [preHRL= 3.150] D304
X1.X15.MP2 X1.D1B X1.LOADB X1.X15.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preLRL= 3.150] D305
X1.X15.MP2 X1.D1B X1.LOADB X1.X15.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preHRL= 3.150] D306
X1.X15.MP3 X1.X15.N2 X1.D1X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D307
X1.X15.MP3 X1.X15.N2 X1.D1X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D308
X1.X15.MP4 X1.D1B X1.X15.SELB X1.X15.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D309
X1.X15.MP4 X1.D1B X1.X15.SELB X1.X15.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D310
X1.X15.MN1 X1.D1B X1.D1X X1.X15.N3 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D311
X1.X15.MN1 X1.D1B X1.D1X X1.X15.N3 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D312
X1.X15.MN2 X1.X15.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D313
X1.X15.MN2 X1.X15.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D314
X1.X15.MN3 X1.D1B D0 X1.X15.N4 0 NMOS1 350.00000N 3.00000U                                                             [preLRL= 1.050] D315
X1.X15.MN3 X1.D1B D0 X1.X15.N4 0 NMOS1 350.00000N 3.00000U                                                             [preHRL= 1.050] D316
X1.X15.MN4 X1.X15.N4 X1.X15.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D317
X1.X15.MN4 X1.X15.N4 X1.X15.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D318
X1.X15.MP5 X1.D1 X1.D1B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preLRL= 1.050] D319
X1.X15.MP5 X1.D1 X1.D1B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preHRL= 1.050] D320
X1.X15.MN5 X1.D1 X1.D1B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preLRL= 0.350] D321
X1.X15.MN5 X1.D1 X1.D1B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preHRL= 0.350] D322
X1.X16.MP0 X1.X16.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D323
X1.X16.MP0 X1.X16.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D324
X1.X16.MN0 X1.X16.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preLRL= 0.350] D325
X1.X16.MN0 X1.X16.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preHRL= 0.350] D326
X1.X16.MP1 X1.X16.N1 X1.D1 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D327
X1.X16.MP1 X1.X16.N1 X1.D1 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D328
X1.X16.MP2 X1.X16.QBI CLKOUT X1.X16.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preLRL= 3.150] D329
X1.X16.MP2 X1.X16.QBI CLKOUT X1.X16.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preHRL= 3.150] D330
X1.X16.MP3 X1.X16.N2 X1.X16.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D331
X1.X16.MP3 X1.X16.N2 X1.X16.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D332
X1.X16.MP4 X1.X16.QBI X1.X16.CLKB X1.X16.N2 D0 PMOS1 350.00000N 9.00000U                                               [preLRL= 3.150] D333
X1.X16.MP4 X1.X16.QBI X1.X16.CLKB X1.X16.N2 D0 PMOS1 350.00000N 9.00000U                                               [preHRL= 3.150] D334
X1.X16.MN1 X1.X16.QBI X1.X16.QI X1.X16.N3 0 NMOS1 350.00000N 3.00000U                                                  [preLRL= 1.050] D335
X1.X16.MN1 X1.X16.QBI X1.X16.QI X1.X16.N3 0 NMOS1 350.00000N 3.00000U                                                  [preHRL= 1.050] D336
X1.X16.MN2 X1.X16.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D337
X1.X16.MN2 X1.X16.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D338
X1.X16.MN3 X1.X16.QBI X1.D1 X1.X16.N4 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D339
X1.X16.MN3 X1.X16.QBI X1.D1 X1.X16.N4 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D340
X1.X16.MN4 X1.X16.N4 X1.X16.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D341
X1.X16.MN4 X1.X16.N4 X1.X16.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D342
X1.X16.MP5 X1.X16.QI X1.X16.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D343
X1.X16.MP5 X1.X16.QI X1.X16.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D344
X1.X16.MN5 X1.X16.QI X1.X16.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D345
X1.X16.MN5 X1.X16.QI X1.X16.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D346
X1.X16.MP6 X1.X16.N5 X1.X16.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D347
X1.X16.MP6 X1.X16.N5 X1.X16.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D348
X1.X16.MP7 X1.Q1B X1.X16.CLKB X1.X16.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D349
X1.X16.MP7 X1.Q1B X1.X16.CLKB X1.X16.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D350
X1.X16.MP8 X1.X16.N6 X1.Q1 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D351
X1.X16.MP8 X1.X16.N6 X1.Q1 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D352
X1.X16.MP9 X1.Q1B CLKOUT X1.X16.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preLRL= 3.150] D353
X1.X16.MP9 X1.Q1B CLKOUT X1.X16.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preHRL= 3.150] D354
X1.X16.MN6 X1.Q1B X1.Q1 X1.X16.N7 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D355
X1.X16.MN6 X1.Q1B X1.Q1 X1.X16.N7 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D356
X1.X16.MN7 X1.X16.N7 X1.X16.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D357
X1.X16.MN7 X1.X16.N7 X1.X16.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D358
X1.X16.MN8 X1.Q1B X1.X16.QI X1.X16.N8 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D359
X1.X16.MN8 X1.Q1B X1.X16.QI X1.X16.N8 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D360
X1.X16.MN9 X1.X16.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D361
X1.X16.MN9 X1.X16.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D362
X1.X16.MP10 X1.Q1 X1.Q1B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preLRL= 1.050] D363
X1.X16.MP10 X1.Q1 X1.Q1B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preHRL= 1.050] D364
X1.X16.MN10 X1.Q1 X1.Q1B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preLRL= 0.350] D365
X1.X16.MN10 X1.Q1 X1.Q1B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preHRL= 0.350] D366
X1.X17.MP1 X1.X17.N1 X1.Q0 D0 D0 PMOS1 350.00000N 3.00000U                                                             [preLRL= 1.050] D367
X1.X17.MP1 X1.X17.N1 X1.Q0 D0 D0 PMOS1 350.00000N 3.00000U                                                             [preHRL= 1.050] D368
X1.X17.MP2 X1.X17.OUTB X1.Q1 X1.X17.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preLRL= 1.050] D369
X1.X17.MP2 X1.X17.OUTB X1.Q1 X1.X17.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preHRL= 1.050] D370
X1.X17.MN1 X1.X17.OUTB X1.Q0 0 0 NMOS1 350.00000N 500.00000N                                                           [preLRL= 0.175] D371
X1.X17.MN1 X1.X17.OUTB X1.Q0 0 0 NMOS1 350.00000N 500.00000N                                                           [preHRL= 0.175] D372
X1.X17.MN2 X1.X17.OUTB X1.Q1 0 0 NMOS1 350.00000N 500.00000N                                                           [preLRL= 0.175] D373
X1.X17.MN2 X1.X17.OUTB X1.Q1 0 0 NMOS1 350.00000N 500.00000N                                                           [preHRL= 0.175] D374
X1.X17.MP3 X1.D2O X1.X17.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                          [preLRL= 2.100] D375
X1.X17.MP3 X1.D2O X1.X17.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                          [preHRL= 2.100] D376
X1.X17.MN3 X1.D2O X1.X17.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                            [preLRL= 0.700] D377
X1.X17.MN3 X1.D2O X1.X17.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                            [preHRL= 0.700] D378
X1.X18.MP0 X1.X18.AB X1.D2O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D379
X1.X18.MP0 X1.X18.AB X1.D2O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D380
X1.X18.MN0 X1.X18.AB X1.D2O 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D381
X1.X18.MN0 X1.X18.AB X1.D2O 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D382
X1.X18.MP1 X1.X18.BB X1.Q2B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D383
X1.X18.MP1 X1.X18.BB X1.Q2B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D384
X1.X18.MN1 X1.X18.BB X1.Q2B 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D385
X1.X18.MN1 X1.X18.BB X1.Q2B 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D386
X1.X18.MP2 X1.X18.N1 X1.D2O D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D387
X1.X18.MP2 X1.X18.N1 X1.D2O D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D388
X1.X18.MP3 X1.X18.N1 X1.Q2B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D389
X1.X18.MP3 X1.X18.N1 X1.Q2B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D390
X1.X18.MP4 X1.D2X X1.X18.AB X1.X18.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D391
X1.X18.MP4 X1.D2X X1.X18.AB X1.X18.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D392
X1.X18.MP5 X1.D2X X1.X18.BB X1.X18.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D393
X1.X18.MP5 X1.D2X X1.X18.BB X1.X18.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D394
X1.X18.MN2 X1.D2X X1.D2O X1.X18.N2 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D395
X1.X18.MN2 X1.D2X X1.D2O X1.X18.N2 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D396
X1.X18.MN3 X1.X18.N2 X1.Q2B 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D397
X1.X18.MN3 X1.X18.N2 X1.Q2B 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D398
X1.X18.MN4 X1.D2X X1.X18.AB X1.X18.N3 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D399
X1.X18.MN4 X1.D2X X1.X18.AB X1.X18.N3 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D400
X1.X18.MN5 X1.X18.N3 X1.X18.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preLRL= 1.050] D401
X1.X18.MN5 X1.X18.N3 X1.X18.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preHRL= 1.050] D402
X1.X19.MP0 X1.X19.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D403
X1.X19.MP0 X1.X19.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D404
X1.X19.MN0 X1.X19.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D405
X1.X19.MN0 X1.X19.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D406
X1.X19.MP1 X1.X19.N1 0 D0 D0 PMOS1 350.00000N 9.00000U                                                                 [preLRL= 3.150] D407
X1.X19.MP1 X1.X19.N1 0 D0 D0 PMOS1 350.00000N 9.00000U                                                                 [preHRL= 3.150] D408
X1.X19.MP2 X1.D2B X1.LOADB X1.X19.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preLRL= 3.150] D409
X1.X19.MP2 X1.D2B X1.LOADB X1.X19.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preHRL= 3.150] D410
X1.X19.MP3 X1.X19.N2 X1.D2X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D411
X1.X19.MP3 X1.X19.N2 X1.D2X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D412
X1.X19.MP4 X1.D2B X1.X19.SELB X1.X19.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D413
X1.X19.MP4 X1.D2B X1.X19.SELB X1.X19.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D414
X1.X19.MN1 X1.D2B X1.D2X X1.X19.N3 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D415
X1.X19.MN1 X1.D2B X1.D2X X1.X19.N3 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D416
X1.X19.MN2 X1.X19.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D417
X1.X19.MN2 X1.X19.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D418
X1.X19.MN3 X1.D2B 0 X1.X19.N4 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D419
X1.X19.MN3 X1.D2B 0 X1.X19.N4 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D420
X1.X19.MN4 X1.X19.N4 X1.X19.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D421
X1.X19.MN4 X1.X19.N4 X1.X19.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D422
X1.X19.MP5 X1.D2 X1.D2B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preLRL= 1.050] D423
X1.X19.MP5 X1.D2 X1.D2B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preHRL= 1.050] D424
X1.X19.MN5 X1.D2 X1.D2B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preLRL= 0.350] D425
X1.X19.MN5 X1.D2 X1.D2B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preHRL= 0.350] D426
X1.X20.MP0 X1.X20.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D427
X1.X20.MP0 X1.X20.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D428
X1.X20.MN0 X1.X20.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preLRL= 0.350] D429
X1.X20.MN0 X1.X20.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preHRL= 0.350] D430
X1.X20.MP1 X1.X20.N1 X1.D2 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D431
X1.X20.MP1 X1.X20.N1 X1.D2 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D432
X1.X20.MP2 X1.X20.QBI CLKOUT X1.X20.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preLRL= 3.150] D433
X1.X20.MP2 X1.X20.QBI CLKOUT X1.X20.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preHRL= 3.150] D434
X1.X20.MP3 X1.X20.N2 X1.X20.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D435
X1.X20.MP3 X1.X20.N2 X1.X20.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D436
X1.X20.MP4 X1.X20.QBI X1.X20.CLKB X1.X20.N2 D0 PMOS1 350.00000N 9.00000U                                               [preLRL= 3.150] D437
X1.X20.MP4 X1.X20.QBI X1.X20.CLKB X1.X20.N2 D0 PMOS1 350.00000N 9.00000U                                               [preHRL= 3.150] D438
X1.X20.MN1 X1.X20.QBI X1.X20.QI X1.X20.N3 0 NMOS1 350.00000N 3.00000U                                                  [preLRL= 1.050] D439
X1.X20.MN1 X1.X20.QBI X1.X20.QI X1.X20.N3 0 NMOS1 350.00000N 3.00000U                                                  [preHRL= 1.050] D440
X1.X20.MN2 X1.X20.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D441
X1.X20.MN2 X1.X20.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D442
X1.X20.MN3 X1.X20.QBI X1.D2 X1.X20.N4 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D443
X1.X20.MN3 X1.X20.QBI X1.D2 X1.X20.N4 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D444
X1.X20.MN4 X1.X20.N4 X1.X20.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D445
X1.X20.MN4 X1.X20.N4 X1.X20.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D446
X1.X20.MP5 X1.X20.QI X1.X20.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D447
X1.X20.MP5 X1.X20.QI X1.X20.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D448
X1.X20.MN5 X1.X20.QI X1.X20.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D449
X1.X20.MN5 X1.X20.QI X1.X20.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D450
X1.X20.MP6 X1.X20.N5 X1.X20.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D451
X1.X20.MP6 X1.X20.N5 X1.X20.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D452
X1.X20.MP7 X1.Q2B X1.X20.CLKB X1.X20.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D453
X1.X20.MP7 X1.Q2B X1.X20.CLKB X1.X20.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D454
X1.X20.MP8 X1.X20.N6 X1.Q2 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D455
X1.X20.MP8 X1.X20.N6 X1.Q2 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D456
X1.X20.MP9 X1.Q2B CLKOUT X1.X20.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preLRL= 3.150] D457
X1.X20.MP9 X1.Q2B CLKOUT X1.X20.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preHRL= 3.150] D458
X1.X20.MN6 X1.Q2B X1.Q2 X1.X20.N7 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D459
X1.X20.MN6 X1.Q2B X1.Q2 X1.X20.N7 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D460
X1.X20.MN7 X1.X20.N7 X1.X20.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D461
X1.X20.MN7 X1.X20.N7 X1.X20.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D462
X1.X20.MN8 X1.Q2B X1.X20.QI X1.X20.N8 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D463
X1.X20.MN8 X1.Q2B X1.X20.QI X1.X20.N8 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D464
X1.X20.MN9 X1.X20.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D465
X1.X20.MN9 X1.X20.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D466
X1.X20.MP10 X1.Q2 X1.Q2B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preLRL= 1.050] D467
X1.X20.MP10 X1.Q2 X1.Q2B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preHRL= 1.050] D468
X1.X20.MN10 X1.Q2 X1.Q2B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preLRL= 0.350] D469
X1.X20.MN10 X1.Q2 X1.Q2B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preHRL= 0.350] D470
X1.X21.MP1 X1.X21.N1 X1.D2O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D471
X1.X21.MP1 X1.X21.N1 X1.D2O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D472
X1.X21.MP2 X1.X21.OUTB X1.Q2 X1.X21.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preLRL= 1.050] D473
X1.X21.MP2 X1.X21.OUTB X1.Q2 X1.X21.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preHRL= 1.050] D474
X1.X21.MN1 X1.X21.OUTB X1.D2O 0 0 NMOS1 350.00000N 500.00000N                                                          [preLRL= 0.175] D475
X1.X21.MN1 X1.X21.OUTB X1.D2O 0 0 NMOS1 350.00000N 500.00000N                                                          [preHRL= 0.175] D476
X1.X21.MN2 X1.X21.OUTB X1.Q2 0 0 NMOS1 350.00000N 500.00000N                                                           [preLRL= 0.175] D477
X1.X21.MN2 X1.X21.OUTB X1.Q2 0 0 NMOS1 350.00000N 500.00000N                                                           [preHRL= 0.175] D478
X1.X21.MP3 X1.D3O X1.X21.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                          [preLRL= 2.100] D479
X1.X21.MP3 X1.D3O X1.X21.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                          [preHRL= 2.100] D480
X1.X21.MN3 X1.D3O X1.X21.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                            [preLRL= 0.700] D481
X1.X21.MN3 X1.D3O X1.X21.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                            [preHRL= 0.700] D482
X1.X22.MP0 X1.X22.AB X1.D3O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D483
X1.X22.MP0 X1.X22.AB X1.D3O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D484
X1.X22.MN0 X1.X22.AB X1.D3O 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D485
X1.X22.MN0 X1.X22.AB X1.D3O 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D486
X1.X22.MP1 X1.X22.BB X1.Q3B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D487
X1.X22.MP1 X1.X22.BB X1.Q3B D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D488
X1.X22.MN1 X1.X22.BB X1.Q3B 0 0 NMOS1 350.00000N 1.00000U                                                              [preLRL= 0.350] D489
X1.X22.MN1 X1.X22.BB X1.Q3B 0 0 NMOS1 350.00000N 1.00000U                                                              [preHRL= 0.350] D490
X1.X22.MP2 X1.X22.N1 X1.D3O D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D491
X1.X22.MP2 X1.X22.N1 X1.D3O D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D492
X1.X22.MP3 X1.X22.N1 X1.Q3B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D493
X1.X22.MP3 X1.X22.N1 X1.Q3B D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D494
X1.X22.MP4 X1.D3X X1.X22.AB X1.X22.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D495
X1.X22.MP4 X1.D3X X1.X22.AB X1.X22.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D496
X1.X22.MP5 X1.D3X X1.X22.BB X1.X22.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preLRL= 3.150] D497
X1.X22.MP5 X1.D3X X1.X22.BB X1.X22.N1 D0 PMOS1 350.00000N 9.00000U                                                     [preHRL= 3.150] D498
X1.X22.MN2 X1.D3X X1.D3O X1.X22.N2 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D499
X1.X22.MN2 X1.D3X X1.D3O X1.X22.N2 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D500
X1.X22.MN3 X1.X22.N2 X1.Q3B 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D501
X1.X22.MN3 X1.X22.N2 X1.Q3B 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D502
X1.X22.MN4 X1.D3X X1.X22.AB X1.X22.N3 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D503
X1.X22.MN4 X1.D3X X1.X22.AB X1.X22.N3 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D504
X1.X22.MN5 X1.X22.N3 X1.X22.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preLRL= 1.050] D505
X1.X22.MN5 X1.X22.N3 X1.X22.BB 0 0 NMOS1 350.00000N 3.00000U                                                           [preHRL= 1.050] D506
X1.X23.MP0 X1.X23.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D507
X1.X23.MP0 X1.X23.SELB X1.LOADB D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D508
X1.X23.MN0 X1.X23.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D509
X1.X23.MN0 X1.X23.SELB X1.LOADB 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D510
X1.X23.MP1 X1.X23.N1 0 D0 D0 PMOS1 350.00000N 9.00000U                                                                 [preLRL= 3.150] D511
X1.X23.MP1 X1.X23.N1 0 D0 D0 PMOS1 350.00000N 9.00000U                                                                 [preHRL= 3.150] D512
X1.X23.MP2 X1.D3B X1.LOADB X1.X23.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preLRL= 3.150] D513
X1.X23.MP2 X1.D3B X1.LOADB X1.X23.N1 D0 PMOS1 350.00000N 9.00000U                                                      [preHRL= 3.150] D514
X1.X23.MP3 X1.X23.N2 X1.D3X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preLRL= 3.150] D515
X1.X23.MP3 X1.X23.N2 X1.D3X D0 D0 PMOS1 350.00000N 9.00000U                                                            [preHRL= 3.150] D516
X1.X23.MP4 X1.D3B X1.X23.SELB X1.X23.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D517
X1.X23.MP4 X1.D3B X1.X23.SELB X1.X23.N2 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D518
X1.X23.MN1 X1.D3B X1.D3X X1.X23.N3 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D519
X1.X23.MN1 X1.D3B X1.D3X X1.X23.N3 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D520
X1.X23.MN2 X1.X23.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D521
X1.X23.MN2 X1.X23.N3 X1.LOADB 0 0 NMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D522
X1.X23.MN3 X1.D3B 0 X1.X23.N4 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D523
X1.X23.MN3 X1.D3B 0 X1.X23.N4 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D524
X1.X23.MN4 X1.X23.N4 X1.X23.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D525
X1.X23.MN4 X1.X23.N4 X1.X23.SELB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D526
X1.X23.MP5 X1.D3 X1.D3B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preLRL= 1.050] D527
X1.X23.MP5 X1.D3 X1.D3B D0 D0 PMOS1 350.00000N 3.00000U                                                                [preHRL= 1.050] D528
X1.X23.MN5 X1.D3 X1.D3B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preLRL= 0.350] D529
X1.X23.MN5 X1.D3 X1.D3B 0 0 NMOS1 350.00000N 1.00000U                                                                  [preHRL= 0.350] D530
X1.X24.MP0 X1.X24.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D531
X1.X24.MP0 X1.X24.CLKB CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D532
X1.X24.MN0 X1.X24.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preLRL= 0.350] D533
X1.X24.MN0 X1.X24.CLKB CLKOUT 0 0 NMOS1 350.00000N 1.00000U                                                            [preHRL= 0.350] D534
X1.X24.MP1 X1.X24.N1 X1.D3 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D535
X1.X24.MP1 X1.X24.N1 X1.D3 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D536
X1.X24.MP2 X1.X24.QBI CLKOUT X1.X24.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preLRL= 3.150] D537
X1.X24.MP2 X1.X24.QBI CLKOUT X1.X24.N1 D0 PMOS1 350.00000N 9.00000U                                                    [preHRL= 3.150] D538
X1.X24.MP3 X1.X24.N2 X1.X24.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D539
X1.X24.MP3 X1.X24.N2 X1.X24.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D540
X1.X24.MP4 X1.X24.QBI X1.X24.CLKB X1.X24.N2 D0 PMOS1 350.00000N 9.00000U                                               [preLRL= 3.150] D541
X1.X24.MP4 X1.X24.QBI X1.X24.CLKB X1.X24.N2 D0 PMOS1 350.00000N 9.00000U                                               [preHRL= 3.150] D542
X1.X24.MN1 X1.X24.QBI X1.X24.QI X1.X24.N3 0 NMOS1 350.00000N 3.00000U                                                  [preLRL= 1.050] D543
X1.X24.MN1 X1.X24.QBI X1.X24.QI X1.X24.N3 0 NMOS1 350.00000N 3.00000U                                                  [preHRL= 1.050] D544
X1.X24.MN2 X1.X24.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D545
X1.X24.MN2 X1.X24.N3 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D546
X1.X24.MN3 X1.X24.QBI X1.D3 X1.X24.N4 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D547
X1.X24.MN3 X1.X24.QBI X1.D3 X1.X24.N4 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D548
X1.X24.MN4 X1.X24.N4 X1.X24.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D549
X1.X24.MN4 X1.X24.N4 X1.X24.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D550
X1.X24.MP5 X1.X24.QI X1.X24.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preLRL= 1.050] D551
X1.X24.MP5 X1.X24.QI X1.X24.QBI D0 D0 PMOS1 350.00000N 3.00000U                                                        [preHRL= 1.050] D552
X1.X24.MN5 X1.X24.QI X1.X24.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preLRL= 0.350] D553
X1.X24.MN5 X1.X24.QI X1.X24.QBI 0 0 NMOS1 350.00000N 1.00000U                                                          [preHRL= 0.350] D554
X1.X24.MP6 X1.X24.N5 X1.X24.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preLRL= 3.150] D555
X1.X24.MP6 X1.X24.N5 X1.X24.QI D0 D0 PMOS1 350.00000N 9.00000U                                                         [preHRL= 3.150] D556
X1.X24.MP7 X1.Q3B X1.X24.CLKB X1.X24.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preLRL= 3.150] D557
X1.X24.MP7 X1.Q3B X1.X24.CLKB X1.X24.N5 D0 PMOS1 350.00000N 9.00000U                                                   [preHRL= 3.150] D558
X1.X24.MP8 X1.X24.N6 X1.Q3 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preLRL= 3.150] D559
X1.X24.MP8 X1.X24.N6 X1.Q3 D0 D0 PMOS1 350.00000N 9.00000U                                                             [preHRL= 3.150] D560
X1.X24.MP9 X1.Q3B CLKOUT X1.X24.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preLRL= 3.150] D561
X1.X24.MP9 X1.Q3B CLKOUT X1.X24.N6 D0 PMOS1 350.00000N 9.00000U                                                        [preHRL= 3.150] D562
X1.X24.MN6 X1.Q3B X1.Q3 X1.X24.N7 0 NMOS1 350.00000N 3.00000U                                                          [preLRL= 1.050] D563
X1.X24.MN6 X1.Q3B X1.Q3 X1.X24.N7 0 NMOS1 350.00000N 3.00000U                                                          [preHRL= 1.050] D564
X1.X24.MN7 X1.X24.N7 X1.X24.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preLRL= 1.050] D565
X1.X24.MN7 X1.X24.N7 X1.X24.CLKB 0 0 NMOS1 350.00000N 3.00000U                                                         [preHRL= 1.050] D566
X1.X24.MN8 X1.Q3B X1.X24.QI X1.X24.N8 0 NMOS1 350.00000N 3.00000U                                                      [preLRL= 1.050] D567
X1.X24.MN8 X1.Q3B X1.X24.QI X1.X24.N8 0 NMOS1 350.00000N 3.00000U                                                      [preHRL= 1.050] D568
X1.X24.MN9 X1.X24.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preLRL= 1.050] D569
X1.X24.MN9 X1.X24.N8 CLKOUT 0 0 NMOS1 350.00000N 3.00000U                                                              [preHRL= 1.050] D570
X1.X24.MP10 X1.Q3 X1.Q3B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preLRL= 1.050] D571
X1.X24.MP10 X1.Q3 X1.Q3B D0 D0 PMOS1 350.00000N 3.00000U                                                               [preHRL= 1.050] D572
X1.X24.MN10 X1.Q3 X1.Q3B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preLRL= 0.350] D573
X1.X24.MN10 X1.Q3 X1.Q3B 0 0 NMOS1 350.00000N 1.00000U                                                                 [preHRL= 0.350] D574
X1.X25.MP1 X1.X25.N1 X1.D3O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D575
X1.X25.MP1 X1.X25.N1 X1.D3O D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D576
X1.X25.MP2 X1.X25.OUTB X1.Q3 X1.X25.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preLRL= 1.050] D577
X1.X25.MP2 X1.X25.OUTB X1.Q3 X1.X25.N1 D0 PMOS1 350.00000N 3.00000U                                                    [preHRL= 1.050] D578
X1.X25.MN1 X1.X25.OUTB X1.D3O 0 0 NMOS1 350.00000N 500.00000N                                                          [preLRL= 0.175] D579
X1.X25.MN1 X1.X25.OUTB X1.D3O 0 0 NMOS1 350.00000N 500.00000N                                                          [preHRL= 0.175] D580
X1.X25.MN2 X1.X25.OUTB X1.Q3 0 0 NMOS1 350.00000N 500.00000N                                                           [preLRL= 0.175] D581
X1.X25.MN2 X1.X25.OUTB X1.Q3 0 0 NMOS1 350.00000N 500.00000N                                                           [preHRL= 0.175] D582
X1.X25.MP3 X1.LOADB X1.X25.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                        [preLRL= 2.100] D583
X1.X25.MP3 X1.LOADB X1.X25.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                        [preHRL= 2.100] D584
X1.X25.MN3 X1.LOADB X1.X25.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                          [preLRL= 0.700] D585
X1.X25.MN3 X1.LOADB X1.X25.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                          [preHRL= 0.700] D586
X1.X26.MP1 X1.X26.N1 CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                            [preLRL= 1.050] D587
X1.X26.MP1 X1.X26.N1 CLKOUT D0 D0 PMOS1 350.00000N 3.00000U                                                            [preHRL= 1.050] D588
X1.X26.MP2 X1.X26.OUTB X1.LOADB X1.X26.N1 D0 PMOS1 350.00000N 3.00000U                                                 [preLRL= 1.050] D589
X1.X26.MP2 X1.X26.OUTB X1.LOADB X1.X26.N1 D0 PMOS1 350.00000N 3.00000U                                                 [preHRL= 1.050] D590
X1.X26.MN1 X1.X26.OUTB CLKOUT 0 0 NMOS1 350.00000N 500.00000N                                                          [preLRL= 0.175] D591
X1.X26.MN1 X1.X26.OUTB CLKOUT 0 0 NMOS1 350.00000N 500.00000N                                                          [preHRL= 0.175] D592
X1.X26.MN2 X1.X26.OUTB X1.LOADB 0 0 NMOS1 350.00000N 500.00000N                                                        [preLRL= 0.175] D593
X1.X26.MN2 X1.X26.OUTB X1.LOADB 0 0 NMOS1 350.00000N 500.00000N                                                        [preHRL= 0.175] D594
X1.X26.MP3 X1.FBCLK X1.X26.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                        [preLRL= 2.100] D595
X1.X26.MP3 X1.FBCLK X1.X26.OUTB D0 D0 PMOS1 350.00000N 6.00000U                                                        [preHRL= 2.100] D596
X1.X26.MN3 X1.FBCLK X1.X26.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                          [preLRL= 0.700] D597
X1.X26.MN3 X1.FBCLK X1.X26.OUTB 0 0 NMOS1 350.00000N 2.00000U                                                          [preHRL= 0.700] D598

