Analysis & Synthesis report for UART_Onboard_Display
Fri Aug 15 23:46:01 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component|altsyncram_0oa1:auto_generated
 15. Parameter Settings for User Entity Instance: UART_RX:uart_rx_inst
 16. Parameter Settings for User Entity Instance: Name_Manipulation:name_manipulation_inst
 17. Parameter Settings for User Entity Instance: pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: Glyph_Renderer:glyph_renderer_inst
 19. Parameter Settings for User Entity Instance: Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: tft_control:tft_control_inst
 21. Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "Name_Manipulation:name_manipulation_inst"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 15 23:46:01 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; UART_Onboard_Display                            ;
; Top-level Entity Name              ; top_file                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 832                                             ;
;     Total combinational functions  ; 742                                             ;
;     Dedicated logic registers      ; 162                                             ;
; Total registers                    ; 162                                             ;
; Total pins                         ; 24                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 7,040                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; EP4CE10F17C8       ;                      ;
; Top-level entity name                                            ; top_file           ; UART_Onboard_Display ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                     ; Library ;
+------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; ../RTL/top_file.v                              ; yes             ; User Verilog HDL File            ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v                                                 ;         ;
; ../RTL/tft_control.v                           ; yes             ; User Verilog HDL File            ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v                                              ;         ;
; ../RTL/Glyph_Renderer.v                        ; yes             ; User Verilog HDL File            ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v                                           ;         ;
; ROM_File/font8x16_rom.mif                      ; yes             ; User Memory Initialization File  ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/ROM_File/font8x16_rom.mif                      ;         ;
; ../RTL/Name_Manipulation.v                     ; yes             ; User Verilog HDL File            ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v                                        ;         ;
; ../RTL/UART_RX.v                               ; yes             ; User Verilog HDL File            ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v                                                  ;         ;
; IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v ; yes             ; User Wizard-Generated File       ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v ;         ;
; IP_Cores/PLL_New/pll_clock_gen_9mhz.v          ; yes             ; User Wizard-Generated File       ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v          ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/aglobal181.inc                                                ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/pll_clock_gen_9mhz_altpll.v                 ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v                 ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_0oa1.tdf                         ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/altsyncram_0oa1.tdf                         ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/abs_divider.inc                                               ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                     ; d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                           ;         ;
; db/lpm_divide_ccm.tdf                          ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_ccm.tdf                          ;         ;
; db/sign_div_unsign_1nh.tdf                     ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_1nh.tdf                     ;         ;
; db/alt_u_div_m9f.tdf                           ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf                           ;         ;
; db/add_sub_7pc.tdf                             ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf                             ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_8pc.tdf                             ;         ;
; db/lpm_divide_rim.tdf                          ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_rim.tdf                          ;         ;
; db/sign_div_unsign_jlh.tdf                     ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_jlh.tdf                     ;         ;
; db/alt_u_div_q6f.tdf                           ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_q6f.tdf                           ;         ;
; db/lpm_divide_9km.tdf                          ; yes             ; Auto-Generated Megafunction      ; D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_9km.tdf                          ;         ;
+------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 832                  ;
;                                             ;                      ;
; Total combinational functions               ; 742                  ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 278                  ;
;     -- 3 input functions                    ; 235                  ;
;     -- <=2 input functions                  ; 229                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 546                  ;
;     -- arithmetic mode                      ; 196                  ;
;                                             ;                      ;
; Total registers                             ; 162                  ;
;     -- Dedicated logic registers            ; 162                  ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 24                   ;
; Total memory bits                           ; 7040                 ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
;                                             ;                      ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; system_reset_n~input ;
; Maximum fan-out                             ; 135                  ;
; Total fan-out                               ; 2926                 ;
; Average fan-out                             ; 3.03                 ;
+---------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Entity Name               ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top_file                                                      ; 742 (1)             ; 162 (0)                   ; 7040        ; 0            ; 0       ; 0         ; 24   ; 0            ; |top_file                                                                                                                                                          ; top_file                  ; work         ;
;    |Glyph_Renderer:glyph_renderer_inst|                        ; 557 (103)           ; 9 (9)                     ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst                                                                                                                       ; Glyph_Renderer            ; work         ;
;       |ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst| ; 0 (0)               ; 0 (0)                     ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst                                                                ; ROM_All_Characters_880x8  ; work         ;
;          |altsyncram:altsyncram_component|                     ; 0 (0)               ; 0 (0)                     ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;             |altsyncram_0oa1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component|altsyncram_0oa1:auto_generated ; altsyncram_0oa1           ; work         ;
;       |lpm_divide:Div0|                                        ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0                                                                                                       ; lpm_divide                ; work         ;
;          |lpm_divide_9km:auto_generated|                       ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0|lpm_divide_9km:auto_generated                                                                         ; lpm_divide_9km            ; work         ;
;             |sign_div_unsign_1nh:divider|                      ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                             ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_m9f:divider|                         ; 104 (104)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ; alt_u_div_m9f             ; work         ;
;       |lpm_divide:Div1|                                        ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1                                                                                                       ; lpm_divide                ; work         ;
;          |lpm_divide_rim:auto_generated|                       ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1|lpm_divide_rim:auto_generated                                                                         ; lpm_divide_rim            ; work         ;
;             |sign_div_unsign_jlh:divider|                      ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                             ; sign_div_unsign_jlh       ; work         ;
;                |alt_u_div_q6f:divider|                         ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                       ; alt_u_div_q6f             ; work         ;
;       |lpm_divide:Div2|                                        ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2                                                                                                       ; lpm_divide                ; work         ;
;          |lpm_divide_rim:auto_generated|                       ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2|lpm_divide_rim:auto_generated                                                                         ; lpm_divide_rim            ; work         ;
;             |sign_div_unsign_jlh:divider|                      ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                             ; sign_div_unsign_jlh       ; work         ;
;                |alt_u_div_q6f:divider|                         ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                       ; alt_u_div_q6f             ; work         ;
;       |lpm_divide:Mod0|                                        ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0                                                                                                       ; lpm_divide                ; work         ;
;          |lpm_divide_ccm:auto_generated|                       ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                                         ; lpm_divide_ccm            ; work         ;
;             |sign_div_unsign_1nh:divider|                      ; 117 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_m9f:divider|                         ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ; alt_u_div_m9f             ; work         ;
;       |lpm_divide:Mod1|                                        ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1                                                                                                       ; lpm_divide                ; work         ;
;          |lpm_divide_ccm:auto_generated|                       ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1|lpm_divide_ccm:auto_generated                                                                         ; lpm_divide_ccm            ; work         ;
;             |sign_div_unsign_1nh:divider|                      ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_m9f:divider|                         ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ; alt_u_div_m9f             ; work         ;
;    |Name_Manipulation:name_manipulation_inst|                  ; 63 (63)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|Name_Manipulation:name_manipulation_inst                                                                                                                 ; Name_Manipulation         ; work         ;
;    |UART_RX:uart_rx_inst|                                      ; 41 (41)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|UART_RX:uart_rx_inst                                                                                                                                     ; UART_RX                   ; work         ;
;    |pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst                                                                                                               ; pll_clock_gen_9mhz        ; work         ;
;       |altpll:altpll_component|                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component                                                                                       ; altpll                    ; work         ;
;          |pll_clock_gen_9mhz_altpll:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component|pll_clock_gen_9mhz_altpll:auto_generated                                              ; pll_clock_gen_9mhz_altpll ; work         ;
;    |tft_control:tft_control_inst|                              ; 80 (80)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|tft_control:tft_control_inst                                                                                                                             ; tft_control               ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; Name                                                                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component|altsyncram_0oa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 880          ; 8            ; --           ; --           ; 7040 ; ./ROM_File/font8x16_rom.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                     ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top_file|Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst ; IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top_file|pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst                                                ; IP_Cores/PLL/pll_clock_gen_9MHz.v              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+------------------------------------------------------+--------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                           ;
+------------------------------------------------------+--------------------------------------------------------------+
; Glyph_Renderer:glyph_renderer_inst|glyph_data[1..15] ; Merged with Glyph_Renderer:glyph_renderer_inst|glyph_data[0] ;
; Total Number of Removed Registers = 15               ;                                                              ;
+------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 162   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UART_RX:uart_rx_inst|rx_reg3           ; 3       ;
; UART_RX:uart_rx_inst|rx_reg2           ; 2       ;
; UART_RX:uart_rx_inst|rx_reg1           ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_file|tft_control:tft_control_inst|count_vertical[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|font_size[0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_length[1]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[11] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[17] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[25] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[33] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[42] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[52] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[62] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[66] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[74] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_file|UART_RX:uart_rx_inst|bit_counter[1]                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|Name_Manipulation:name_manipulation_inst|name_buffer[1]  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_file|Glyph_Renderer:glyph_renderer_inst|Mux4                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_file|Glyph_Renderer:glyph_renderer_inst|rom_address[9]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component|altsyncram_0oa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:uart_rx_inst ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; BAUD_RATE      ; 9600     ; Signed Integer                        ;
; CLOCK_FREQ     ; 50000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Name_Manipulation:name_manipulation_inst ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; MAX_NAME_LENGTH ; 10    ; Signed Integer                                              ;
; MAX_FONT_SIZE   ; 3     ; Signed Integer                                              ;
; MIN_FONT_SIZE   ; 0     ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component ;
+-------------------------------+--------------------------------------+------------------------------------------+
; Parameter Name                ; Value                                ; Type                                     ;
+-------------------------------+--------------------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                               ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                                 ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clock_gen_9mhz ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                                  ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                                 ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                                 ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                               ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                                    ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                                   ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                                    ; Untyped                                  ;
; LOCK_HIGH                     ; 1                                    ; Untyped                                  ;
; LOCK_LOW                      ; 1                                    ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                                    ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                                    ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                  ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                  ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                  ; Untyped                                  ;
; SKIP_VCO                      ; OFF                                  ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                                    ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                                 ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                              ; Untyped                                  ;
; BANDWIDTH                     ; 0                                    ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                                 ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                                    ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                                    ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                  ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                  ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                                    ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                                    ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                                    ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                                    ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                                    ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                                    ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                                    ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                                    ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                                    ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 9                                    ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                                    ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                                    ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                                    ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                                    ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                                    ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                                    ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                                    ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                                    ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                                    ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 50                                   ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                                    ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                                    ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                                   ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                                   ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                                ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                               ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                               ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                               ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                                    ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                                    ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                                    ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                                    ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                                    ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                                    ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                                    ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                                    ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                                    ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                                    ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                                    ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                                    ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                                    ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                                    ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                                    ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                                    ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                                    ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                                    ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                                    ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                                   ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                                   ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                                   ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                                   ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                                    ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                                    ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                    ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                    ; Untyped                                  ;
; VCO_MIN                       ; 0                                    ; Untyped                                  ;
; VCO_MAX                       ; 0                                    ; Untyped                                  ;
; VCO_CENTER                    ; 0                                    ; Untyped                                  ;
; PFD_MIN                       ; 0                                    ; Untyped                                  ;
; PFD_MAX                       ; 0                                    ; Untyped                                  ;
; M_INITIAL                     ; 0                                    ; Untyped                                  ;
; M                             ; 0                                    ; Untyped                                  ;
; N                             ; 1                                    ; Untyped                                  ;
; M2                            ; 1                                    ; Untyped                                  ;
; N2                            ; 1                                    ; Untyped                                  ;
; SS                            ; 1                                    ; Untyped                                  ;
; C0_HIGH                       ; 0                                    ; Untyped                                  ;
; C1_HIGH                       ; 0                                    ; Untyped                                  ;
; C2_HIGH                       ; 0                                    ; Untyped                                  ;
; C3_HIGH                       ; 0                                    ; Untyped                                  ;
; C4_HIGH                       ; 0                                    ; Untyped                                  ;
; C5_HIGH                       ; 0                                    ; Untyped                                  ;
; C6_HIGH                       ; 0                                    ; Untyped                                  ;
; C7_HIGH                       ; 0                                    ; Untyped                                  ;
; C8_HIGH                       ; 0                                    ; Untyped                                  ;
; C9_HIGH                       ; 0                                    ; Untyped                                  ;
; C0_LOW                        ; 0                                    ; Untyped                                  ;
; C1_LOW                        ; 0                                    ; Untyped                                  ;
; C2_LOW                        ; 0                                    ; Untyped                                  ;
; C3_LOW                        ; 0                                    ; Untyped                                  ;
; C4_LOW                        ; 0                                    ; Untyped                                  ;
; C5_LOW                        ; 0                                    ; Untyped                                  ;
; C6_LOW                        ; 0                                    ; Untyped                                  ;
; C7_LOW                        ; 0                                    ; Untyped                                  ;
; C8_LOW                        ; 0                                    ; Untyped                                  ;
; C9_LOW                        ; 0                                    ; Untyped                                  ;
; C0_INITIAL                    ; 0                                    ; Untyped                                  ;
; C1_INITIAL                    ; 0                                    ; Untyped                                  ;
; C2_INITIAL                    ; 0                                    ; Untyped                                  ;
; C3_INITIAL                    ; 0                                    ; Untyped                                  ;
; C4_INITIAL                    ; 0                                    ; Untyped                                  ;
; C5_INITIAL                    ; 0                                    ; Untyped                                  ;
; C6_INITIAL                    ; 0                                    ; Untyped                                  ;
; C7_INITIAL                    ; 0                                    ; Untyped                                  ;
; C8_INITIAL                    ; 0                                    ; Untyped                                  ;
; C9_INITIAL                    ; 0                                    ; Untyped                                  ;
; C0_MODE                       ; BYPASS                               ; Untyped                                  ;
; C1_MODE                       ; BYPASS                               ; Untyped                                  ;
; C2_MODE                       ; BYPASS                               ; Untyped                                  ;
; C3_MODE                       ; BYPASS                               ; Untyped                                  ;
; C4_MODE                       ; BYPASS                               ; Untyped                                  ;
; C5_MODE                       ; BYPASS                               ; Untyped                                  ;
; C6_MODE                       ; BYPASS                               ; Untyped                                  ;
; C7_MODE                       ; BYPASS                               ; Untyped                                  ;
; C8_MODE                       ; BYPASS                               ; Untyped                                  ;
; C9_MODE                       ; BYPASS                               ; Untyped                                  ;
; C0_PH                         ; 0                                    ; Untyped                                  ;
; C1_PH                         ; 0                                    ; Untyped                                  ;
; C2_PH                         ; 0                                    ; Untyped                                  ;
; C3_PH                         ; 0                                    ; Untyped                                  ;
; C4_PH                         ; 0                                    ; Untyped                                  ;
; C5_PH                         ; 0                                    ; Untyped                                  ;
; C6_PH                         ; 0                                    ; Untyped                                  ;
; C7_PH                         ; 0                                    ; Untyped                                  ;
; C8_PH                         ; 0                                    ; Untyped                                  ;
; C9_PH                         ; 0                                    ; Untyped                                  ;
; L0_HIGH                       ; 1                                    ; Untyped                                  ;
; L1_HIGH                       ; 1                                    ; Untyped                                  ;
; G0_HIGH                       ; 1                                    ; Untyped                                  ;
; G1_HIGH                       ; 1                                    ; Untyped                                  ;
; G2_HIGH                       ; 1                                    ; Untyped                                  ;
; G3_HIGH                       ; 1                                    ; Untyped                                  ;
; E0_HIGH                       ; 1                                    ; Untyped                                  ;
; E1_HIGH                       ; 1                                    ; Untyped                                  ;
; E2_HIGH                       ; 1                                    ; Untyped                                  ;
; E3_HIGH                       ; 1                                    ; Untyped                                  ;
; L0_LOW                        ; 1                                    ; Untyped                                  ;
; L1_LOW                        ; 1                                    ; Untyped                                  ;
; G0_LOW                        ; 1                                    ; Untyped                                  ;
; G1_LOW                        ; 1                                    ; Untyped                                  ;
; G2_LOW                        ; 1                                    ; Untyped                                  ;
; G3_LOW                        ; 1                                    ; Untyped                                  ;
; E0_LOW                        ; 1                                    ; Untyped                                  ;
; E1_LOW                        ; 1                                    ; Untyped                                  ;
; E2_LOW                        ; 1                                    ; Untyped                                  ;
; E3_LOW                        ; 1                                    ; Untyped                                  ;
; L0_INITIAL                    ; 1                                    ; Untyped                                  ;
; L1_INITIAL                    ; 1                                    ; Untyped                                  ;
; G0_INITIAL                    ; 1                                    ; Untyped                                  ;
; G1_INITIAL                    ; 1                                    ; Untyped                                  ;
; G2_INITIAL                    ; 1                                    ; Untyped                                  ;
; G3_INITIAL                    ; 1                                    ; Untyped                                  ;
; E0_INITIAL                    ; 1                                    ; Untyped                                  ;
; E1_INITIAL                    ; 1                                    ; Untyped                                  ;
; E2_INITIAL                    ; 1                                    ; Untyped                                  ;
; E3_INITIAL                    ; 1                                    ; Untyped                                  ;
; L0_MODE                       ; BYPASS                               ; Untyped                                  ;
; L1_MODE                       ; BYPASS                               ; Untyped                                  ;
; G0_MODE                       ; BYPASS                               ; Untyped                                  ;
; G1_MODE                       ; BYPASS                               ; Untyped                                  ;
; G2_MODE                       ; BYPASS                               ; Untyped                                  ;
; G3_MODE                       ; BYPASS                               ; Untyped                                  ;
; E0_MODE                       ; BYPASS                               ; Untyped                                  ;
; E1_MODE                       ; BYPASS                               ; Untyped                                  ;
; E2_MODE                       ; BYPASS                               ; Untyped                                  ;
; E3_MODE                       ; BYPASS                               ; Untyped                                  ;
; L0_PH                         ; 0                                    ; Untyped                                  ;
; L1_PH                         ; 0                                    ; Untyped                                  ;
; G0_PH                         ; 0                                    ; Untyped                                  ;
; G1_PH                         ; 0                                    ; Untyped                                  ;
; G2_PH                         ; 0                                    ; Untyped                                  ;
; G3_PH                         ; 0                                    ; Untyped                                  ;
; E0_PH                         ; 0                                    ; Untyped                                  ;
; E1_PH                         ; 0                                    ; Untyped                                  ;
; E2_PH                         ; 0                                    ; Untyped                                  ;
; E3_PH                         ; 0                                    ; Untyped                                  ;
; M_PH                          ; 0                                    ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                                  ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                                   ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                                   ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                                   ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                                   ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                                   ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                                    ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                                    ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                                    ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                                   ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                                   ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                                   ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                                   ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                                   ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                                   ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                                    ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                            ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                                    ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                 ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                                 ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                                 ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                                    ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                         ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                            ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                            ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_ARESET                   ; PORT_USED                            ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_USED                            ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                          ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                    ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                                    ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                                    ; Untyped                                  ;
; CBXI_PARAMETER                ; pll_clock_gen_9mhz_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                 ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                                    ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                                    ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                    ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                  ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                         ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                               ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                  ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                  ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Glyph_Renderer:glyph_renderer_inst ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; MAX_NAME_LENGTH ; 10    ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                             ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                                                             ;
; WIDTH_A                            ; 8                           ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 880                         ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                           ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                             ;
; INIT_FILE                          ; ./ROM_File/font8x16_rom.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0oa1             ; Untyped                                                                                             ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tft_control:tft_control_inst ;
+------------------+------------+-------------------------------------------+
; Parameter Name   ; Value      ; Type                                      ;
+------------------+------------+-------------------------------------------+
; HORIZONTAL_SYNC  ; 0000101001 ; Unsigned Binary                           ;
; HORIZONTAL_BACK  ; 0000000010 ; Unsigned Binary                           ;
; HORIZONTAL_VALID ; 0111100000 ; Unsigned Binary                           ;
; HORIZONTAL_FRONT ; 0000000010 ; Unsigned Binary                           ;
; HORIZONTAL_TOTAL ; 1000001101 ; Unsigned Binary                           ;
; VERTICAL_SYNC    ; 0000001010 ; Unsigned Binary                           ;
; VERTICAL_BACK    ; 0000000010 ; Unsigned Binary                           ;
; VERTICAL_VALID   ; 0100010000 ; Unsigned Binary                           ;
; VERTICAL_FRONT   ; 0000000010 ; Unsigned Binary                           ;
; VERTICAL_TOTAL   ; 0100011110 ; Unsigned Binary                           ;
+------------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                  ;
; Entity Instance               ; pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                         ;
; Entity Instance                           ; Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 880                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Name_Manipulation:name_manipulation_inst"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; name_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 162                         ;
;     CLR               ; 40                          ;
;     CLR SCLR          ; 16                          ;
;     ENA CLR           ; 92                          ;
;     ENA CLR SCLR      ; 6                           ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 750                         ;
;     arith             ; 196                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 139                         ;
;     normal            ; 554                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 278                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 37.50                       ;
; Average LUT depth     ; 22.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Aug 15 23:45:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/top_file.v
    Info (12023): Found entity 1: top_file File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/tft_control.v
    Info (12023): Found entity 1: tft_control File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/glyph_renderer.v
    Info (12023): Found entity 1: Glyph_Renderer File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/name_manipulation.v
    Info (12023): Found entity 1: Name_Manipulation File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/pll/pll_clock_gen_9mhz.v
    Info (12023): Found entity 1: pll_clock_gen_9MHz File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL/pll_clock_gen_9MHz.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/rom_1-port/rom_all_characters_880x8.v
    Info (12023): Found entity 1: ROM_All_Characters_880x8 File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/pll_new/pll_clock_gen_9mhz.v
    Info (12023): Found entity 1: pll_clock_gen_9mhz File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(15): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(23): Parameter Declaration in module "Glyph_Renderer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(24): Parameter Declaration in module "Glyph_Renderer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 24
Info (12127): Elaborating entity "top_file" for the top level hierarchy
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:uart_rx_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 42
Warning (10230): Verilog HDL assignment warning at UART_RX.v(82): truncated value with size 32 to match size of target (4) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v Line: 82
Warning (10230): Verilog HDL assignment warning at UART_RX.v(97): truncated value with size 32 to match size of target (16) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v Line: 97
Info (12128): Elaborating entity "Name_Manipulation" for hierarchy "Name_Manipulation:name_manipulation_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 60
Warning (10230): Verilog HDL assignment warning at Name_Manipulation.v(37): truncated value with size 32 to match size of target (6) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 37
Warning (10230): Verilog HDL assignment warning at Name_Manipulation.v(62): truncated value with size 32 to match size of target (2) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 62
Warning (10230): Verilog HDL assignment warning at Name_Manipulation.v(65): truncated value with size 32 to match size of target (2) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 65
Warning (10230): Verilog HDL assignment warning at Name_Manipulation.v(70): truncated value with size 32 to match size of target (2) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 70
Warning (10230): Verilog HDL assignment warning at Name_Manipulation.v(74): truncated value with size 32 to match size of target (2) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v Line: 74
Info (12128): Elaborating entity "pll_clock_gen_9mhz" for hierarchy "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 76
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v Line: 103
Info (12133): Instantiated megafunction "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clock_gen_9mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clock_gen_9mhz_altpll.v
    Info (12023): Found entity 1: pll_clock_gen_9mhz_altpll File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clock_gen_9mhz_altpll" for hierarchy "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst|altpll:altpll_component|pll_clock_gen_9mhz_altpll:auto_generated" File: d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Glyph_Renderer" for hierarchy "Glyph_Renderer:glyph_renderer_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 93
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(34): truncated value with size 32 to match size of target (10) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 34
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(35): truncated value with size 32 to match size of target (10) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 35
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(94): truncated value with size 10 to match size of target (4) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 94
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(96): truncated value with size 32 to match size of target (4) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 96
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(82): truncated value with size 8 to match size of target (6) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 82
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(85): truncated value with size 8 to match size of target (6) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 85
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(102): truncated value with size 32 to match size of target (10) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 102
Warning (10230): Verilog HDL assignment warning at Glyph_Renderer.v(104): truncated value with size 32 to match size of target (3) File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 104
Info (12128): Elaborating entity "ROM_All_Characters_880x8" for hierarchy "Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v Line: 81
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v Line: 81
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ROM_File/font8x16_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "880"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0oa1.tdf
    Info (12023): Found entity 1: altsyncram_0oa1 File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/altsyncram_0oa1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0oa1" for hierarchy "Glyph_Renderer:glyph_renderer_inst|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst|altsyncram:altsyncram_component|altsyncram_0oa1:auto_generated" File: d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tft_control" for hierarchy "tft_control:tft_control_inst" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v Line: 110
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Glyph_Renderer:glyph_renderer_inst|Mod0" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Glyph_Renderer:glyph_renderer_inst|Div1" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Glyph_Renderer:glyph_renderer_inst|Div0" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Glyph_Renderer:glyph_renderer_inst|Mod1" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Glyph_Renderer:glyph_renderer_inst|Div2" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 104
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 36
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_ccm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_1nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 96
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div1" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_rim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_q6f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 94
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf
    Info (12023): Found entity 1: lpm_divide_9km File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_9km.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 37
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod1" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 104
Info (12133): Instantiated megafunction "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div2" with the following parameter: File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13000): Registers with preset signals will power-up high File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_4_result_int[3]~4" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 46
    Info (17048): Logic cell "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_4_result_int[2]~6" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 46
    Info (17048): Logic cell "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_4_result_int[1]~8" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 46
    Info (17048): Logic cell "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_3_result_int[2]~4" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 41
    Info (17048): Logic cell "Glyph_Renderer:glyph_renderer_inst|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_3_result_int[1]~6" File: D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf Line: 41
Info (144001): Generated suppressed messages file D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 874 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 841 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Fri Aug 15 23:46:01 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg.


