ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/stm32l1xx_hal_msp.c"
   1:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l1xx_hal_msp.c **** /**
   3:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l1xx_hal_msp.c ****   * @file         stm32l1xx_hal_msp.c
   5:Core/Src/stm32l1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l1xx_hal_msp.c ****   *
  10:Core/Src/stm32l1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l1xx_hal_msp.c ****   *
  13:Core/Src/stm32l1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l1xx_hal_msp.c ****   *
  17:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l1xx_hal_msp.c ****   */
  19:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l1xx_hal_msp.c **** 
  21:Core/Src/stm32l1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l1xx_hal_msp.c **** 
  24:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l1xx_hal_msp.c **** 
  26:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc;
  28:Core/Src/stm32l1xx_hal_msp.c **** 
  29:Core/Src/stm32l1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32l1xx_hal_msp.c **** 
  32:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 2


  33:Core/Src/stm32l1xx_hal_msp.c **** 
  34:Core/Src/stm32l1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32l1xx_hal_msp.c **** 
  37:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32l1xx_hal_msp.c **** 
  39:Core/Src/stm32l1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32l1xx_hal_msp.c **** 
  42:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32l1xx_hal_msp.c **** 
  44:Core/Src/stm32l1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32l1xx_hal_msp.c **** 
  47:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32l1xx_hal_msp.c **** 
  49:Core/Src/stm32l1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32l1xx_hal_msp.c **** 
  52:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32l1xx_hal_msp.c **** 
  54:Core/Src/stm32l1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32l1xx_hal_msp.c **** 
  57:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32l1xx_hal_msp.c **** 
  59:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32l1xx_hal_msp.c **** 
  61:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32l1xx_hal_msp.c **** 
  63:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32l1xx_hal_msp.c ****                                         /**
  65:Core/Src/stm32l1xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32l1xx_hal_msp.c ****   */
  67:Core/Src/stm32l1xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32l1xx_hal_msp.c **** {
  27              		.loc 1 68 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  69:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32l1xx_hal_msp.c **** 
  71:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32l1xx_hal_msp.c **** 
  73:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_COMP_CLK_ENABLE();
  38              		.loc 1 73 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 73 3 view .LVU2
  41              		.loc 1 73 3 view .LVU3
  42 0004 104B     		ldr	r3, .L3
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 3


  43 0006 5A6A     		ldr	r2, [r3, #36]
  44 0008 42F00042 		orr	r2, r2, #-2147483648
  45 000c 5A62     		str	r2, [r3, #36]
  46              		.loc 1 73 3 view .LVU4
  47 000e 5A6A     		ldr	r2, [r3, #36]
  48 0010 02F00042 		and	r2, r2, #-2147483648
  49 0014 0192     		str	r2, [sp, #4]
  50              		.loc 1 73 3 view .LVU5
  51 0016 019A     		ldr	r2, [sp, #4]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57              		.loc 1 74 3 view .LVU9
  58 0018 1A6A     		ldr	r2, [r3, #32]
  59 001a 42F00102 		orr	r2, r2, #1
  60 001e 1A62     		str	r2, [r3, #32]
  61              		.loc 1 74 3 view .LVU10
  62 0020 1A6A     		ldr	r2, [r3, #32]
  63 0022 02F00102 		and	r2, r2, #1
  64 0026 0292     		str	r2, [sp, #8]
  65              		.loc 1 74 3 view .LVU11
  66 0028 029A     		ldr	r2, [sp, #8]
  67              	.LBE3:
  68              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  69              		.loc 1 75 3 view .LVU13
  70              	.LBB4:
  71              		.loc 1 75 3 view .LVU14
  72              		.loc 1 75 3 view .LVU15
  73 002a 5A6A     		ldr	r2, [r3, #36]
  74 002c 42F08052 		orr	r2, r2, #268435456
  75 0030 5A62     		str	r2, [r3, #36]
  76              		.loc 1 75 3 view .LVU16
  77 0032 5B6A     		ldr	r3, [r3, #36]
  78 0034 03F08053 		and	r3, r3, #268435456
  79 0038 0393     		str	r3, [sp, #12]
  80              		.loc 1 75 3 view .LVU17
  81 003a 039B     		ldr	r3, [sp, #12]
  82              	.LBE4:
  83              		.loc 1 75 3 view .LVU18
  76:Core/Src/stm32l1xx_hal_msp.c **** 
  77:Core/Src/stm32l1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  84              		.loc 1 77 3 view .LVU19
  85 003c 0720     		movs	r0, #7
  86 003e FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  87              	.LVL0:
  78:Core/Src/stm32l1xx_hal_msp.c **** 
  79:Core/Src/stm32l1xx_hal_msp.c ****   /* System interrupt init*/
  80:Core/Src/stm32l1xx_hal_msp.c **** 
  81:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32l1xx_hal_msp.c **** 
  83:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32l1xx_hal_msp.c **** }
  88              		.loc 1 84 1 is_stmt 0 view .LVU20
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 4


  89 0042 05B0     		add	sp, sp, #20
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0044 5DF804FB 		ldr	pc, [sp], #4
  94              	.L4:
  95              		.align	2
  96              	.L3:
  97 0048 00380240 		.word	1073887232
  98              		.cfi_endproc
  99              	.LFE72:
 101              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 102              		.align	1
 103              		.global	HAL_ADC_MspInit
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	HAL_ADC_MspInit:
 109              	.LVL1:
 110              	.LFB73:
  85:Core/Src/stm32l1xx_hal_msp.c **** 
  86:Core/Src/stm32l1xx_hal_msp.c **** /**
  87:Core/Src/stm32l1xx_hal_msp.c **** * @brief ADC MSP Initialization
  88:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32l1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  90:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32l1xx_hal_msp.c **** */
  92:Core/Src/stm32l1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  93:Core/Src/stm32l1xx_hal_msp.c **** {
 111              		.loc 1 93 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 32
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		.loc 1 93 1 is_stmt 0 view .LVU22
 116 0000 10B5     		push	{r4, lr}
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 4, -8
 120              		.cfi_offset 14, -4
 121 0002 88B0     		sub	sp, sp, #32
 122              	.LCFI4:
 123              		.cfi_def_cfa_offset 40
  94:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 124              		.loc 1 94 3 is_stmt 1 view .LVU23
 125              		.loc 1 94 20 is_stmt 0 view .LVU24
 126 0004 0023     		movs	r3, #0
 127 0006 0393     		str	r3, [sp, #12]
 128 0008 0493     		str	r3, [sp, #16]
 129 000a 0593     		str	r3, [sp, #20]
 130 000c 0693     		str	r3, [sp, #24]
 131 000e 0793     		str	r3, [sp, #28]
  95:Core/Src/stm32l1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 132              		.loc 1 95 3 is_stmt 1 view .LVU25
 133              		.loc 1 95 10 is_stmt 0 view .LVU26
 134 0010 0268     		ldr	r2, [r0]
 135              		.loc 1 95 5 view .LVU27
 136 0012 234B     		ldr	r3, .L11
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 5


 137 0014 9A42     		cmp	r2, r3
 138 0016 01D0     		beq	.L9
 139              	.LVL2:
 140              	.L5:
  96:Core/Src/stm32l1xx_hal_msp.c ****   {
  97:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/stm32l1xx_hal_msp.c **** 
  99:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/stm32l1xx_hal_msp.c **** 
 103:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 105:Core/Src/stm32l1xx_hal_msp.c ****     PA0-WKUP1     ------> ADC_IN0
 106:Core/Src/stm32l1xx_hal_msp.c ****     PA1     ------> ADC_IN1
 107:Core/Src/stm32l1xx_hal_msp.c ****     */
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = POT_DROIT_Pin|POT_GAUCHE_Pin;
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 110:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32l1xx_hal_msp.c **** 
 113:Core/Src/stm32l1xx_hal_msp.c ****     /* ADC1 DMA Init */
 114:Core/Src/stm32l1xx_hal_msp.c ****     /* ADC Init */
 115:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Instance = DMA1_Channel1;
 116:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 117:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 118:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 119:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 120:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 121:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 122:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 123:Core/Src/stm32l1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 124:Core/Src/stm32l1xx_hal_msp.c ****     {
 125:Core/Src/stm32l1xx_hal_msp.c ****       Error_Handler();
 126:Core/Src/stm32l1xx_hal_msp.c ****     }
 127:Core/Src/stm32l1xx_hal_msp.c **** 
 128:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 129:Core/Src/stm32l1xx_hal_msp.c **** 
 130:Core/Src/stm32l1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 131:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 132:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 133:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 134:Core/Src/stm32l1xx_hal_msp.c **** 
 135:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 136:Core/Src/stm32l1xx_hal_msp.c ****   }
 137:Core/Src/stm32l1xx_hal_msp.c **** 
 138:Core/Src/stm32l1xx_hal_msp.c **** }
 141              		.loc 1 138 1 view .LVU28
 142 0018 08B0     		add	sp, sp, #32
 143              	.LCFI5:
 144              		.cfi_remember_state
 145              		.cfi_def_cfa_offset 8
 146              		@ sp needed
 147 001a 10BD     		pop	{r4, pc}
 148              	.LVL3:
 149              	.L9:
 150              	.LCFI6:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 6


 151              		.cfi_restore_state
 152              		.loc 1 138 1 view .LVU29
 153 001c 0446     		mov	r4, r0
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 154              		.loc 1 101 5 is_stmt 1 view .LVU30
 155              	.LBB5:
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 156              		.loc 1 101 5 view .LVU31
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 157              		.loc 1 101 5 view .LVU32
 158 001e 03F58A33 		add	r3, r3, #70656
 159 0022 1A6A     		ldr	r2, [r3, #32]
 160 0024 42F40072 		orr	r2, r2, #512
 161 0028 1A62     		str	r2, [r3, #32]
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 162              		.loc 1 101 5 view .LVU33
 163 002a 1A6A     		ldr	r2, [r3, #32]
 164 002c 02F40072 		and	r2, r2, #512
 165 0030 0192     		str	r2, [sp, #4]
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 166              		.loc 1 101 5 view .LVU34
 167 0032 019A     		ldr	r2, [sp, #4]
 168              	.LBE5:
 101:Core/Src/stm32l1xx_hal_msp.c **** 
 169              		.loc 1 101 5 view .LVU35
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 170              		.loc 1 103 5 view .LVU36
 171              	.LBB6:
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 172              		.loc 1 103 5 view .LVU37
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 173              		.loc 1 103 5 view .LVU38
 174 0034 DA69     		ldr	r2, [r3, #28]
 175 0036 42F00102 		orr	r2, r2, #1
 176 003a DA61     		str	r2, [r3, #28]
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 177              		.loc 1 103 5 view .LVU39
 178 003c DB69     		ldr	r3, [r3, #28]
 179 003e 03F00103 		and	r3, r3, #1
 180 0042 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 181              		.loc 1 103 5 view .LVU40
 182 0044 029B     		ldr	r3, [sp, #8]
 183              	.LBE6:
 103:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 184              		.loc 1 103 5 view .LVU41
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 185              		.loc 1 108 5 view .LVU42
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 186              		.loc 1 108 25 is_stmt 0 view .LVU43
 187 0046 0323     		movs	r3, #3
 188 0048 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 109 5 is_stmt 1 view .LVU44
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 109 26 is_stmt 0 view .LVU45
 191 004a 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 7


 110:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 110 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32l1xx_hal_msp.c **** 
 193              		.loc 1 111 5 view .LVU47
 194 004c 03A9     		add	r1, sp, #12
 195 004e 1548     		ldr	r0, .L11+4
 196              	.LVL4:
 111:Core/Src/stm32l1xx_hal_msp.c **** 
 197              		.loc 1 111 5 is_stmt 0 view .LVU48
 198 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 115:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 200              		.loc 1 115 5 is_stmt 1 view .LVU49
 115:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 201              		.loc 1 115 23 is_stmt 0 view .LVU50
 202 0054 1448     		ldr	r0, .L11+8
 203 0056 154B     		ldr	r3, .L11+12
 204 0058 0360     		str	r3, [r0]
 116:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 205              		.loc 1 116 5 is_stmt 1 view .LVU51
 116:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 206              		.loc 1 116 29 is_stmt 0 view .LVU52
 207 005a 0023     		movs	r3, #0
 208 005c 4360     		str	r3, [r0, #4]
 117:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 209              		.loc 1 117 5 is_stmt 1 view .LVU53
 117:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 210              		.loc 1 117 29 is_stmt 0 view .LVU54
 211 005e 8360     		str	r3, [r0, #8]
 118:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 212              		.loc 1 118 5 is_stmt 1 view .LVU55
 118:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 213              		.loc 1 118 26 is_stmt 0 view .LVU56
 214 0060 8023     		movs	r3, #128
 215 0062 C360     		str	r3, [r0, #12]
 119:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 216              		.loc 1 119 5 is_stmt 1 view .LVU57
 119:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 217              		.loc 1 119 39 is_stmt 0 view .LVU58
 218 0064 4FF48073 		mov	r3, #256
 219 0068 0361     		str	r3, [r0, #16]
 120:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 220              		.loc 1 120 5 is_stmt 1 view .LVU59
 120:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 221              		.loc 1 120 36 is_stmt 0 view .LVU60
 222 006a 4FF48063 		mov	r3, #1024
 223 006e 4361     		str	r3, [r0, #20]
 121:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 224              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32l1xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 225              		.loc 1 121 24 is_stmt 0 view .LVU62
 226 0070 2023     		movs	r3, #32
 227 0072 8361     		str	r3, [r0, #24]
 122:Core/Src/stm32l1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 228              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32l1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 229              		.loc 1 122 28 is_stmt 0 view .LVU64
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 8


 230 0074 4FF48053 		mov	r3, #4096
 231 0078 C361     		str	r3, [r0, #28]
 123:Core/Src/stm32l1xx_hal_msp.c ****     {
 232              		.loc 1 123 5 is_stmt 1 view .LVU65
 123:Core/Src/stm32l1xx_hal_msp.c ****     {
 233              		.loc 1 123 9 is_stmt 0 view .LVU66
 234 007a FFF7FEFF 		bl	HAL_DMA_Init
 235              	.LVL6:
 123:Core/Src/stm32l1xx_hal_msp.c ****     {
 236              		.loc 1 123 8 view .LVU67
 237 007e 58B9     		cbnz	r0, .L10
 238              	.L7:
 128:Core/Src/stm32l1xx_hal_msp.c **** 
 239              		.loc 1 128 5 is_stmt 1 view .LVU68
 128:Core/Src/stm32l1xx_hal_msp.c **** 
 240              		.loc 1 128 5 view .LVU69
 241 0080 094B     		ldr	r3, .L11+8
 242 0082 6364     		str	r3, [r4, #68]
 128:Core/Src/stm32l1xx_hal_msp.c **** 
 243              		.loc 1 128 5 view .LVU70
 244 0084 5C62     		str	r4, [r3, #36]
 128:Core/Src/stm32l1xx_hal_msp.c **** 
 245              		.loc 1 128 5 view .LVU71
 131:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 246              		.loc 1 131 5 view .LVU72
 247 0086 0022     		movs	r2, #0
 248 0088 1146     		mov	r1, r2
 249 008a 1220     		movs	r0, #18
 250 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 251              	.LVL7:
 132:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 252              		.loc 1 132 5 view .LVU73
 253 0090 1220     		movs	r0, #18
 254 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 255              	.LVL8:
 256              		.loc 1 138 1 is_stmt 0 view .LVU74
 257 0096 BFE7     		b	.L5
 258              	.L10:
 125:Core/Src/stm32l1xx_hal_msp.c ****     }
 259              		.loc 1 125 7 is_stmt 1 view .LVU75
 260 0098 FFF7FEFF 		bl	Error_Handler
 261              	.LVL9:
 262 009c F0E7     		b	.L7
 263              	.L12:
 264 009e 00BF     		.align	2
 265              	.L11:
 266 00a0 00240140 		.word	1073816576
 267 00a4 00000240 		.word	1073872896
 268 00a8 00000000 		.word	hdma_adc
 269 00ac 08600240 		.word	1073897480
 270              		.cfi_endproc
 271              	.LFE73:
 273              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 274              		.align	1
 275              		.global	HAL_ADC_MspDeInit
 276              		.syntax unified
 277              		.thumb
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 9


 278              		.thumb_func
 280              	HAL_ADC_MspDeInit:
 281              	.LVL10:
 282              	.LFB74:
 139:Core/Src/stm32l1xx_hal_msp.c **** 
 140:Core/Src/stm32l1xx_hal_msp.c **** /**
 141:Core/Src/stm32l1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 142:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 143:Core/Src/stm32l1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 144:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 145:Core/Src/stm32l1xx_hal_msp.c **** */
 146:Core/Src/stm32l1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 147:Core/Src/stm32l1xx_hal_msp.c **** {
 283              		.loc 1 147 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Core/Src/stm32l1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 287              		.loc 1 148 3 view .LVU77
 288              		.loc 1 148 10 is_stmt 0 view .LVU78
 289 0000 0268     		ldr	r2, [r0]
 290              		.loc 1 148 5 view .LVU79
 291 0002 0B4B     		ldr	r3, .L20
 292 0004 9A42     		cmp	r2, r3
 293 0006 00D0     		beq	.L19
 294 0008 7047     		bx	lr
 295              	.L19:
 147:Core/Src/stm32l1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 296              		.loc 1 147 1 view .LVU80
 297 000a 10B5     		push	{r4, lr}
 298              	.LCFI7:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 4, -8
 301              		.cfi_offset 14, -4
 302 000c 0446     		mov	r4, r0
 149:Core/Src/stm32l1xx_hal_msp.c ****   {
 150:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 151:Core/Src/stm32l1xx_hal_msp.c **** 
 152:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 153:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 154:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 303              		.loc 1 154 5 is_stmt 1 view .LVU81
 304 000e 094A     		ldr	r2, .L20+4
 305 0010 136A     		ldr	r3, [r2, #32]
 306 0012 23F40073 		bic	r3, r3, #512
 307 0016 1362     		str	r3, [r2, #32]
 155:Core/Src/stm32l1xx_hal_msp.c **** 
 156:Core/Src/stm32l1xx_hal_msp.c ****     /**ADC GPIO Configuration
 157:Core/Src/stm32l1xx_hal_msp.c ****     PA0-WKUP1     ------> ADC_IN0
 158:Core/Src/stm32l1xx_hal_msp.c ****     PA1     ------> ADC_IN1
 159:Core/Src/stm32l1xx_hal_msp.c ****     */
 160:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, POT_DROIT_Pin|POT_GAUCHE_Pin);
 308              		.loc 1 160 5 view .LVU82
 309 0018 0321     		movs	r1, #3
 310 001a 0748     		ldr	r0, .L20+8
 311              	.LVL11:
 312              		.loc 1 160 5 is_stmt 0 view .LVU83
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 10


 313 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 314              	.LVL12:
 161:Core/Src/stm32l1xx_hal_msp.c **** 
 162:Core/Src/stm32l1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 163:Core/Src/stm32l1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 315              		.loc 1 163 5 is_stmt 1 view .LVU84
 316 0020 606C     		ldr	r0, [r4, #68]
 317 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 318              	.LVL13:
 164:Core/Src/stm32l1xx_hal_msp.c **** 
 165:Core/Src/stm32l1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 166:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_IRQn);
 319              		.loc 1 166 5 view .LVU85
 320 0026 1220     		movs	r0, #18
 321 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 322              	.LVL14:
 167:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 168:Core/Src/stm32l1xx_hal_msp.c **** 
 169:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 170:Core/Src/stm32l1xx_hal_msp.c ****   }
 171:Core/Src/stm32l1xx_hal_msp.c **** 
 172:Core/Src/stm32l1xx_hal_msp.c **** }
 323              		.loc 1 172 1 is_stmt 0 view .LVU86
 324 002c 10BD     		pop	{r4, pc}
 325              	.LVL15:
 326              	.L21:
 327              		.loc 1 172 1 view .LVU87
 328 002e 00BF     		.align	2
 329              	.L20:
 330 0030 00240140 		.word	1073816576
 331 0034 00380240 		.word	1073887232
 332 0038 00000240 		.word	1073872896
 333              		.cfi_endproc
 334              	.LFE74:
 336              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 337              		.align	1
 338              		.global	HAL_TIM_Base_MspInit
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	HAL_TIM_Base_MspInit:
 344              	.LVL16:
 345              	.LFB75:
 173:Core/Src/stm32l1xx_hal_msp.c **** 
 174:Core/Src/stm32l1xx_hal_msp.c **** /**
 175:Core/Src/stm32l1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 176:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 177:Core/Src/stm32l1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 178:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 179:Core/Src/stm32l1xx_hal_msp.c **** */
 180:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 181:Core/Src/stm32l1xx_hal_msp.c **** {
 346              		.loc 1 181 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 8
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 182:Core/Src/stm32l1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 11


 350              		.loc 1 182 3 view .LVU89
 351              		.loc 1 182 15 is_stmt 0 view .LVU90
 352 0000 0368     		ldr	r3, [r0]
 353              		.loc 1 182 5 view .LVU91
 354 0002 B3F1804F 		cmp	r3, #1073741824
 355 0006 00D0     		beq	.L28
 356 0008 7047     		bx	lr
 357              	.L28:
 181:Core/Src/stm32l1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 358              		.loc 1 181 1 view .LVU92
 359 000a 00B5     		push	{lr}
 360              	.LCFI8:
 361              		.cfi_def_cfa_offset 4
 362              		.cfi_offset 14, -4
 363 000c 83B0     		sub	sp, sp, #12
 364              	.LCFI9:
 365              		.cfi_def_cfa_offset 16
 183:Core/Src/stm32l1xx_hal_msp.c ****   {
 184:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 185:Core/Src/stm32l1xx_hal_msp.c **** 
 186:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 187:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
 188:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 366              		.loc 1 188 5 is_stmt 1 view .LVU93
 367              	.LBB7:
 368              		.loc 1 188 5 view .LVU94
 369              		.loc 1 188 5 view .LVU95
 370 000e 03F50E33 		add	r3, r3, #145408
 371 0012 5A6A     		ldr	r2, [r3, #36]
 372 0014 42F00102 		orr	r2, r2, #1
 373 0018 5A62     		str	r2, [r3, #36]
 374              		.loc 1 188 5 view .LVU96
 375 001a 5B6A     		ldr	r3, [r3, #36]
 376 001c 03F00103 		and	r3, r3, #1
 377 0020 0193     		str	r3, [sp, #4]
 378              		.loc 1 188 5 view .LVU97
 379 0022 019B     		ldr	r3, [sp, #4]
 380              	.LBE7:
 381              		.loc 1 188 5 view .LVU98
 189:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 190:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 382              		.loc 1 190 5 view .LVU99
 383 0024 0022     		movs	r2, #0
 384 0026 1146     		mov	r1, r2
 385 0028 1C20     		movs	r0, #28
 386              	.LVL17:
 387              		.loc 1 190 5 is_stmt 0 view .LVU100
 388 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 389              	.LVL18:
 191:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 390              		.loc 1 191 5 is_stmt 1 view .LVU101
 391 002e 1C20     		movs	r0, #28
 392 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 393              	.LVL19:
 192:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 193:Core/Src/stm32l1xx_hal_msp.c **** 
 194:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 12


 195:Core/Src/stm32l1xx_hal_msp.c ****   }
 196:Core/Src/stm32l1xx_hal_msp.c **** 
 197:Core/Src/stm32l1xx_hal_msp.c **** }
 394              		.loc 1 197 1 is_stmt 0 view .LVU102
 395 0034 03B0     		add	sp, sp, #12
 396              	.LCFI10:
 397              		.cfi_def_cfa_offset 4
 398              		@ sp needed
 399 0036 5DF804FB 		ldr	pc, [sp], #4
 400              		.cfi_endproc
 401              	.LFE75:
 403              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 404              		.align	1
 405              		.global	HAL_TIM_PWM_MspInit
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 410              	HAL_TIM_PWM_MspInit:
 411              	.LVL20:
 412              	.LFB76:
 198:Core/Src/stm32l1xx_hal_msp.c **** 
 199:Core/Src/stm32l1xx_hal_msp.c **** /**
 200:Core/Src/stm32l1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 201:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 202:Core/Src/stm32l1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 203:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 204:Core/Src/stm32l1xx_hal_msp.c **** */
 205:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 206:Core/Src/stm32l1xx_hal_msp.c **** {
 413              		.loc 1 206 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		.loc 1 206 1 is_stmt 0 view .LVU104
 418 0000 00B5     		push	{lr}
 419              	.LCFI11:
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 14, -4
 422 0002 83B0     		sub	sp, sp, #12
 423              	.LCFI12:
 424              		.cfi_def_cfa_offset 16
 207:Core/Src/stm32l1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM9)
 425              		.loc 1 207 3 is_stmt 1 view .LVU105
 426              		.loc 1 207 14 is_stmt 0 view .LVU106
 427 0004 0368     		ldr	r3, [r0]
 428              		.loc 1 207 5 view .LVU107
 429 0006 174A     		ldr	r2, .L35
 430 0008 9342     		cmp	r3, r2
 431 000a 05D0     		beq	.L33
 208:Core/Src/stm32l1xx_hal_msp.c ****   {
 209:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 210:Core/Src/stm32l1xx_hal_msp.c **** 
 211:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 0 */
 212:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
 213:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 214:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 215:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM9_IRQn, 0, 0);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 13


 216:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM9_IRQn);
 217:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 218:Core/Src/stm32l1xx_hal_msp.c **** 
 219:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 1 */
 220:Core/Src/stm32l1xx_hal_msp.c ****   }
 221:Core/Src/stm32l1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM11)
 432              		.loc 1 221 8 is_stmt 1 view .LVU108
 433              		.loc 1 221 10 is_stmt 0 view .LVU109
 434 000c 164A     		ldr	r2, .L35+4
 435 000e 9342     		cmp	r3, r2
 436 0010 15D0     		beq	.L34
 437              	.LVL21:
 438              	.L29:
 222:Core/Src/stm32l1xx_hal_msp.c ****   {
 223:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 224:Core/Src/stm32l1xx_hal_msp.c **** 
 225:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 0 */
 226:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
 227:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 228:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 229:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM11_IRQn, 0, 0);
 230:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM11_IRQn);
 231:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 232:Core/Src/stm32l1xx_hal_msp.c **** 
 233:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 1 */
 234:Core/Src/stm32l1xx_hal_msp.c ****   }
 235:Core/Src/stm32l1xx_hal_msp.c **** 
 236:Core/Src/stm32l1xx_hal_msp.c **** }
 439              		.loc 1 236 1 view .LVU110
 440 0012 03B0     		add	sp, sp, #12
 441              	.LCFI13:
 442              		.cfi_remember_state
 443              		.cfi_def_cfa_offset 4
 444              		@ sp needed
 445 0014 5DF804FB 		ldr	pc, [sp], #4
 446              	.LVL22:
 447              	.L33:
 448              	.LCFI14:
 449              		.cfi_restore_state
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 450              		.loc 1 213 5 is_stmt 1 view .LVU111
 451              	.LBB8:
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 452              		.loc 1 213 5 view .LVU112
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 453              		.loc 1 213 5 view .LVU113
 454 0018 144B     		ldr	r3, .L35+8
 455 001a 1A6A     		ldr	r2, [r3, #32]
 456 001c 42F00402 		orr	r2, r2, #4
 457 0020 1A62     		str	r2, [r3, #32]
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 458              		.loc 1 213 5 view .LVU114
 459 0022 1B6A     		ldr	r3, [r3, #32]
 460 0024 03F00403 		and	r3, r3, #4
 461 0028 0093     		str	r3, [sp]
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 462              		.loc 1 213 5 view .LVU115
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 14


 463 002a 009B     		ldr	r3, [sp]
 464              	.LBE8:
 213:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt Init */
 465              		.loc 1 213 5 view .LVU116
 215:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM9_IRQn);
 466              		.loc 1 215 5 view .LVU117
 467 002c 0022     		movs	r2, #0
 468 002e 1146     		mov	r1, r2
 469 0030 1920     		movs	r0, #25
 470              	.LVL23:
 215:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM9_IRQn);
 471              		.loc 1 215 5 is_stmt 0 view .LVU118
 472 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 473              	.LVL24:
 216:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 474              		.loc 1 216 5 is_stmt 1 view .LVU119
 475 0036 1920     		movs	r0, #25
 476 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 477              	.LVL25:
 478 003c E9E7     		b	.L29
 479              	.LVL26:
 480              	.L34:
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 481              		.loc 1 227 5 view .LVU120
 482              	.LBB9:
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 483              		.loc 1 227 5 view .LVU121
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 484              		.loc 1 227 5 view .LVU122
 485 003e 0B4B     		ldr	r3, .L35+8
 486 0040 1A6A     		ldr	r2, [r3, #32]
 487 0042 42F01002 		orr	r2, r2, #16
 488 0046 1A62     		str	r2, [r3, #32]
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 489              		.loc 1 227 5 view .LVU123
 490 0048 1B6A     		ldr	r3, [r3, #32]
 491 004a 03F01003 		and	r3, r3, #16
 492 004e 0193     		str	r3, [sp, #4]
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 493              		.loc 1 227 5 view .LVU124
 494 0050 019B     		ldr	r3, [sp, #4]
 495              	.LBE9:
 227:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt Init */
 496              		.loc 1 227 5 view .LVU125
 229:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM11_IRQn);
 497              		.loc 1 229 5 view .LVU126
 498 0052 0022     		movs	r2, #0
 499 0054 1146     		mov	r1, r2
 500 0056 1B20     		movs	r0, #27
 501              	.LVL27:
 229:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM11_IRQn);
 502              		.loc 1 229 5 is_stmt 0 view .LVU127
 503 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 504              	.LVL28:
 230:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 505              		.loc 1 230 5 is_stmt 1 view .LVU128
 506 005c 1B20     		movs	r0, #27
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 15


 507 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 508              	.LVL29:
 509              		.loc 1 236 1 is_stmt 0 view .LVU129
 510 0062 D6E7     		b	.L29
 511              	.L36:
 512              		.align	2
 513              	.L35:
 514 0064 00080140 		.word	1073809408
 515 0068 00100140 		.word	1073811456
 516 006c 00380240 		.word	1073887232
 517              		.cfi_endproc
 518              	.LFE76:
 520              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 521              		.align	1
 522              		.global	HAL_TIM_MspPostInit
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	HAL_TIM_MspPostInit:
 528              	.LVL30:
 529              	.LFB77:
 237:Core/Src/stm32l1xx_hal_msp.c **** 
 238:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 239:Core/Src/stm32l1xx_hal_msp.c **** {
 530              		.loc 1 239 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 32
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		.loc 1 239 1 is_stmt 0 view .LVU131
 535 0000 00B5     		push	{lr}
 536              	.LCFI15:
 537              		.cfi_def_cfa_offset 4
 538              		.cfi_offset 14, -4
 539 0002 89B0     		sub	sp, sp, #36
 540              	.LCFI16:
 541              		.cfi_def_cfa_offset 40
 240:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 542              		.loc 1 240 3 is_stmt 1 view .LVU132
 543              		.loc 1 240 20 is_stmt 0 view .LVU133
 544 0004 0023     		movs	r3, #0
 545 0006 0393     		str	r3, [sp, #12]
 546 0008 0493     		str	r3, [sp, #16]
 547 000a 0593     		str	r3, [sp, #20]
 548 000c 0693     		str	r3, [sp, #24]
 549 000e 0793     		str	r3, [sp, #28]
 241:Core/Src/stm32l1xx_hal_msp.c ****   if(htim->Instance==TIM9)
 550              		.loc 1 241 3 is_stmt 1 view .LVU134
 551              		.loc 1 241 10 is_stmt 0 view .LVU135
 552 0010 0368     		ldr	r3, [r0]
 553              		.loc 1 241 5 view .LVU136
 554 0012 1A4A     		ldr	r2, .L43
 555 0014 9342     		cmp	r3, r2
 556 0016 05D0     		beq	.L41
 242:Core/Src/stm32l1xx_hal_msp.c ****   {
 243:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 244:Core/Src/stm32l1xx_hal_msp.c **** 
 245:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspPostInit 0 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 16


 246:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 247:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 248:Core/Src/stm32l1xx_hal_msp.c ****     PB14     ------> TIM9_CH2
 249:Core/Src/stm32l1xx_hal_msp.c ****     */
 250:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_6_Pin;
 251:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 253:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 255:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 256:Core/Src/stm32l1xx_hal_msp.c **** 
 257:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 258:Core/Src/stm32l1xx_hal_msp.c **** 
 259:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspPostInit 1 */
 260:Core/Src/stm32l1xx_hal_msp.c ****   }
 261:Core/Src/stm32l1xx_hal_msp.c ****   else if(htim->Instance==TIM11)
 557              		.loc 1 261 8 is_stmt 1 view .LVU137
 558              		.loc 1 261 10 is_stmt 0 view .LVU138
 559 0018 194A     		ldr	r2, .L43+4
 560 001a 9342     		cmp	r3, r2
 561 001c 18D0     		beq	.L42
 562              	.LVL31:
 563              	.L37:
 262:Core/Src/stm32l1xx_hal_msp.c ****   {
 263:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspPostInit 0 */
 264:Core/Src/stm32l1xx_hal_msp.c **** 
 265:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspPostInit 0 */
 266:Core/Src/stm32l1xx_hal_msp.c **** 
 267:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 268:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 269:Core/Src/stm32l1xx_hal_msp.c ****     PB15     ------> TIM11_CH1
 270:Core/Src/stm32l1xx_hal_msp.c ****     */
 271:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_7_Pin;
 272:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 276:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 277:Core/Src/stm32l1xx_hal_msp.c **** 
 278:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspPostInit 1 */
 279:Core/Src/stm32l1xx_hal_msp.c **** 
 280:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspPostInit 1 */
 281:Core/Src/stm32l1xx_hal_msp.c ****   }
 282:Core/Src/stm32l1xx_hal_msp.c **** 
 283:Core/Src/stm32l1xx_hal_msp.c **** }
 564              		.loc 1 283 1 view .LVU139
 565 001e 09B0     		add	sp, sp, #36
 566              	.LCFI17:
 567              		.cfi_remember_state
 568              		.cfi_def_cfa_offset 4
 569              		@ sp needed
 570 0020 5DF804FB 		ldr	pc, [sp], #4
 571              	.LVL32:
 572              	.L41:
 573              	.LCFI18:
 574              		.cfi_restore_state
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 17


 575              		.loc 1 246 5 is_stmt 1 view .LVU140
 576              	.LBB10:
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 577              		.loc 1 246 5 view .LVU141
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 578              		.loc 1 246 5 view .LVU142
 579 0024 174B     		ldr	r3, .L43+8
 580 0026 DA69     		ldr	r2, [r3, #28]
 581 0028 42F00202 		orr	r2, r2, #2
 582 002c DA61     		str	r2, [r3, #28]
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 583              		.loc 1 246 5 view .LVU143
 584 002e DB69     		ldr	r3, [r3, #28]
 585 0030 03F00203 		and	r3, r3, #2
 586 0034 0193     		str	r3, [sp, #4]
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 587              		.loc 1 246 5 view .LVU144
 588 0036 019B     		ldr	r3, [sp, #4]
 589              	.LBE10:
 246:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 590              		.loc 1 246 5 view .LVU145
 250:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 591              		.loc 1 250 5 view .LVU146
 250:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 592              		.loc 1 250 25 is_stmt 0 view .LVU147
 593 0038 4FF48043 		mov	r3, #16384
 594 003c 0393     		str	r3, [sp, #12]
 251:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 595              		.loc 1 251 5 is_stmt 1 view .LVU148
 251:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 596              		.loc 1 251 26 is_stmt 0 view .LVU149
 597 003e 0223     		movs	r3, #2
 598 0040 0493     		str	r3, [sp, #16]
 252:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 599              		.loc 1 252 5 is_stmt 1 view .LVU150
 253:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 600              		.loc 1 253 5 view .LVU151
 254:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 601              		.loc 1 254 5 view .LVU152
 254:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 602              		.loc 1 254 31 is_stmt 0 view .LVU153
 603 0042 0323     		movs	r3, #3
 604 0044 0793     		str	r3, [sp, #28]
 255:Core/Src/stm32l1xx_hal_msp.c **** 
 605              		.loc 1 255 5 is_stmt 1 view .LVU154
 606 0046 03A9     		add	r1, sp, #12
 607 0048 0F48     		ldr	r0, .L43+12
 608              	.LVL33:
 255:Core/Src/stm32l1xx_hal_msp.c **** 
 609              		.loc 1 255 5 is_stmt 0 view .LVU155
 610 004a FFF7FEFF 		bl	HAL_GPIO_Init
 611              	.LVL34:
 612 004e E6E7     		b	.L37
 613              	.LVL35:
 614              	.L42:
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 615              		.loc 1 267 5 is_stmt 1 view .LVU156
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 18


 616              	.LBB11:
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 617              		.loc 1 267 5 view .LVU157
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 618              		.loc 1 267 5 view .LVU158
 619 0050 0C4B     		ldr	r3, .L43+8
 620 0052 DA69     		ldr	r2, [r3, #28]
 621 0054 42F00202 		orr	r2, r2, #2
 622 0058 DA61     		str	r2, [r3, #28]
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 623              		.loc 1 267 5 view .LVU159
 624 005a DB69     		ldr	r3, [r3, #28]
 625 005c 03F00203 		and	r3, r3, #2
 626 0060 0293     		str	r3, [sp, #8]
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 627              		.loc 1 267 5 view .LVU160
 628 0062 029B     		ldr	r3, [sp, #8]
 629              	.LBE11:
 267:Core/Src/stm32l1xx_hal_msp.c ****     /**TIM11 GPIO Configuration
 630              		.loc 1 267 5 view .LVU161
 271:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 631              		.loc 1 271 5 view .LVU162
 271:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632              		.loc 1 271 25 is_stmt 0 view .LVU163
 633 0064 4FF40043 		mov	r3, #32768
 634 0068 0393     		str	r3, [sp, #12]
 272:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 635              		.loc 1 272 5 is_stmt 1 view .LVU164
 272:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 636              		.loc 1 272 26 is_stmt 0 view .LVU165
 637 006a 0223     		movs	r3, #2
 638 006c 0493     		str	r3, [sp, #16]
 273:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 639              		.loc 1 273 5 is_stmt 1 view .LVU166
 274:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 640              		.loc 1 274 5 view .LVU167
 275:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 641              		.loc 1 275 5 view .LVU168
 275:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 642              		.loc 1 275 31 is_stmt 0 view .LVU169
 643 006e 0323     		movs	r3, #3
 644 0070 0793     		str	r3, [sp, #28]
 276:Core/Src/stm32l1xx_hal_msp.c **** 
 645              		.loc 1 276 5 is_stmt 1 view .LVU170
 646 0072 03A9     		add	r1, sp, #12
 647 0074 0448     		ldr	r0, .L43+12
 648              	.LVL36:
 276:Core/Src/stm32l1xx_hal_msp.c **** 
 649              		.loc 1 276 5 is_stmt 0 view .LVU171
 650 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 651              	.LVL37:
 652              		.loc 1 283 1 view .LVU172
 653 007a D0E7     		b	.L37
 654              	.L44:
 655              		.align	2
 656              	.L43:
 657 007c 00080140 		.word	1073809408
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 19


 658 0080 00100140 		.word	1073811456
 659 0084 00380240 		.word	1073887232
 660 0088 00040240 		.word	1073873920
 661              		.cfi_endproc
 662              	.LFE77:
 664              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 665              		.align	1
 666              		.global	HAL_TIM_Base_MspDeInit
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 671              	HAL_TIM_Base_MspDeInit:
 672              	.LVL38:
 673              	.LFB78:
 284:Core/Src/stm32l1xx_hal_msp.c **** /**
 285:Core/Src/stm32l1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 286:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 287:Core/Src/stm32l1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 288:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 289:Core/Src/stm32l1xx_hal_msp.c **** */
 290:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 291:Core/Src/stm32l1xx_hal_msp.c **** {
 674              		.loc 1 291 1 is_stmt 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 0
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678              		.loc 1 291 1 is_stmt 0 view .LVU174
 679 0000 08B5     		push	{r3, lr}
 680              	.LCFI19:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 3, -8
 683              		.cfi_offset 14, -4
 292:Core/Src/stm32l1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 684              		.loc 1 292 3 is_stmt 1 view .LVU175
 685              		.loc 1 292 15 is_stmt 0 view .LVU176
 686 0002 0368     		ldr	r3, [r0]
 687              		.loc 1 292 5 view .LVU177
 688 0004 B3F1804F 		cmp	r3, #1073741824
 689 0008 00D0     		beq	.L48
 690              	.LVL39:
 691              	.L45:
 293:Core/Src/stm32l1xx_hal_msp.c ****   {
 294:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 295:Core/Src/stm32l1xx_hal_msp.c **** 
 296:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 297:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 298:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 299:Core/Src/stm32l1xx_hal_msp.c **** 
 300:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 301:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 302:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 303:Core/Src/stm32l1xx_hal_msp.c **** 
 304:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 305:Core/Src/stm32l1xx_hal_msp.c ****   }
 306:Core/Src/stm32l1xx_hal_msp.c **** 
 307:Core/Src/stm32l1xx_hal_msp.c **** }
 692              		.loc 1 307 1 view .LVU178
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 20


 693 000a 08BD     		pop	{r3, pc}
 694              	.LVL40:
 695              	.L48:
 298:Core/Src/stm32l1xx_hal_msp.c **** 
 696              		.loc 1 298 5 is_stmt 1 view .LVU179
 697 000c 044A     		ldr	r2, .L49
 698 000e 536A     		ldr	r3, [r2, #36]
 699 0010 23F00103 		bic	r3, r3, #1
 700 0014 5362     		str	r3, [r2, #36]
 301:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 701              		.loc 1 301 5 view .LVU180
 702 0016 1C20     		movs	r0, #28
 703              	.LVL41:
 301:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 704              		.loc 1 301 5 is_stmt 0 view .LVU181
 705 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 706              	.LVL42:
 707              		.loc 1 307 1 view .LVU182
 708 001c F5E7     		b	.L45
 709              	.L50:
 710 001e 00BF     		.align	2
 711              	.L49:
 712 0020 00380240 		.word	1073887232
 713              		.cfi_endproc
 714              	.LFE78:
 716              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 717              		.align	1
 718              		.global	HAL_TIM_PWM_MspDeInit
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	HAL_TIM_PWM_MspDeInit:
 724              	.LVL43:
 725              	.LFB79:
 308:Core/Src/stm32l1xx_hal_msp.c **** 
 309:Core/Src/stm32l1xx_hal_msp.c **** /**
 310:Core/Src/stm32l1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 311:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 312:Core/Src/stm32l1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 313:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 314:Core/Src/stm32l1xx_hal_msp.c **** */
 315:Core/Src/stm32l1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 316:Core/Src/stm32l1xx_hal_msp.c **** {
 726              		.loc 1 316 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		.loc 1 316 1 is_stmt 0 view .LVU184
 731 0000 08B5     		push	{r3, lr}
 732              	.LCFI20:
 733              		.cfi_def_cfa_offset 8
 734              		.cfi_offset 3, -8
 735              		.cfi_offset 14, -4
 317:Core/Src/stm32l1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM9)
 736              		.loc 1 317 3 is_stmt 1 view .LVU185
 737              		.loc 1 317 14 is_stmt 0 view .LVU186
 738 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 21


 739              		.loc 1 317 5 view .LVU187
 740 0004 0D4A     		ldr	r2, .L57
 741 0006 9342     		cmp	r3, r2
 742 0008 03D0     		beq	.L55
 318:Core/Src/stm32l1xx_hal_msp.c ****   {
 319:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 320:Core/Src/stm32l1xx_hal_msp.c **** 
 321:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 322:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 323:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 324:Core/Src/stm32l1xx_hal_msp.c **** 
 325:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM9 interrupt DeInit */
 326:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM9_IRQn);
 327:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 328:Core/Src/stm32l1xx_hal_msp.c **** 
 329:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 330:Core/Src/stm32l1xx_hal_msp.c ****   }
 331:Core/Src/stm32l1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM11)
 743              		.loc 1 331 8 is_stmt 1 view .LVU188
 744              		.loc 1 331 10 is_stmt 0 view .LVU189
 745 000a 0D4A     		ldr	r2, .L57+4
 746 000c 9342     		cmp	r3, r2
 747 000e 0AD0     		beq	.L56
 748              	.LVL44:
 749              	.L51:
 332:Core/Src/stm32l1xx_hal_msp.c ****   {
 333:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 334:Core/Src/stm32l1xx_hal_msp.c **** 
 335:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 336:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 337:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 338:Core/Src/stm32l1xx_hal_msp.c **** 
 339:Core/Src/stm32l1xx_hal_msp.c ****     /* TIM11 interrupt DeInit */
 340:Core/Src/stm32l1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM11_IRQn);
 341:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 342:Core/Src/stm32l1xx_hal_msp.c **** 
 343:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 344:Core/Src/stm32l1xx_hal_msp.c ****   }
 345:Core/Src/stm32l1xx_hal_msp.c **** 
 346:Core/Src/stm32l1xx_hal_msp.c **** }
 750              		.loc 1 346 1 view .LVU190
 751 0010 08BD     		pop	{r3, pc}
 752              	.LVL45:
 753              	.L55:
 323:Core/Src/stm32l1xx_hal_msp.c **** 
 754              		.loc 1 323 5 is_stmt 1 view .LVU191
 755 0012 02F59832 		add	r2, r2, #77824
 756 0016 136A     		ldr	r3, [r2, #32]
 757 0018 23F00403 		bic	r3, r3, #4
 758 001c 1362     		str	r3, [r2, #32]
 326:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 759              		.loc 1 326 5 view .LVU192
 760 001e 1920     		movs	r0, #25
 761              	.LVL46:
 326:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 762              		.loc 1 326 5 is_stmt 0 view .LVU193
 763 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 22


 764              	.LVL47:
 765 0024 F4E7     		b	.L51
 766              	.LVL48:
 767              	.L56:
 337:Core/Src/stm32l1xx_hal_msp.c **** 
 768              		.loc 1 337 5 is_stmt 1 view .LVU194
 769 0026 02F59432 		add	r2, r2, #75776
 770 002a 136A     		ldr	r3, [r2, #32]
 771 002c 23F01003 		bic	r3, r3, #16
 772 0030 1362     		str	r3, [r2, #32]
 340:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 773              		.loc 1 340 5 view .LVU195
 774 0032 1B20     		movs	r0, #27
 775              	.LVL49:
 340:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 776              		.loc 1 340 5 is_stmt 0 view .LVU196
 777 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 778              	.LVL50:
 779              		.loc 1 346 1 view .LVU197
 780 0038 EAE7     		b	.L51
 781              	.L58:
 782 003a 00BF     		.align	2
 783              	.L57:
 784 003c 00080140 		.word	1073809408
 785 0040 00100140 		.word	1073811456
 786              		.cfi_endproc
 787              	.LFE79:
 789              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 790              		.align	1
 791              		.global	HAL_UART_MspInit
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	HAL_UART_MspInit:
 797              	.LVL51:
 798              	.LFB80:
 347:Core/Src/stm32l1xx_hal_msp.c **** 
 348:Core/Src/stm32l1xx_hal_msp.c **** /**
 349:Core/Src/stm32l1xx_hal_msp.c **** * @brief UART MSP Initialization
 350:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 351:Core/Src/stm32l1xx_hal_msp.c **** * @param huart: UART handle pointer
 352:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 353:Core/Src/stm32l1xx_hal_msp.c **** */
 354:Core/Src/stm32l1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 355:Core/Src/stm32l1xx_hal_msp.c **** {
 799              		.loc 1 355 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 32
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		.loc 1 355 1 is_stmt 0 view .LVU199
 804 0000 00B5     		push	{lr}
 805              	.LCFI21:
 806              		.cfi_def_cfa_offset 4
 807              		.cfi_offset 14, -4
 808 0002 89B0     		sub	sp, sp, #36
 809              	.LCFI22:
 810              		.cfi_def_cfa_offset 40
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 23


 356:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 811              		.loc 1 356 3 is_stmt 1 view .LVU200
 812              		.loc 1 356 20 is_stmt 0 view .LVU201
 813 0004 0023     		movs	r3, #0
 814 0006 0393     		str	r3, [sp, #12]
 815 0008 0493     		str	r3, [sp, #16]
 816 000a 0593     		str	r3, [sp, #20]
 817 000c 0693     		str	r3, [sp, #24]
 818 000e 0793     		str	r3, [sp, #28]
 357:Core/Src/stm32l1xx_hal_msp.c ****   if(huart->Instance==USART2)
 819              		.loc 1 357 3 is_stmt 1 view .LVU202
 820              		.loc 1 357 11 is_stmt 0 view .LVU203
 821 0010 0268     		ldr	r2, [r0]
 822              		.loc 1 357 5 view .LVU204
 823 0012 134B     		ldr	r3, .L63
 824 0014 9A42     		cmp	r2, r3
 825 0016 02D0     		beq	.L62
 826              	.LVL52:
 827              	.L59:
 358:Core/Src/stm32l1xx_hal_msp.c ****   {
 359:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 360:Core/Src/stm32l1xx_hal_msp.c **** 
 361:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 362:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
 363:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 364:Core/Src/stm32l1xx_hal_msp.c **** 
 365:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 366:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 367:Core/Src/stm32l1xx_hal_msp.c ****     PA2     ------> USART2_TX
 368:Core/Src/stm32l1xx_hal_msp.c ****     PA3     ------> USART2_RX
 369:Core/Src/stm32l1xx_hal_msp.c ****     */
 370:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 371:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 372:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 374:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 375:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 376:Core/Src/stm32l1xx_hal_msp.c **** 
 377:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 378:Core/Src/stm32l1xx_hal_msp.c **** 
 379:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 380:Core/Src/stm32l1xx_hal_msp.c ****   }
 381:Core/Src/stm32l1xx_hal_msp.c **** 
 382:Core/Src/stm32l1xx_hal_msp.c **** }
 828              		.loc 1 382 1 view .LVU205
 829 0018 09B0     		add	sp, sp, #36
 830              	.LCFI23:
 831              		.cfi_remember_state
 832              		.cfi_def_cfa_offset 4
 833              		@ sp needed
 834 001a 5DF804FB 		ldr	pc, [sp], #4
 835              	.LVL53:
 836              	.L62:
 837              	.LCFI24:
 838              		.cfi_restore_state
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 839              		.loc 1 363 5 is_stmt 1 view .LVU206
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 24


 840              	.LBB12:
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 841              		.loc 1 363 5 view .LVU207
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 842              		.loc 1 363 5 view .LVU208
 843 001e 03F5FA33 		add	r3, r3, #128000
 844 0022 5A6A     		ldr	r2, [r3, #36]
 845 0024 42F40032 		orr	r2, r2, #131072
 846 0028 5A62     		str	r2, [r3, #36]
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 847              		.loc 1 363 5 view .LVU209
 848 002a 5A6A     		ldr	r2, [r3, #36]
 849 002c 02F40032 		and	r2, r2, #131072
 850 0030 0192     		str	r2, [sp, #4]
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 851              		.loc 1 363 5 view .LVU210
 852 0032 019A     		ldr	r2, [sp, #4]
 853              	.LBE12:
 363:Core/Src/stm32l1xx_hal_msp.c **** 
 854              		.loc 1 363 5 view .LVU211
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 855              		.loc 1 365 5 view .LVU212
 856              	.LBB13:
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 857              		.loc 1 365 5 view .LVU213
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 858              		.loc 1 365 5 view .LVU214
 859 0034 DA69     		ldr	r2, [r3, #28]
 860 0036 42F00102 		orr	r2, r2, #1
 861 003a DA61     		str	r2, [r3, #28]
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 862              		.loc 1 365 5 view .LVU215
 863 003c DB69     		ldr	r3, [r3, #28]
 864 003e 03F00103 		and	r3, r3, #1
 865 0042 0293     		str	r3, [sp, #8]
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 866              		.loc 1 365 5 view .LVU216
 867 0044 029B     		ldr	r3, [sp, #8]
 868              	.LBE13:
 365:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 869              		.loc 1 365 5 view .LVU217
 370:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 870              		.loc 1 370 5 view .LVU218
 370:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 871              		.loc 1 370 25 is_stmt 0 view .LVU219
 872 0046 0C23     		movs	r3, #12
 873 0048 0393     		str	r3, [sp, #12]
 371:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 371 5 is_stmt 1 view .LVU220
 371:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 875              		.loc 1 371 26 is_stmt 0 view .LVU221
 876 004a 0223     		movs	r3, #2
 877 004c 0493     		str	r3, [sp, #16]
 372:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 878              		.loc 1 372 5 is_stmt 1 view .LVU222
 373:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 879              		.loc 1 373 5 view .LVU223
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 25


 373:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 880              		.loc 1 373 27 is_stmt 0 view .LVU224
 881 004e 0323     		movs	r3, #3
 882 0050 0693     		str	r3, [sp, #24]
 374:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 883              		.loc 1 374 5 is_stmt 1 view .LVU225
 374:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 884              		.loc 1 374 31 is_stmt 0 view .LVU226
 885 0052 0723     		movs	r3, #7
 886 0054 0793     		str	r3, [sp, #28]
 375:Core/Src/stm32l1xx_hal_msp.c **** 
 887              		.loc 1 375 5 is_stmt 1 view .LVU227
 888 0056 03A9     		add	r1, sp, #12
 889 0058 0248     		ldr	r0, .L63+4
 890              	.LVL54:
 375:Core/Src/stm32l1xx_hal_msp.c **** 
 891              		.loc 1 375 5 is_stmt 0 view .LVU228
 892 005a FFF7FEFF 		bl	HAL_GPIO_Init
 893              	.LVL55:
 894              		.loc 1 382 1 view .LVU229
 895 005e DBE7     		b	.L59
 896              	.L64:
 897              		.align	2
 898              	.L63:
 899 0060 00440040 		.word	1073759232
 900 0064 00000240 		.word	1073872896
 901              		.cfi_endproc
 902              	.LFE80:
 904              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 905              		.align	1
 906              		.global	HAL_UART_MspDeInit
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 911              	HAL_UART_MspDeInit:
 912              	.LVL56:
 913              	.LFB81:
 383:Core/Src/stm32l1xx_hal_msp.c **** 
 384:Core/Src/stm32l1xx_hal_msp.c **** /**
 385:Core/Src/stm32l1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 386:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 387:Core/Src/stm32l1xx_hal_msp.c **** * @param huart: UART handle pointer
 388:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 389:Core/Src/stm32l1xx_hal_msp.c **** */
 390:Core/Src/stm32l1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 391:Core/Src/stm32l1xx_hal_msp.c **** {
 914              		.loc 1 391 1 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		.loc 1 391 1 is_stmt 0 view .LVU231
 919 0000 08B5     		push	{r3, lr}
 920              	.LCFI25:
 921              		.cfi_def_cfa_offset 8
 922              		.cfi_offset 3, -8
 923              		.cfi_offset 14, -4
 392:Core/Src/stm32l1xx_hal_msp.c ****   if(huart->Instance==USART2)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 26


 924              		.loc 1 392 3 is_stmt 1 view .LVU232
 925              		.loc 1 392 11 is_stmt 0 view .LVU233
 926 0002 0268     		ldr	r2, [r0]
 927              		.loc 1 392 5 view .LVU234
 928 0004 064B     		ldr	r3, .L69
 929 0006 9A42     		cmp	r2, r3
 930 0008 00D0     		beq	.L68
 931              	.LVL57:
 932              	.L65:
 393:Core/Src/stm32l1xx_hal_msp.c ****   {
 394:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 395:Core/Src/stm32l1xx_hal_msp.c **** 
 396:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 397:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 398:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 399:Core/Src/stm32l1xx_hal_msp.c **** 
 400:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 401:Core/Src/stm32l1xx_hal_msp.c ****     PA2     ------> USART2_TX
 402:Core/Src/stm32l1xx_hal_msp.c ****     PA3     ------> USART2_RX
 403:Core/Src/stm32l1xx_hal_msp.c ****     */
 404:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 405:Core/Src/stm32l1xx_hal_msp.c **** 
 406:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 407:Core/Src/stm32l1xx_hal_msp.c **** 
 408:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 409:Core/Src/stm32l1xx_hal_msp.c ****   }
 410:Core/Src/stm32l1xx_hal_msp.c **** 
 411:Core/Src/stm32l1xx_hal_msp.c **** }
 933              		.loc 1 411 1 view .LVU235
 934 000a 08BD     		pop	{r3, pc}
 935              	.LVL58:
 936              	.L68:
 398:Core/Src/stm32l1xx_hal_msp.c **** 
 937              		.loc 1 398 5 is_stmt 1 view .LVU236
 938 000c 054A     		ldr	r2, .L69+4
 939 000e 536A     		ldr	r3, [r2, #36]
 940 0010 23F40033 		bic	r3, r3, #131072
 941 0014 5362     		str	r3, [r2, #36]
 404:Core/Src/stm32l1xx_hal_msp.c **** 
 942              		.loc 1 404 5 view .LVU237
 943 0016 0C21     		movs	r1, #12
 944 0018 0348     		ldr	r0, .L69+8
 945              	.LVL59:
 404:Core/Src/stm32l1xx_hal_msp.c **** 
 946              		.loc 1 404 5 is_stmt 0 view .LVU238
 947 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 948              	.LVL60:
 949              		.loc 1 411 1 view .LVU239
 950 001e F4E7     		b	.L65
 951              	.L70:
 952              		.align	2
 953              	.L69:
 954 0020 00440040 		.word	1073759232
 955 0024 00380240 		.word	1073887232
 956 0028 00000240 		.word	1073872896
 957              		.cfi_endproc
 958              	.LFE81:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 27


 960              		.text
 961              	.Letext0:
 962              		.file 2 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 963              		.file 3 "C:\\ST\\STM32CubeCLT\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/11.3.1/../../../.
 964              		.file 4 "C:\\ST\\STM32CubeCLT\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/11.3.1/../../../.
 965              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 966              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 967              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 968              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 969              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 970              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 971              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 972              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 973              		.file 13 "Core/Inc/main.h"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_msp.c
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:18     .text.HAL_MspInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:97     .text.HAL_MspInit:0000000000000048 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:102    .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:108    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:266    .text.HAL_ADC_MspInit:00000000000000a0 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:274    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:280    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:330    .text.HAL_ADC_MspDeInit:0000000000000030 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:337    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:343    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:404    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:410    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:514    .text.HAL_TIM_PWM_MspInit:0000000000000064 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:521    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:527    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:657    .text.HAL_TIM_MspPostInit:000000000000007c $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:665    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:671    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:712    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:717    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:723    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:784    .text.HAL_TIM_PWM_MspDeInit:000000000000003c $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:790    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:796    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:899    .text.HAL_UART_MspInit:0000000000000060 $d
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:905    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:911    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\cedri\AppData\Local\Temp\ccZfCUnl.s:954    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
