# cpe412lab

Compilation of Basic Logic Circuits Designed in Verilog HDL using Gate Level modelling,
Behavioural Modelling and Register Transfer Modelling
