
*** Running vivado
    with args -log zynq_dpu_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_dpu_system_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zynq_dpu_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gflamis/xilinx/Vitis-AI/dsa/DPU-TRD/dpu_ip/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zynq_dpu_system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2366.426 ; gain = 0.000 ; free physical = 17403 ; free virtual = 24548
INFO: [Netlist 29-17] Analyzing 4003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xdc] for cell 'zynq_dpu_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xdc] for cell 'zynq_dpu_system_i/processing_system7_0/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3086.008 ; gain = 646.820 ; free physical = 16697 ; free virtual = 23842
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/constrs_1/new/dpu_constr.xdc]
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/constrs_1/new/dpu_constr.xdc]
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0_impl.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0_impl.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_auto_us_0/zynq_dpu_system_auto_us_0_clocks.xdc] for cell 'zynq_dpu_system_i/hier_dpu_gph/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_auto_us_0/zynq_dpu_system_auto_us_0_clocks.xdc] for cell 'zynq_dpu_system_i/hier_dpu_gph/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.078 ; gain = 0.000 ; free physical = 16821 ; free virtual = 23968
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 427 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 221 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 193 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 12 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3230.078 ; gain = 863.762 ; free physical = 16821 ; free virtual = 23968
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3230.078 ; gain = 0.000 ; free physical = 16809 ; free virtual = 23956

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16b6042cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.078 ; gain = 0.000 ; free physical = 16729 ; free virtual = 23876

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1873b9043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16639 ; free virtual = 23785
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 135 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11e5efd6a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16637 ; free virtual = 23784
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 166 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2a27a5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16636 ; free virtual = 23784
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 165 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst to drive 39195 load(s) on clock net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG
INFO: [Opt 31-194] Inserted BUFG zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst to drive 24702 load(s) on clock net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: d5125064

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16631 ; free virtual = 23777
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16a413334

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16631 ; free virtual = 23778
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16a413334

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16633 ; free virtual = 23781
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |             135  |                                              0  |
|  Constant propagation         |              53  |             166  |                                              0  |
|  Sweep                        |               0  |             165  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3266.695 ; gain = 0.000 ; free physical = 16637 ; free virtual = 23784
Ending Logic Optimization Task | Checksum: a87d9211

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3266.695 ; gain = 36.617 ; free physical = 16637 ; free virtual = 23784

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 134 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 56 Total Ports: 268
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1df2c2f57

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16473 ; free virtual = 23619
Ending Power Optimization Task | Checksum: 1df2c2f57

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3972.914 ; gain = 706.219 ; free physical = 16572 ; free virtual = 23717

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 143c8ec71

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16596 ; free virtual = 23744
Ending Final Cleanup Task | Checksum: 143c8ec71

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16592 ; free virtual = 23738

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16592 ; free virtual = 23738
Ending Netlist Obfuscation Task | Checksum: 143c8ec71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16592 ; free virtual = 23738
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 3972.914 ; gain = 742.836 ; free physical = 16592 ; free virtual = 23738
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16495 ; free virtual = 23643
INFO: [Common 17-1381] The checkpoint '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16446 ; free virtual = 23621
INFO: [runtcl-4] Executing : report_drc -file zynq_dpu_system_wrapper_drc_opted.rpt -pb zynq_dpu_system_wrapper_drc_opted.pb -rpx zynq_dpu_system_wrapper_drc_opted.rpx
Command: report_drc -file zynq_dpu_system_wrapper_drc_opted.rpt -pb zynq_dpu_system_wrapper_drc_opted.pb -rpx zynq_dpu_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[0].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[1].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[2].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[3].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[4].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_4e201af0/g_91e80051[5].g_166ccf06[0].g_418b9e6a.u_bf01e765/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[5].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[4].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Common 17-14] Message 'DRC REQP-1723' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 150 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16323 ; free virtual = 23497
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10332ffe6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16323 ; free virtual = 23497
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16323 ; free virtual = 23497

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18c0ddbea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16369 ; free virtual = 23544

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 189971c47

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16262 ; free virtual = 23437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 189971c47

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16261 ; free virtual = 23437
Phase 1 Placer Initialization | Checksum: 189971c47

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16255 ; free virtual = 23429

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f91f3d62

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16197 ; free virtual = 23371

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11b9053e6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16207 ; free virtual = 23383

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 679 LUTNM shape to break, 119 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 145, two critical 534, total 679, new lutff created 4
INFO: [Physopt 32-775] End 1 Pass. Optimized 711 nets or cells. Created 679 new cells, deleted 32 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_11cc01a2/u_a810845f/u_8d8d62c5/u_16e09ec6/s_561c52b6[0] could not be optimized because driver zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_11cc01a2/u_a810845f/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg_0_i_1 could not be replicated
INFO: [Physopt 32-46] Identified 199 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[9]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_982662a1[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[16]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[21]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[121]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[131]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[7]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[17]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[63]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[56]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[53]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[73]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[44]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[9]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[51]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[74]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[52]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[71]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[68]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[54]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[50]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[46]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[47]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[118]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[119]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[112]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[75]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[76]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[13]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[45]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[48]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[69]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[18]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[115]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_cbbe9c95/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[111]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[31]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[49]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[16]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_cbbe9c95/Q[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[23]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[3]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[10]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[8]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[85]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_ab60bcd9_reg[10]_0[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[8]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_cbbe9c95/Q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[24]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[43]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[110]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[120]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[42]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[122]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[116]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[15]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[113]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[12]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[38]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[39]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[83]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/g_2b46808c[0].g_21a17d86[0].u_f0696357/OPMODE[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[86]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[77]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/s_4d29fc88[29]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[124]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_c3c7ac75/s_5d7a56e4[8]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[127]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[114]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/s_0015446a[59]. Replicated 2 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 199 nets. Created 566 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 199 nets or cells. Created 566 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16152 ; free virtual = 23314
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16152 ; free virtual = 23315

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          679  |             32  |                   711  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |          566  |              0  |                   199  |           0  |           1  |  00:00:08  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1245  |             32  |                   910  |           0  |           9  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1fde781d5

Time (s): cpu = 00:03:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16147 ; free virtual = 23309
Phase 2.3 Global Placement Core | Checksum: a5649655

Time (s): cpu = 00:03:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16131 ; free virtual = 23294
Phase 2 Global Placement | Checksum: a5649655

Time (s): cpu = 00:03:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16171 ; free virtual = 23333

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13eac621c

Time (s): cpu = 00:03:45 ; elapsed = 00:01:20 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16169 ; free virtual = 23332

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174e477da

Time (s): cpu = 00:04:02 ; elapsed = 00:01:26 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16164 ; free virtual = 23328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129798c71

Time (s): cpu = 00:04:04 ; elapsed = 00:01:27 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16156 ; free virtual = 23318

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f15c1c3

Time (s): cpu = 00:04:04 ; elapsed = 00:01:27 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16157 ; free virtual = 23319

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 169be2e68

Time (s): cpu = 00:04:26 ; elapsed = 00:01:37 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16162 ; free virtual = 23311

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1de65419a

Time (s): cpu = 00:05:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16061 ; free virtual = 23225

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 184c465d7

Time (s): cpu = 00:05:06 ; elapsed = 00:02:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16070 ; free virtual = 23233

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11a36157e

Time (s): cpu = 00:05:09 ; elapsed = 00:02:16 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16044 ; free virtual = 23209

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f6bd77f9

Time (s): cpu = 00:05:44 ; elapsed = 00:02:30 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16027 ; free virtual = 23191
Phase 3 Detail Placement | Checksum: 1f6bd77f9

Time (s): cpu = 00:05:45 ; elapsed = 00:02:31 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16028 ; free virtual = 23192

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161187be5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.098 | TNS=-44757.260 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4f136c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 15998 ; free virtual = 23162
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22ad4e8c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 15995 ; free virtual = 23159
Phase 4.1.1.1 BUFG Insertion | Checksum: 161187be5

Time (s): cpu = 00:06:22 ; elapsed = 00:02:43 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 15997 ; free virtual = 23162
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.245. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:07:48 ; elapsed = 00:03:52 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499
Phase 4.1 Post Commit Optimization | Checksum: 20b9f0798

Time (s): cpu = 00:07:49 ; elapsed = 00:03:52 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20b9f0798

Time (s): cpu = 00:07:50 ; elapsed = 00:03:53 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|              16x16|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|              16x16|              16x16|
|___________|___________________|___________________|
|       West|              16x16|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20b9f0798

Time (s): cpu = 00:07:51 ; elapsed = 00:03:54 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499
Phase 4.3 Placer Reporting | Checksum: 20b9f0798

Time (s): cpu = 00:07:51 ; elapsed = 00:03:54 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499

Time (s): cpu = 00:07:51 ; elapsed = 00:03:54 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 235c63376

Time (s): cpu = 00:07:52 ; elapsed = 00:03:55 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499
Ending Placer Task | Checksum: 1afc6938d

Time (s): cpu = 00:07:52 ; elapsed = 00:03:55 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16373 ; free virtual = 23499
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:56 ; elapsed = 00:03:57 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16476 ; free virtual = 23602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16268 ; free virtual = 23535
INFO: [Common 17-1381] The checkpoint '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16380 ; free virtual = 23544
INFO: [runtcl-4] Executing : report_io -file zynq_dpu_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16370 ; free virtual = 23533
INFO: [runtcl-4] Executing : report_utilization -file zynq_dpu_system_wrapper_utilization_placed.rpt -pb zynq_dpu_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_dpu_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16377 ; free virtual = 23541
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16331 ; free virtual = 23495

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.245 | TNS=-44460.252 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a7a6f942

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16288 ; free virtual = 23452
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.245 | TNS=-44460.252 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2a7a6f942

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16284 ; free virtual = 23448

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.245 | TNS=-44460.252 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.107 | TNS=-44460.699 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.104 | TNS=-44460.696 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_comp_1.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.062 | TNS=-44460.528 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.055 | TNS=-44460.467 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_4bdb2f42_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_4bdb2f42_i_3
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_4bdb2f42_reg. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_4bdb2f42_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_4bdb2f42_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.003 | TNS=-44462.362 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_4_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44462.307 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[0].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44463.246 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[1]_rep__0_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[1]_rep__0
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44464.028 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[2].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[2]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44465.560 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[2]_rep_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[2]_rep
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[2]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44466.560 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[3].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.971 | TNS=-44467.954 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-44468.816 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[1].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[1]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.966 | TNS=-44467.131 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.966 | TNS=-44467.051 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep__0_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep__0
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[0]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_7854dbe0[3]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_7854dbe0[3]_i_8
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_7854dbe0[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_7854dbe0[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.947 | TNS=-44465.181 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.937 | TNS=-44465.101 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[0].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg[0]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.937 | TNS=-44465.596 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[1].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg[1]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.937 | TNS=-44466.109 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[2].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg[2]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_24cb39d0_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.936 | TNS=-44466.604 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.920 | TNS=-44466.531 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_7854dbe0_reg[0]_rep_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_7854dbe0_reg[0]_rep
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_7854dbe0_reg[0]_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_7854dbe0[3]_i_5_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_7854dbe0[3]_i_5
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].u_b6cdde2b/g_03f3474e[1].s_7854dbe0[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.916 | TNS=-44463.995 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep_n_0.  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_7854dbe0_reg[3]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-44462.970 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[2].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[2]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-44463.402 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[3].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[3]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-44463.657 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[7].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[7]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-44463.915 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[9].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[9]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.892 | TNS=-44464.290 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[4].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[4]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.892 | TNS=-44465.240 |
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[8].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[8]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.884 | TNS=-44465.734 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_7
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_13
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_7_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_7_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_4bdb2f42_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.875 | TNS=-44465.571 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].s_a289e887_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].s_a289e887_i_2_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].s_a289e887_i_2
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/g_bab916e7[1].s_a289e887. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/g_bab916e7[1].s_a289e887_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[1].s_a289e887_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.869 | TNS=-44465.269 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_9_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_9
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_17aa5180[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_17aa5180[5]_i_4_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_17aa5180[5]_i_4
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_17aa5180[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_17aa5180[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.865 | TNS=-44463.304 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_13
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_reg_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.865 | TNS=-44463.301 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[0].s_eea5bc73_reg[12]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_bab916e7[0].s_eea5bc73_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_66_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_66
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.860 | TNS=-44463.279 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8_n_0_repN.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8_comp
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_8_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7
INFO: [Physopt 32-134] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_2cf7f87e_i_7_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.852 | TNS=-44463.279 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_78d9382a[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-44463.282 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[0].  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg[0]
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_c06c29fd_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_c06c29fd[12]_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_c06c29fd[12]_i_3
INFO: [Physopt 32-710] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/E[0]. Critical path length was reduced through logic transformation on cell zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_c06c29fd[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_c06c29fd[12]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.845 | TNS=-44461.653 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.844 | TNS=-44461.642 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.642 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1].  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg[1]
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].u_35aca410/Q[20].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].u_35aca410/g_aac75235.srl_reg[20]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].u_35aca410/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44460.732 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44460.641 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/s_fde215d9[10][1]_507[24].  Re-placed instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].s_77c7e5c4_reg[0]
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/s_fde215d9[10][1]_507[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[0].s_eea5bc73_reg[12]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1].  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg[1]
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.121 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
Phase 3 Critical Path Optimization | Checksum: 2a7a6f942

Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16265 ; free virtual = 23430

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-44461.085 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[0].s_eea5bc73_reg[12]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_bab916e7[0].s_eea5bc73_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-81] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1].  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg[1]
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_comp_1
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_61bacca2/g_bab916e7[0].s_eea5bc73_reg[12]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0.  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_17aa5180[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].u_b6cdde2b/g_03f3474e[0].s_4bdb2f42_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1].  Did not re-place instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg[1]
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_78d9382a_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-702] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.289 |
INFO: [Physopt 32-735] Processed net zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[10].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_2cf6dd1c.s_6ed72b98[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-44462.256 |
Phase 4 Critical Path Optimization | Checksum: 2a7a6f942

Time (s): cpu = 00:01:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16279 ; free virtual = 23444
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16283 ; free virtual = 23447
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.835 | TNS=-44462.256 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.410  |         -2.005  |            2  |              0  |                    82  |           0  |           2  |  00:00:17  |
|  Total          |          0.410  |         -2.005  |            2  |              0  |                    82  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16282 ; free virtual = 23447
Ending Physical Synthesis Task | Checksum: c9c52503

Time (s): cpu = 00:01:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16283 ; free virtual = 23447
INFO: [Common 17-83] Releasing license: Implementation
544 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16337 ; free virtual = 23501
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16160 ; free virtual = 23461
INFO: [Common 17-1381] The checkpoint '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16245 ; free virtual = 23453
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 705fad33 ConstDB: 0 ShapeSum: 17e71756 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3a731936

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16108 ; free virtual = 23315
Post Restoration Checksum: NetGraph: 39493fd3 NumContArr: 129d963 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3a731936

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16130 ; free virtual = 23337

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3a731936

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16086 ; free virtual = 23293

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3a731936

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16091 ; free virtual = 23293
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1711842b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 3972.914 ; gain = 0.000 ; free physical = 16080 ; free virtual = 23282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.823 | TNS=-44854.423| WHS=-0.342 | THS=-1661.212|

Phase 2 Router Initialization | Checksum: 199126f0f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3973.918 ; gain = 1.004 ; free physical = 16067 ; free virtual = 23268

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 94918
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 94917
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 199126f0f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3973.918 ; gain = 1.004 ; free physical = 16066 ; free virtual = 23267
Phase 3 Initial Routing | Checksum: f13ce657

Time (s): cpu = 00:02:36 ; elapsed = 00:00:47 . Memory (MB): peak = 3980.918 ; gain = 8.004 ; free physical = 16060 ; free virtual = 23261
INFO: [Route 35-580] Design has 7632 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| hier_dpu_clk_rst_DPU_CLK | hier_dpu_clk_rst_DPU_CLK |zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[1].s_2cf7f87e_reg/D|
| hier_dpu_clk_rst_DPU_CLK | hier_dpu_clk_rst_DPU_CLK |zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_4bdb2f42_reg/D|
| hier_dpu_clk_rst_DPU_CLK | hier_dpu_clk_rst_DPU_CLK |zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_2cf7f87e_reg/D|
| hier_dpu_clk_rst_DPU_CLK | hier_dpu_clk_rst_DPU_CLK |zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_264b5c06_reg/D|
| hier_dpu_clk_rst_DPU_CLK | hier_dpu_clk_rst_DPU_CLK |zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/m_215a1af6/m_9c3d3f6b/g_03f3474e[0].s_59f14ce2_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14236de09

Time (s): cpu = 00:02:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3980.918 ; gain = 8.004 ; free physical = 16035 ; free virtual = 23238
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1bc8e4ca4

Time (s): cpu = 00:02:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3993.918 ; gain = 21.004 ; free physical = 16051 ; free virtual = 23254

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 40300
 Number of Nodes with overlaps = 12579
 Number of Nodes with overlaps = 4770
 Number of Nodes with overlaps = 2294
 Number of Nodes with overlaps = 1339
 Number of Nodes with overlaps = 725
 Number of Nodes with overlaps = 420
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.833 | TNS=-81638.667| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 252cdf58b

Time (s): cpu = 00:42:52 ; elapsed = 00:16:31 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 15983 ; free virtual = 23199

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.792 | TNS=-81590.530| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20016ff33

Time (s): cpu = 00:47:08 ; elapsed = 00:18:32 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16103 ; free virtual = 23319

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1457
 Number of Nodes with overlaps = 1438
 Number of Nodes with overlaps = 1029
 Number of Nodes with overlaps = 638
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-81767.896| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e1e880c3

Time (s): cpu = 00:55:19 ; elapsed = 00:22:39 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16068 ; free virtual = 23285

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2350
 Number of Nodes with overlaps = 2747
 Number of Nodes with overlaps = 2048
 Number of Nodes with overlaps = 1209
 Number of Nodes with overlaps = 812
Phase 4.5 Global Iteration 4 | Checksum: 14ccbc912

Time (s): cpu = 01:04:28 ; elapsed = 00:25:47 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16061 ; free virtual = 23278
Phase 4 Rip-up And Reroute | Checksum: 14ccbc912

Time (s): cpu = 01:04:29 ; elapsed = 00:25:48 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16061 ; free virtual = 23278

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 145752951

Time (s): cpu = 01:04:38 ; elapsed = 00:25:50 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16060 ; free virtual = 23278
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-75553.355| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 171e45089

Time (s): cpu = 01:04:46 ; elapsed = 00:25:52 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16006 ; free virtual = 23224

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 171e45089

Time (s): cpu = 01:04:46 ; elapsed = 00:25:52 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16006 ; free virtual = 23224
Phase 5 Delay and Skew Optimization | Checksum: 171e45089

Time (s): cpu = 01:04:46 ; elapsed = 00:25:52 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 16006 ; free virtual = 23223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24adb378d

Time (s): cpu = 01:04:56 ; elapsed = 00:25:56 . Memory (MB): peak = 4000.918 ; gain = 28.004 ; free physical = 15999 ; free virtual = 23216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-75463.264| WHS=-0.079 | THS=-0.380 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 142ad36bd

Time (s): cpu = 01:06:19 ; elapsed = 00:26:35 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 15977 ; free virtual = 23195
Phase 6.1 Hold Fix Iter | Checksum: 142ad36bd

Time (s): cpu = 01:06:19 ; elapsed = 00:26:35 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 15977 ; free virtual = 23195

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.593 | TNS=-75481.759| WHS=-0.058 | THS=-0.117 |

Phase 6.2 Additional Hold Fix | Checksum: 1f8a2a184

Time (s): cpu = 01:06:36 ; elapsed = 00:26:44 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 15954 ; free virtual = 23171
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 69 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[11].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/D[4]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[9].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/B[17]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[9].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/B[16]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[9].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/B[15]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[9].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/B[12]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[9].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/B[10]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/D[3]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/A[23]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/D[22]
	zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1/D[20]
	.. and 59 more pins.

Phase 6 Post Hold Fix | Checksum: 189c19bd0

Time (s): cpu = 01:06:44 ; elapsed = 00:26:49 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 16008 ; free virtual = 23226

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 60.6209 %
  Global Horizontal Routing Utilization  = 64.0481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 85.5454%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   PCIE_NULL_X45Y57 -> INT_R_X31Y69
   INT_L_X16Y38 -> INT_R_X31Y53
South Dir 16x16 Area, Max Cong = 86.579%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   PCIE_NULL_X45Y90 -> INT_R_X31Y101
   INT_L_X32Y86 -> INT_FEEDTHRU_2_X118Y106
East Dir 16x16 Area, Max Cong = 89.7346%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y57 -> INT_R_X63Y69
   INT_L_X16Y22 -> INT_R_X31Y37
   INT_L_X32Y22 -> INT_R_X47Y37
West Dir 16x16 Area, Max Cong = 96.8175%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y38 -> INT_R_X31Y53
   INT_L_X16Y22 -> INT_R_X31Y37
   INT_L_X32Y22 -> INT_R_X47Y37
   INT_L_X16Y6 -> INT_R_X31Y21
   INT_L_X32Y6 -> INT_R_X47Y21

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.263158 Sparse Ratio: 3.25
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.333333 Sparse Ratio: 0.625
Direction: East
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 1.8125

Phase 7 Route finalize | Checksum: 125e8fcc7

Time (s): cpu = 01:06:45 ; elapsed = 00:26:50 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 16008 ; free virtual = 23226

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 125e8fcc7

Time (s): cpu = 01:06:45 ; elapsed = 00:26:50 . Memory (MB): peak = 4226.918 ; gain = 254.004 ; free physical = 16007 ; free virtual = 23224

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18bc86ec8

Time (s): cpu = 01:06:51 ; elapsed = 00:26:54 . Memory (MB): peak = 4258.934 ; gain = 286.020 ; free physical = 16018 ; free virtual = 23236

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 20b88eaf2

Time (s): cpu = 01:07:01 ; elapsed = 00:26:57 . Memory (MB): peak = 4258.934 ; gain = 286.020 ; free physical = 16006 ; free virtual = 23224
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.593 | TNS=-75480.486| WHS=0.007  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20b88eaf2

Time (s): cpu = 01:07:02 ; elapsed = 00:26:58 . Memory (MB): peak = 4258.934 ; gain = 286.020 ; free physical = 16006 ; free virtual = 23224
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:07:02 ; elapsed = 00:26:58 . Memory (MB): peak = 4258.934 ; gain = 286.020 ; free physical = 16119 ; free virtual = 23336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
565 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:07:31 ; elapsed = 00:27:07 . Memory (MB): peak = 4258.934 ; gain = 286.020 ; free physical = 16119 ; free virtual = 23336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4258.934 ; gain = 0.000 ; free physical = 15889 ; free virtual = 23284
INFO: [Common 17-1381] The checkpoint '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4258.934 ; gain = 0.000 ; free physical = 16048 ; free virtual = 23312
INFO: [runtcl-4] Executing : report_drc -file zynq_dpu_system_wrapper_drc_routed.rpt -pb zynq_dpu_system_wrapper_drc_routed.pb -rpx zynq_dpu_system_wrapper_drc_routed.rpx
Command: report_drc -file zynq_dpu_system_wrapper_drc_routed.rpt -pb zynq_dpu_system_wrapper_drc_routed.pb -rpx zynq_dpu_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 4314.961 ; gain = 56.027 ; free physical = 15953 ; free virtual = 23217
INFO: [runtcl-4] Executing : report_methodology -file zynq_dpu_system_wrapper_methodology_drc_routed.rpt -pb zynq_dpu_system_wrapper_methodology_drc_routed.pb -rpx zynq_dpu_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_dpu_system_wrapper_methodology_drc_routed.rpt -pb zynq_dpu_system_wrapper_methodology_drc_routed.pb -rpx zynq_dpu_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/impl_1/zynq_dpu_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 4314.961 ; gain = 0.000 ; free physical = 15958 ; free virtual = 23224
INFO: [runtcl-4] Executing : report_power -file zynq_dpu_system_wrapper_power_routed.rpt -pb zynq_dpu_system_wrapper_power_summary_routed.pb -rpx zynq_dpu_system_wrapper_power_routed.rpx
Command: report_power -file zynq_dpu_system_wrapper_power_routed.rpt -pb zynq_dpu_system_wrapper_power_summary_routed.pb -rpx zynq_dpu_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
577 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 4314.961 ; gain = 0.000 ; free physical = 15864 ; free virtual = 23147
INFO: [runtcl-4] Executing : report_route_status -file zynq_dpu_system_wrapper_route_status.rpt -pb zynq_dpu_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_dpu_system_wrapper_timing_summary_routed.rpt -pb zynq_dpu_system_wrapper_timing_summary_routed.pb -rpx zynq_dpu_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_dpu_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_dpu_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_dpu_system_wrapper_bus_skew_routed.rpt -pb zynq_dpu_system_wrapper_bus_skew_routed.pb -rpx zynq_dpu_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 00:19:22 2021...
