6f59f229f8ed ("drm/amd/display: Skip modeset for front porch change")
d10cd527f5e5 ("drm/amd/display: Add freesync video modes based on preferred modes")
dfbbfe3c1765 ("drm/amd/display: Add formats for DCC with 2/3 planes.")
37384b3f17cd ("drm/amd/display: Set DC options from modifiers.")
a32419911f0a ("drm/amd/display: Refactor surface tiling setup.")
6eed95b00b45 ("drm/amd/display: Store tiling_flags in the framebuffer.")
be7b9b327e79 ("drm/amd/display: Honor the offset for plane 0.")
b35ce7b364ec ("drm/amd/display: Do not silently accept DCC for multiplane formats.")
4a3a1dc02fc3 ("drm/amd/display: Initialize num_pkrs on VANGOGH.")
2a4112050451 ("drm/amd/display: Add DCN302 support in amdgpu_dm (v2)")
469989ca4cb3 ("drm/amd/display: Add dcn3.01 support to DM")
6ee90e88b976 ("drm/amd/display: PSR eDP p-state warning occurs intermittently after unplug DP")
8ce5d8425d39 ("drm/amd/display: Use validated tiling_flags and tmz_surface in commit_tail")
cf322b49c9e8 ("drm/amd/display: Avoid using unvalidated tiling_flags and tmz_surface in prepare_planes")
9a81cc60796b ("drm/amd/display: Reset plane when tiling flags change")
707477b0861f ("drm/amd/display: Store tiling_flags and tmz_surface on dm_plane_state")
3d4e52d0cf24 ("drm/amd/display: Add debugfs for forcing stream timing sync")
178b0013f074 ("drm/amdgpu/dc: Stop dma_resv_lock inversion in commit_tail")
097e6d98c98f ("drm/amd/display: DSC Clock enable debugfs write entry")
c06e09b76639 ("drm/amd/display: Add DSC parameters logging to debugfs")
a6c5308f2a7a ("drm/amd/display: add DC support for navy flounder")
5404f073595a ("drm/amdgpu: add virtual display support for navy_flounder.")
885eb3fad6ff ("drm/amdgpu: add gfx ip block for navy_flounder")
026c396b41a4 ("drm/amdgpu: add ih ip block for navy_flounder")
fc8f07da1f47 ("drm/amdgpu: add gmc ip block for navy_flounder")
8515e0a489e0 ("drm/amdgpu: add common ip block for navy_flounder")
f74367e492ba ("drm/amdgpu/display: create fake mst encoders ahead of time (v4)")
790373245ee6 ("drm/amd/display: Add DCN3 Support in DM (v2)")
4d55b0dd1cdd ("drm/amd/display: Add DCN3 CLK_MGR")
81d9bfb8c526 ("drm/amdgpu/dc: Add missing Sienna_Cichlid chip id")
