xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/timing_generator.xst" -ofn "/home/ise/Full_CPU_HDL/timing_generator.syr" 
xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/timing_generator.xst" -ofn "/home/ise/Full_CPU_HDL/timing_generator.syr" 
xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/timing_generator.xst" -ofn "/home/ise/Full_CPU_HDL/timing_generator.syr" 
xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/timing_generator.xst" -ofn "/home/ise/Full_CPU_HDL/timing_generator.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx4-tqg144-3 timing_generator.ngc timing_generator.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o timing_generator_map.ncd timing_generator.ngd timing_generator.pcf 
par -w -intstyle ise -ol high -mt off timing_generator_map.ncd timing_generator.ncd timing_generator.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml timing_generator.twx timing_generator.ncd -o timing_generator.twr timing_generator.pcf 
netgen -intstyle ise -s 3  -pcf timing_generator.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim timing_generator.ncd timing_generator_timesim.v 
