#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 15:13:15 2024
# Process ID: 19615
# Current directory: /home/it/Vivado_Projects/Arch/Lab1_Task1/src
# Command line: vivado
# Log file: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/vivado.log
# Journal file: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab1_Task1_Vivado /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/it/Xilinx/Vivado/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
add_files {/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv /home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv /home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv /home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol ALUo, assumed default net type wire [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Q' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xsim.dir/Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 15 15:19:27 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6844.098 ; gain = 202.543 ; free physical = 9298 ; free virtual = 17021
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv w ]
add_files -fileset sim_1 /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Q' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 15 15:24:22 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6994.074 ; gain = 149.977 ; free physical = 9294 ; free virtual = 17030
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Q' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6994.074 ; gain = 0.000 ; free physical = 9310 ; free virtual = 17010
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Q' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7013.090 ; gain = 0.000 ; free physical = 9349 ; free virtual = 17052
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7071.113 ; gain = 0.000 ; free physical = 9326 ; free virtual = 17027
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'addr' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7071.113 ; gain = 0.000 ; free physical = 9308 ; free virtual = 17009
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7189.176 ; gain = 118.062 ; free physical = 9302 ; free virtual = 17006
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7213.188 ; gain = 24.012 ; free physical = 9283 ; free virtual = 16994
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory_default
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7229.195 ; gain = 16.008 ; free physical = 9250 ; free virtual = 17001
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
WARNING: [VRFC 10-3705] select index 4 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:21]
WARNING: [VRFC 10-3705] select index 5 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:22]
WARNING: [VRFC 10-3705] select index 6 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:23]
WARNING: [VRFC 10-3705] select index 7 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: /home/it/Vivado_Projects/Arch/Lab1_Task1/src/fib_im.mem, while loading at index: 3
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
WARNING: [VRFC 10-3705] select index 4 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:21]
WARNING: [VRFC 10-3705] select index 5 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:22]
WARNING: [VRFC 10-3705] select index 6 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:23]
WARNING: [VRFC 10-3705] select index 7 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
WARNING: [VRFC 10-3705] select index 4 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:21]
WARNING: [VRFC 10-3705] select index 5 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:22]
WARNING: [VRFC 10-3705] select index 6 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:23]
WARNING: [VRFC 10-3705] select index 7 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7279.219 ; gain = 18.008 ; free physical = 9269 ; free virtual = 16981
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
WARNING: [VRFC 10-3705] select index 4 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:21]
WARNING: [VRFC 10-3705] select index 5 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:22]
WARNING: [VRFC 10-3705] select index 6 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:23]
WARNING: [VRFC 10-3705] select index 7 into 'imem' is out of bounds [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7295.227 ; gain = 16.008 ; free physical = 9283 ; free virtual = 16993
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
ERROR: [VRFC 10-2989] 'X' is not declared [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:13]
ERROR: [VRFC 10-2865] module 'instruction_memory' ignored due to previous errors [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv:17]
ERROR: [VRFC 10-2865] module 'register_file' ignored due to previous errors [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv:17]
ERROR: [VRFC 10-2865] module 'register_file' ignored due to previous errors [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:28]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'out' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'ALUo' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7393.270 ; gain = 0.000 ; free physical = 9229 ; free virtual = 17028
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.sim/sim_1/behav/xsim'
xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 32 ns : File "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Lab1_Task1_Vivado/Lab1_Task1_Vivado.srcs/sim_1/new/Top_tb.sv" Line 19
run 200 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7404.277 ; gain = 0.000 ; free physical = 8877 ; free virtual = 16958
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 16:14:25 2024...
