INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:40:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 buffer17/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer10/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.972ns (28.775%)  route 2.406ns (71.225%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          0.508     0.508    buffer17/clk
    SLICE_X8Y126         FDRE                                         r  buffer17/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer17/outs_reg[4]/Q
                         net (fo=5, routed)           0.240     0.980    buffer17/control/Q[2]
    SLICE_X8Y126         LUT2 (Prop_lut2_I0_O)        0.126     1.106 r  buffer17/control/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.106    cmpi0/S[1]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.383 r  cmpi0/result0_carry/CO[2]
                         net (fo=38, routed)          0.328     1.711    buffer18/control/CO[0]
    SLICE_X3Y126         LUT6 (Prop_lut6_I5_O)        0.122     1.833 r  buffer18/control/dataReg[0]_i_3/O
                         net (fo=7, routed)           0.308     2.141    buffer18/control/transmitValue_reg_3
    SLICE_X2Y128         LUT6 (Prop_lut6_I2_O)        0.043     2.184 f  buffer18/control/transmitValue_i_3__5/O
                         net (fo=1, routed)           0.304     2.488    buffer18/control/transmitValue_i_3__5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I2_O)        0.043     2.531 r  buffer18/control/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.520     3.051    buffer18/control/outputValid_reg_2
    SLICE_X5Y124         LUT6 (Prop_lut6_I1_O)        0.043     3.094 r  buffer18/control/transmitValue_i_2__5/O
                         net (fo=4, routed)           0.217     3.311    fork7/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.043     3.354 r  fork7/control/generateBlocks[0].regblock/fullReg_i_3__1/O
                         net (fo=3, routed)           0.291     3.646    buffer10/control/dataReg_reg[0]_1
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.043     3.689 r  buffer10/control/dataReg[5]_i_1/O
                         net (fo=6, routed)           0.197     3.886    buffer10/regEnable
    SLICE_X5Y122         FDRE                                         r  buffer10/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=537, unset)          0.483     4.683    buffer10/clk
    SLICE_X5Y122         FDRE                                         r  buffer10/dataReg_reg[1]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X5Y122         FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer10/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.567    




