// component: /i_uddrctl
// library: work
// files:

$DDR_CONTROLLER_RTL_PATH/src/DWC_ddrctl.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/be/bypass.sv
$DDR_CONTROLLER_RTL_PATH/src/dr/derate.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_secded_lane.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_linkecc_secded.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_linkecc_decoder.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_ie_rdata_ctl.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_ie_rdata_merge.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_ie_rdata_unmerge.sv
$DDR_CONTROLLER_RTL_PATH/src/rd/rd_ie_log_reg.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/dwc_ddrctl_ih_bankhash.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_core_in_if.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_core_out_if.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_address_map.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_address_map_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_address_map_pkt.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_be_if.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_te_if.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_fifo_if.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_pw.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_te_pipeline.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_token_fifo.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_cmd_ctl.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_token_fifo.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_blk_chn_item.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_blk_chn_table.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_bt_item.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_ie_bt_table.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_retry_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/ie/ie_ecc_ram.sv
$DDR_CONTROLLER_RTL_PATH/src/ie/ie_err_ram.sv
$DDR_CONTROLLER_RTL_PATH/src/ie/ie_brt_mngr.sv
$DDR_CONTROLLER_RTL_PATH/src/ie/ie_bwt_mngr.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_data_steering.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_ram_rd_pipeline.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_secded_lane.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_linkecc_secded.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_linkecc_encoder.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_ie_wdata_ctl.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_ie_wdata_merge.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_latency_calc.sv
$DDR_CONTROLLER_RTL_PATH/src/mr/mr_data_phase_ctrl.sv
$DDR_CONTROLLER_RTL_PATH/src/pi/pi.sv
$DDR_CONTROLLER_RTL_PATH/src/rt/rt.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_nxt_vp_update.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_filter_vp.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_filter.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_filter_vp_2lv.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_entry_crit.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_rd_nxt.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_wr_nxt.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_rd_replace.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_wr_replace.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_rd_cam.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_rd_entry.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_rd_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/te/teengine.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_wr_cam.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_wr_entry.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_wr_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_misc.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_hmatrix.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_oldest_tracker.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/bsm.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/bsm_pre_act.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_dqsosc.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_phyupd.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_phymstr.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_ctrlupd.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_zq_calib.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_global_constraints.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_global_fsm.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_global_fsm_sr_hw_lp.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_dfilp.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_q_fsm.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_glue.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_init_ddr_fsm.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_next_xact.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_rank_constraints.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_rfm.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_raa_cnt.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_odt.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_load_mr.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_load_mr_hwffc_seq.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_ref_rdwr_switch.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_wck.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/os_glue.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/ts.sv
$DDR_CONTROLLER_RTL_PATH/src/wu/memc_wu.sv
$DDR_CONTROLLER_RTL_PATH/src/wu/memc_wu_wdata_if.sv
$DDR_CONTROLLER_RTL_PATH/src/fifo/ingot_sync_fifo_flopout_rst.sv
$DDR_CONTROLLER_RTL_PATH/src/fifo/ingot_sync_fifo_flopout_rst_rep.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/wrdata_no_toggle.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ctrl.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_data.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ic.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ic_cp.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ic_dp_lpddr.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ic_cp_ff.sv
$DDR_CONTROLLER_RTL_PATH/src/dfi/dfi_ic_dp_lpddr_ff.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_reg_div.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_reg_ff.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_regmux_div.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cpfcpeic.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cpedfiic.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cperegic.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cpperfic.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cpf.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cpe.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cp.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_cp_top.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc_dp.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_ddrc.sv
$DDR_CONTROLLER_RTL_PATH/src/top/ddrc_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/top/dwc_ddrctl_tb_hif_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/ih/ih_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/pi/pi_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/te/te_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/gs_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/ts/ts_assertions.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_bcm36_nhs.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddr_umctl2_bcmwrp36_nhs_inject_x.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddr_umctl2_wr_en_sync.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddr_umctl2_reg_en.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_apb_coreif.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_apb_adrdec.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_apb_slvif.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_apb_slvfsm.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddrctl_apb_slvtop.sv
$DDR_CONTROLLER_RTL_PATH/src/ocpar/DWC_ddrctl_antivalent_reg.sv
$DDR_CONTROLLER_RTL_PATH/src/reg_mux/dwc_ddrctl_reg_mux.sv
$DDR_CONTROLLER_RTL_PATH/src/select_nets/select_net_hmatrix.sv
$DDR_CONTROLLER_RTL_PATH/src/select_nets/select_net_oh.sv
$DDR_CONTROLLER_RTL_PATH/src/common/DWC_ddrctl_bcm57.sv
$DDR_CONTROLLER_RTL_PATH/src/sbr/DWC_ddr_umctl2_sbr.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pm_mask.sv
$DDR_CONTROLLER_RTL_PATH/src/arb_top/DWC_ddr_arb_top.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/field_packer10.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/field_packer13.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/field_packer15.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_amem_data_match.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_amem_array.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_smem_array.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_gfifo.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/async_fifo_checker.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/sync_fifo_checker.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_gfifo_split.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rmw.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_iecc_info.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_dcm.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_tm.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rrb.sv
$DDR_CONTROLLER_RTL_PATH/src/common/DWC_ddrctl_vqueue.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_lpfsm.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_ws.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_ws_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rp.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rp_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_wp.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_wp_wrapper.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_dg.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_disp.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_cnvg.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_df.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_ad.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_wdd.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rdu.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_rd_q.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_qos.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_vpt.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_write.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi_read.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_xpi.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddr_umctl2_retime.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm21.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm02.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm06.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm50.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm56.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm_wrap_mem_array.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm65.sv
$DDR_CONTROLLER_RTL_PATH/src/xpi/DWC_ddrctl_bcm95_i.sv
$DDR_CONTROLLER_RTL_PATH/src/occap/DWC_ddr_umctl2_par_reg.sv
$DDR_CONTROLLER_RTL_PATH/src/apb/DWC_ddr_umctl2_bitsync.sv
$DDR_CONTROLLER_RTL_PATH/src/select_nets/select_node_lite.sv
$DDR_CONTROLLER_RTL_PATH/src/select_nets/select_net_lite.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_arb.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_dual.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_port.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_preproc.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_priocomp.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_pa_roundrobincore.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_hif_cmd.sv
$DDR_CONTROLLER_RTL_PATH/src/pa/DWC_ddr_umctl2_hif_data.sv
$DDR_CONTROLLER_RTL_PATH/src/common/DWC_ddrctl_bcm00_mx.sv
$DDR_CONTROLLER_RTL_PATH/src/DWC_ddrctl-undef.svh

$DDR_PHY_RTL_PATH/src/dwc_lpddr5xphy_VDEFINES.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_2cyc_checker.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_adder.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_agu_bank_sel.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_agu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_alu_ca.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_alu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_aux_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_aux_regs.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bc_regs.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bitscan_16b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bitscan_4b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bitscan_8b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bitscan.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bpu_aux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bpu_stack.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bpu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_bpu_write_queue4.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_byte_unit.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_clock_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_core.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_cpu_glue.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dccm_if.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_debug.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_decode.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_div_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_aux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_bank_match.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_bank_sel.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_clock_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_dccm_aux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_dccm.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_ecc_combined_a.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_ecc_combined_b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_ecc_store_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_excpn.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_grad_store_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_grad.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_ibp_buf.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_idle_mgr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_load_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lq_cmd_track.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lq_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lq_port.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lq_rrobin.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lq.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_lqwq_if.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_mask_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_ppb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_pre_size_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_pre_store_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_result_bus.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_simple_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_skid_buffer.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_staging.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_stall_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_store_aligner.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_wq_conflict.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_wq_err.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_wq_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_wq_port.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_dmp_wq.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ecc_cac32_c.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ecc_cac32.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ecc_combined.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ecc_gen_32.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ecc_gen32.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_exec_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_exu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_fetch_buf_br_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_fetch_buf_data_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_fetch_buf.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_halt_mgr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ibp_ppb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_iccm_arb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_iccm_aux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_iccm_queue.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_iccm_rdmodwr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_iccm.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_addr_dec_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_addr_dec.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_brinfo_buf.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_clk_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_data_mux_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_data_mux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_fetch_if_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_fetch_if.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_fetch_if_wp_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_ifq.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_iprot.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu_tos_queue.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_ifu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_logic_unit.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_maskgen.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_mpy_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_predecode.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_reset_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_resync_in.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_rtc.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_shifter.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_status32.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_uop_seq_al.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_uop_seq_da.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ahbl2ibp.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ahbl_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ahbl_ibp2single.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ahbl_ibp_compr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_busb_clk_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_busb_ibp_idle.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_bus_bridge.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_bypbuf.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_cbu_mst.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ccmb_ibp_idle.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ccm_bridge.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_clk_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_dccm_dmiibp_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_dccm_dmi_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_dccm_mst.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_dccm_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp2ahbl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp2pack.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp_compr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp_cwbind.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibpn2ibpw.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp_preprc.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibp_split.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibpw2ibpn.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_ibpx2ibpy.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_iccm_dmiibp_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_iccm_dmi_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_iccm_mst.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_iccm_slv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_l2ifu_mst.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_mst_ahbl_ibp_buffer.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_pack2ibp.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_preprc_ibp2pack.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_preprc_ibp_chnl_idle.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_preprc_pack2ibp.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_reset_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_rrobin.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_single2ahbl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_single2sparse.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_slv_ahbl_idle.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_slv_ibp_buffer.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_biu_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_aon_wrap.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_aux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_clock_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_gaux_buffer.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_pd1_domain.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_reset_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_top_aon_regs.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cc_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_cdc_sync.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_csa_3_2_64.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_csa_4_2_64.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_fd_ffs_33.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_fd_radix4_counter.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_fd_shift_34.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_alu_ca_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_aon.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_commit_0.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_commit_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_cpu.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_dec_regs.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_dep_pipe2.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_dispatch_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_dispatch_rules.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_dsync_dmb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_excpn_pipe_0.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_excpn_pipe_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_excpn_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec1_0.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec1_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec2_0.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec2_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec3_0.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec3_1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_exec_pipe2.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_flag_pipe2.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_ifu_align.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_opd_sel.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_pd1.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_pred_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_regfile_4r3w.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_sc_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_stall_ctrl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_writeback.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mrl_zol_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_mult16x16_cs35.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_alb_cpu_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pmu_hs_cluster_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_premap_do_not_synthesize.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ahb2cfg.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_apb2cfg.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_apbfifo_cell.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_apbfifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_cfg2ahb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_cfg2tdrmux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_jump_search.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_zcal_calval.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_zcalcont.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_zcaldig.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_zcal.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csrC_TRR_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csr_TRR_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csrRW_RW_TRR_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csrC_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csr_decode_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csrRW_RW_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_csr_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dx_ttcf_mux.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_divide_gen.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxclktrack.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_rctmath.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ac_dig.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_prbs_checker.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_hwt_complex.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_jtag_dfttdrs.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_lcdlcalseq.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_cmdmux6.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_micro.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_mtestmux_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_phymasint.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_gen.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_chk.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_txdata_manipulation.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_rxdata_manipulation.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_dbi_calc.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_ppgc_patt_gen.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pgdly.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pie.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_ac.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_sideband.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_caxbar.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxcoarsedlyX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxcoarsedly4X.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxcoarseUIdly.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_rxckdly.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rpneX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dx_wrapper.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxtg_fifo.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_master.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_zcal.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pipe_mod.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pipe.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphytub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_staging.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_hwt_top.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dfi_debug.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_antivalent.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_piping.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_piping_one2n_onechan.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_piping_one2n_alldb.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxreplicactl.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_tip.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphypub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_sb_gater.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_APBONLY.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_MASTER.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_DBYTE.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_AC.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_DRTUB.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_INITENG.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_PPGC.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_regs_ZCAL.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_asyncmsflop_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_perfctr_pub.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_roller_4b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_roller_table.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_dxX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_mrr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_fifo_fifoptrX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_xbar_ln2dq.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dbyte_digX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dbyte_hwt_iso.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dtsm.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_datatrain.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_trainingcntr.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pptrxclk.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_rxtrack.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_txppt.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_cntinv.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_rxppt.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_xbar_dq2ln.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_dfi2dbtxX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_dfi2dbwckX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_txcoarsedlyX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_txdqcoarsedlyX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_coarsedlyX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_dbrxtgX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_dbrxX.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_roller_1b.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_pub_lp54acsm.v
$DDR_PHY_RTL_PATH/src/pub/dwc_lpddr5xphy_lp54acsm_pulsex.v
$DDR_PHY_RTL_PATH/src/dwc_lpddr5xphy_ac_wrapperX.v
$DDR_PHY_RTL_PATH/src/dwc_lpddr5xphy_dbyte_wrapperX.v
$DDR_PHY_RTL_PATH/src/dwc_lpddr5xphy_top.v

// PHY Hard Macors
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/rtl/dwc_lpddr5xphy_cdc_syn_stdlib.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/rtl/dwc_lpddr5xphycmosx2_top.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/rtl/dwc_lpddr5xphy_rtl_syn_stdlib.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/rtl/dwc_lpddr5xphy_mtestmux.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_rxacvref_vref_rdac.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_stdcells_HM_models.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_por.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_rxacvref_vref_dec_analog.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_rxacvref.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_txrxcmos.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_mux8.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_mux64.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_decoder3to8.v
$DDR_PHY_RTL_PATH/cmosx2_ew/Latest/behavior/dwc_lpddr5xphy_vregvsh_vref_mux.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphyckx2_top.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_regs_HMAC.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_wrdatafifo.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_cmdfifo7.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_lcdl_dlyselencode.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_pclkdca_calseq.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_pclkdca_calval.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_pclkdca_lcdlcalseq.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_dlycalval.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_lcdl_wrapper.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_data_fifo_nv_X.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_cntrl.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_dlytest.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_clk_multiplexer.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_ctrl.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_counter.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_dlyscale.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_gf.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_clk_ctrl_chain.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_csr_decode.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_decoder.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_clkor2.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_clkand2.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_csrC.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_csrRW_RW.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_occ_orTree.sv
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_csr.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/rtl/dwc_lpddr5xphy_dftclkmux.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_pclk_rxdca.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lcdl_dlyseldecode_stdprod.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_dcd.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_txfe_dca.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lcdl_atpg.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lstx_acx2.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_txrxac.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_rxac.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lcdl.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_txfe.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lcdl_core.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_txbe.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_lcdl_cal_SR.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_rxac_afe.v
$DDR_PHY_RTL_PATH/ckx2_ew/Latest/behavior/dwc_lpddr5xphy_stdlib_comparator.v
$DDR_PHY_RTL_PATH/acx2_ew/Latest/rtl/dwc_lpddr5xphyacx2_top.v
$DDR_PHY_RTL_PATH/acx2_ew/Latest/rtl/dwc_lpddr5xphy_acx1.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_regs_HMDBYTE4.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphydx4_top.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_dqsx1.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_dqx1.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_rxdatfifo_X.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_cmdfifo6.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_dx_ttcf_demux_dq.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_dx_ttcf_demux_dqs.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_rsm_fifo_v2.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_dqssamp_fifo.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/rtl/dwc_lpddr5xphy_data_fifo_rx_X.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxreplica_gated_se2diff.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_txrxdqs.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_txrxdq.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_lstx_dx4.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxreplica.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_afe.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_dfeout.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_txfedqs.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxreplica_phase_detector.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_replica_core.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_core.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_rdgate.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_phase_detect.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_afe.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_pclk_rptx2.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_sa_dfe.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_gm_bias_lp5.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_dfe_summer.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_offgen.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_cml2cmos.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_vreftop.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_dfebias.v
$DDR_PHY_RTL_PATH/dx4_ew/Latest/behavior/dwc_lpddr5xphy_rxdqs_replica_att.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/rtl/dwc_lpddr5xphy_regs_HMZCAL.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/rtl/dwc_lpddr5xphyzcal_top.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalio.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_lstx_zcal.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_ato.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_cmpr_pasa.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_cmpr.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_cmpr_ibias.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_foldedcascode.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_sampler.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_input_divider.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_dac.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_calmux.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_rxdq_vrefdac.v
$DDR_PHY_RTL_PATH/zcal_ew/Latest/behavior/dwc_lpddr5xphy_zcalana_rcfilt.v
$DDR_PHY_RTL_PATH/master_ew/Latest/rtl/dwc_lpddr5xphymaster_top.v
$DDR_PHY_RTL_PATH/master_ew/Latest/rtl/dwc_lpddr5xphy_regs_HMMAS.v
$DDR_PHY_RTL_PATH/master_ew/Latest/rtl/dwc_lpddr5xphy_cmdfifo4X.v
$DDR_PHY_RTL_PATH/master_ew/Latest/rtl/dwc_lpddr5xphy_ptrinit_scm.v
$DDR_PHY_RTL_PATH/master_ew/Latest/rtl/dwc_lpddr5xphy_master_pclk_mux.v
$DDR_PHY_RTL_PATH/master_ew/Latest/behavior/dwc_phy_pll_ns.v
$DDR_PHY_RTL_PATH/master_ew/Latest/behavior/dwc_lpddr5xphy_pclk_master.v
$DDR_PHY_RTL_PATH/master_ew/Latest/behavior/dwc_lpddr5xphy_techrevision.v
$DDR_PHY_RTL_PATH/master_ew/Latest/behavior/dwc_lpddr5xphy_ato_pll.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/rtl/dwc_lpddr5xphycsx2_top.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/rtl/dwc_lpddr5xphy_csx1.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_txrxcs.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_rxcs.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_txfecs.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_txbecs.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_rxcs_afe.v
$DDR_PHY_RTL_PATH/csx2_ew/Latest/behavior/dwc_lpddr5xphy_lstx_csx2.v
$DDR_PHY_RTL_PATH/dx5_ew/Latest/rtl/dwc_lpddr5xphy_regs_HMDBYTE.v
$DDR_PHY_RTL_PATH/dx5_ew/Latest/rtl/dwc_lpddr5xphydx5_top.v
$DDR_PHY_RTL_PATH/dx5_ew/Latest/behavior/dwc_lpddr5xphy_lstx_dx5.v

$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/DWC_ddrphy_mem_wrap.v               
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x72m4b4c1r2_wrapper.v
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_ra1rwp_hsr_lvt_1536x78m4b4c1r2_wrapper.v
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x8m4b2c1r2_wrapper.v
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1536x39m4b4c1r2_wrapper.v
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x64m2b1c1r2_wrapper.v
$DDR_MEM_PATH/i_DWC_ddrphy_mem_wrap/src/ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x56m4b4c1r2_wrapper.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x72m4b4c1r2.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_ra1rwp_hsr_lvt_1536x78m4b4c1r2.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x8m4b2c1r2.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1536x39m4b4c1r2.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x64m2b1c1r2.v
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x56m4b4c1r2.v

$DDR_MEM_PATH/i_DWC_uddrctl_mem_wrap/src/ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x128m1b4c1r2_wrapper.v               
$DDR_MEM_PATH/mem/ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x128m1b4c1r2.v               
$DDR_MEM_PATH/i_DWC_uddrctl_mem_wrap/src/DWC_uddrctl_mem_wrap_cc_constants.v
$DDR_MEM_PATH/i_DWC_uddrctl_mem_wrap/src/DWC_uddrctl_mem_wrap.v               

$DDR_MEM_PATH/i_DWC_ddr_ss_clk_blk/src/DWC_ddr_ss_clk_gate.v   
$DDR_MEM_PATH/i_DWC_ddr_ss_clk_blk/src/DWC_ddr_ss_clk_mux.v
$DDR_MEM_PATH/i_DWC_ddr_ss_clk_blk/src/DWC_ddr_ss_clk_blk.v    

$DDR_MEM_PATH/i_DWC_apb_decoder/src/DWC_apb_constants.v  
$DDR_MEM_PATH/i_DWC_apb_decoder/src/DWC_apb_decoder.sv

// component: (top level)
// library: work

// files:
// $DDR_SUBSYSTEM_RTL_PATH/src/snps_ddr_subsystem.v

// files modified by axelera (originals are commented above):
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem.v
// files added by axelera
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c10_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c10_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c11_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c11_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c12_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c12_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c13_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c13_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c13_interface_m2.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c1_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c1_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c2_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c2_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c3_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c3_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c4_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c4_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c5_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c5_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c6_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c6_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c7_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c7_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c8_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c8_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c9_controller.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c9_interface_m1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c2_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c12_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c7_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_bap.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c9_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c5_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c8_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c13_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c6_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c11_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c4_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c10_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c3_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbist_c1_controller_assembly.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x64m2b1c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x56m4b4c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x128m1b4c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_ra1rwp_hsr_rvt_1536x39m4b4c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x72m4b4c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_ra1rwp_hsr_lvt_1536x78m4b4c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_mbisr_register_ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x8m4b2c1r2_wrapper.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_tdr_sri_ctrl.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_tdr_rx_pad_en.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_tdr_rx_data_rcv.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_sib_3.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_tdr_tx_mode.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_sib_4.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_sib_1.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_tdr_rx_rcv_en.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_sib_2.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_bscan_logical_group_DEF.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_bscan_cells.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_rtl1_tessent_bscan_interface.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_DWC_ddrphy_mem_wrap.v
$DDR_AX_RTL_PATH/src/snps_ddr_subsystem_DWC_uddrctl_mem_wrap.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_posedge_clock_dff_reset.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_edt_cx.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_edt_cx_tdr.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_edt_c1_int_tdr.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_edt_c1_int.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_tap_main.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_tdr_scan_mode.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_scanmux_1.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_tdr_phy.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_sib_1.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_sib_2.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_tdr_sri_ctrl.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_occ.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_ssn_scan_host_sh.v
$DDR_AX_RTL_PATH/src/lpddr_p_rtl2_tessent_ssn_receiver_1x_pipe_w24_1.v
$DDR_AX_RTL_PATH/src/lpddr_p_lpddr_subsys_wrapper.sv
$DDR_AX_RTL_PATH/src/lpddr_p.sv


