xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
xst -intstyle ise -ifn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.xst" -ofn "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/Low_Level_Implementation/Reg_File_V2.2/Reg_File/Data_Memory_16_Bit/Data_Memory_main.syr" 
