Analysis & Synthesis report for termProject
Thu Jun 08 23:15:57 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 08 23:15:57 2023          ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; termProject                                ;
; Top-level Entity Name       ; check_win_condition_wrapper                ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+---------------------------------------------------------------------------------+-----------------------------+--------------------+
; Option                                                                          ; Setting                     ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6                ;                    ;
; Top-level entity name                                                           ; check_win_condition_wrapper ; termProject        ;
; Family name                                                                     ; Cyclone V                   ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                         ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                          ; On                 ;
; Enable compact report table                                                     ; Off                         ; Off                ;
; Restructure Multiplexers                                                        ; Auto                        ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                         ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                         ; Off                ;
; Preserve fewer node names                                                       ; On                          ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                         ; Off                ;
; Verilog Version                                                                 ; Verilog_2001                ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                   ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                        ; Auto               ;
; Safe State Machine                                                              ; Off                         ; Off                ;
; Extract Verilog State Machines                                                  ; On                          ; On                 ;
; Extract VHDL State Machines                                                     ; On                          ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                         ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                        ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                         ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                          ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                          ; On                 ;
; Parallel Synthesis                                                              ; On                          ; On                 ;
; DSP Block Balancing                                                             ; Auto                        ; Auto               ;
; NOT Gate Push-Back                                                              ; On                          ; On                 ;
; Power-Up Don't Care                                                             ; On                          ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                         ; Off                ;
; Remove Duplicate Registers                                                      ; On                          ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                         ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                         ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                         ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                         ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                         ; Off                ;
; Ignore SOFT Buffers                                                             ; On                          ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                         ; Off                ;
; Optimization Technique                                                          ; Balanced                    ; Balanced           ;
; Carry Chain Length                                                              ; 70                          ; 70                 ;
; Auto Carry Chains                                                               ; On                          ; On                 ;
; Auto Open-Drain Pins                                                            ; On                          ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                         ; Off                ;
; Auto ROM Replacement                                                            ; On                          ; On                 ;
; Auto RAM Replacement                                                            ; On                          ; On                 ;
; Auto DSP Block Replacement                                                      ; On                          ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                        ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                        ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                          ; On                 ;
; Strict RAM Replacement                                                          ; Off                         ; Off                ;
; Allow Synchronous Control Signals                                               ; On                          ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                         ; Off                ;
; Auto Resource Sharing                                                           ; Off                         ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                         ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                         ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                         ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                          ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                         ; Off                ;
; Timing-Driven Synthesis                                                         ; On                          ; On                 ;
; Report Parameter Settings                                                       ; On                          ; On                 ;
; Report Source Assignments                                                       ; On                          ; On                 ;
; Report Connectivity Checks                                                      ; On                          ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                         ; Off                ;
; Synchronization Register Chain Length                                           ; 3                           ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation          ; Normal compilation ;
; HDL message level                                                               ; Level2                      ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                         ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                        ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                        ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                         ; 100                ;
; Clock MUX Protection                                                            ; On                          ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                         ; Off                ;
; Block Design Naming                                                             ; Auto                        ; Auto               ;
; SDC constraint protection                                                       ; Off                         ; Off                ;
; Synthesis Effort                                                                ; Auto                        ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                          ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                         ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                      ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                        ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                          ; On                 ;
; Synthesis Seed                                                                  ; 1                           ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                          ; On                 ;
+---------------------------------------------------------------------------------+-----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 08 23:15:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Warning (10463): Verilog HDL Declaration warning at TrianglesVsCircles.v(19): "enum" is SystemVerilog-2005 keyword
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(19) near text "logic";  expecting ";" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 19
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(19) near text "}";  expecting ";" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 19
Warning (10463): Verilog HDL Declaration warning at TrianglesVsCircles.v(22): "enum" is SystemVerilog-2005 keyword
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(22): identifier "enum" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 22
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(22) near text "logic";  expecting ";" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 22
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(22) near text "}";  expecting ";" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 22
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(50) near text "begin";  expecting ".", or "(" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 50
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(56) near text "=";  expecting ".", or "(" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 56
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(62): identifier "TRIANGLES_TURN" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 62
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(67): identifier "y_output" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 67
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(75): identifier "CIRCLES_TURN" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 75
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(77): identifier "y_output" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 77
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(80): identifier "y_output" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 80
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(88): identifier "CHECK_WIN" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 88
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(90): identifier "recent_position_circles" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 90
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(101) near text ")";  expecting ";" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 101
Error (10149): Verilog HDL Declaration error at TrianglesVsCircles.v(114): identifier "GAME_OVER" is already declared in the present scope File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 114
Error (10170): Verilog HDL syntax error at TrianglesVsCircles.v(158) near text "for";  expecting "endmodule" File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 158
Error (10112): Ignored design unit "TrianglesVsCircles" at TrianglesVsCircles.v(1) due to previous errors File: D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file trianglesvscircles.v
Info (12021): Found 0 design units, including 0 entities, in source file display.v
Info (12021): Found 1 design units, including 1 entities, in source file input_handler.v
    Info (12023): Found entity 1: input_handler
Info (12021): Found 1 design units, including 1 entities, in source file input_handler_tb.v
    Info (12023): Found entity 1: input_handler_tb
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file debounced_input_handler.v
    Info (12023): Found entity 1: debounced_input_handler
Info (12021): Found 1 design units, including 1 entities, in source file debounced_input_handler_tb.v
    Info (12023): Found entity 1: debounced_input_handler_tb
Info (12021): Found 1 design units, including 1 entities, in source file check_win_condition_wrapper.v
    Info (12023): Found entity 1: check_win_condition_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file tb_check_win_condition_wrapper.v
    Info (12023): Found entity 1: tb_check_win_condition_wrapper
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 2 warnings
    Error: Peak virtual memory: 4650 megabytes
    Error: Processing ended: Thu Jun 08 23:15:57 2023
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


