
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003404                       # Number of seconds simulated
sim_ticks                                  3403988514                       # Number of ticks simulated
final_tick                               574906911633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 358274                       # Simulator instruction rate (inst/s)
host_op_rate                                   461043                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283859                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939304                       # Number of bytes of host memory used
host_seconds                                 11991.84                       # Real time elapsed on the host
sim_insts                                  4296360822                       # Number of instructions simulated
sim_ops                                    5528748166                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       166016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        35328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        75136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               321792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       143360                       # Number of bytes written to this memory
system.physmem.bytes_written::total            143360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          587                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2514                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1120                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1120                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       601647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48771022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       526441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11092869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       601647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10378413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       488838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22072930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94533809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       601647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       526441                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       601647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       488838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2218574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42115301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42115301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42115301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       601647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48771022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       526441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11092869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       601647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10378413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       488838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22072930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              136649110                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8163043                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872896                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509183                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185755                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415799                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374143                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207647                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15978171                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872896                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581790                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910130                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        418358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668676                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7817237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.355450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4526196     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164472      2.10%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298232      3.82%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281260      3.60%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456580      5.84%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475769      6.09%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114083      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86425      1.11%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414220     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7817237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351939                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.957379                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493715                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       405885                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182165                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12837                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722625                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313697                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17881770                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722625                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642639                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         160584                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44102                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044675                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202603                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17400281                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68837                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23112039                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79217430                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79217430                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8198989                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2040                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           545808                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9882                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       217719                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16453328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13843641                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18776                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5026584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13789980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7817237                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.770912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2752056     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1441239     18.44%     53.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1268121     16.22%     69.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773976      9.90%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803091     10.27%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473682      6.06%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210573      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55972      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38527      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7817237                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54727     66.03%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18098     21.84%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10051     12.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863306     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109638      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375663     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494034      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13843641                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695892                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82876                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35606170                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21481965                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13926517                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34445                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784966                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144519                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722625                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         103472                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5616                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16455332                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669920                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583460                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208205                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13579052                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280676                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264588                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762603                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049332                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481927                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.663479                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397151                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381517                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220591                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20098789                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639280                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409009                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5083624                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186047                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7094612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.306646                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3299037     46.50%     46.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493507     21.05%     67.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833113     11.74%     79.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283570      4.00%     83.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272713      3.84%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114678      1.62%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299026      4.21%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88807      1.25%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410161      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7094612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410161                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23139853                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33634039                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 345806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.816304                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.816304                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.225034                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.225034                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62784822                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17552631                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18403023                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8163043                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3005430                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2451174                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202491                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1257826                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1167988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322337                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8973                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3003600                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16509377                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3005430                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1490325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3660801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1072896                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        492194                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1481780                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8024604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4363803     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          242283      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          447788      5.58%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          450295      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          279056      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224365      2.80%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          139132      1.73%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131128      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1746754     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8024604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368175                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022454                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3133262                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       486483                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3515168                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22002                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        867688                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       507486                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19792046                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        867688                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3361779                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97152                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        77504                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3304388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       316089                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19078307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26812944                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88981275                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88981275                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16493950                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10318994                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3350                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1624                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           883426                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1763075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       897006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       323290                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17971136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14289806                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28335                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6120373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18705244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8024604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895460                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2746938     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1740303     21.69%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1161359     14.47%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       754581      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       796131      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381857      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       304739      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68769      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69927      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8024604                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89120     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16728     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16619     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11955221     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191747      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1623      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1382676      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       758539      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14289806                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750549                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122467                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36755018                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24094789                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13958269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14412273                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44815                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       687996                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215965                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        867688                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49815                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8654                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17974391                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1763075                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       897006                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1624                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238524                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14096868                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1317987                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192938                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2058878                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1998394                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            740891                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726913                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13962815                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13958269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8890771                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25515187                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709935                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348450                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9605772                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11827216                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6147224                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204667                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7156916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2716227     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2005022     28.02%     65.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       832959     11.64%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       415155      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       414415      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168052      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168898      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90001      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       346187      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7156916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9605772                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11827216                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1756120                       # Number of memory references committed
system.switch_cpus1.commit.loads              1075079                       # Number of loads committed
system.switch_cpus1.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1707002                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10655453                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       346187                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24785169                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36817159                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 138439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9605772                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11827216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9605772                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849806                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849806                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176739                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176739                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63318029                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19400606                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18186183                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8163043                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3065666                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2503591                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205561                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1272382                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1204597                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314739                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9021                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3166533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16645730                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3065666                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1519336                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3606331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1069303                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        501146                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1541771                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8136081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4529750     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          294974      3.63%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          444841      5.47%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306585      3.77%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215065      2.64%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          208869      2.57%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126027      1.55%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          270890      3.33%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1739080     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8136081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375554                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039157                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3258332                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       523529                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3441632                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50721                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        861854                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       513723                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19919939                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        861854                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3442626                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47770                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       210304                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3304419                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       269097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19318851                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        112151                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27110437                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89903114                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89903114                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16655010                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10455419                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3441                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1660                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           805834                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1768033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       901916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10827                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       265494                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17998859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14365562                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28699                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6016268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18404250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8136081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916870                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2934552     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1624053     19.96%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1166380     14.34%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       776131      9.54%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       783977      9.64%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       376644      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       335106      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        63312      0.78%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75926      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8136081                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78223     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15507     14.10%     85.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16274     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12017782     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       181308      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1654      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1410833      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       753985      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14365562                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759829                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110004                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37005908                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24018480                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13967619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14475566                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45637                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       685815                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       213647                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        861854                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24564                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4723                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18002175                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1768033                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       901916                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1660                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237040                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14101691                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1319365                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263871                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2055297                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2004712                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            735932                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727504                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13973712                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13967619                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9046407                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25694663                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711080                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352073                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9683438                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11936271                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6065925                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207018                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7274227                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.640899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2805678     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2073361     28.50%     67.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       783602     10.77%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       439411      6.04%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369138      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165990      2.28%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       158583      2.18%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108239      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370225      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7274227                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9683438                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11936271                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1770487                       # Number of memory references committed
system.switch_cpus2.commit.loads              1082218                       # Number of loads committed
system.switch_cpus2.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1731760                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10745803                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246896                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370225                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24906198                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36866855                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9683438                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11936271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9683438                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842990                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842990                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186253                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186253                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63333282                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19430730                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18319568                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8163043                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2950125                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2399752                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198377                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1251945                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1159465                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          302642                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8846                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3260349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16108024                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2950125                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1462107                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3382469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1016848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        522532                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1592815                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7980402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4597933     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          182688      2.29%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235435      2.95%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          358296      4.49%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          346357      4.34%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          264685      3.32%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          156794      1.96%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          236820      2.97%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1601394     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7980402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361400                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973287                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3368994                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       512128                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3258790                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25642                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        814846                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499940                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19267641                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        814846                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3547555                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          96129                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156523                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3101659                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263688                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18702612                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          106                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113225                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83437                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26059327                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87091945                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87091945                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16153426                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9905860                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3921                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2196                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           751314                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1734859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       916057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18143                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       311900                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17376309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13977932                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25853                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5680399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17274583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7980402                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751532                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2787027     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1747737     21.90%     56.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1134088     14.21%     71.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       769536      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720832      9.03%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       382925      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       283140      3.55%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84318      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70799      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7980402                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68212     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14021     14.23%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16310     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11632878     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197318      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1578      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1379616      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       766542      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13977932                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.712343                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              98544                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007050                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36060658                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23060526                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13581631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14076476                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47213                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       668945                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232922                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        814846                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55663                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9295                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17380040                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       115442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1734859                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       916057                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2153                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       232536                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13706398                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1297146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       271529                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2046464                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1919793                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            749318                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.679079                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13585289                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13581631                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8723334                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24498675                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.663795                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9460359                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11627402                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5752676                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201403                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7165556                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149681                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2776558     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2054942     28.68%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       754743     10.53%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       431964      6.03%     83.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361116      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179731      2.51%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176224      2.46%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75605      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       354673      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7165556                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9460359                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11627402                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1749043                       # Number of memory references committed
system.switch_cpus3.commit.loads              1065911                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1667802                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10480417                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237280                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       354673                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24190961                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35575476                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 182641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9460359                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11627402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9460359                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862868                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862868                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.158926                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.158926                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61673593                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18759886                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17792520                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3156                       # number of misc regfile writes
system.l20.replacements                          1313                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208527                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17697                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.783184                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          903.419295                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.856340                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   662.862106                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14801.862259                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055140                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000968                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040458                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903434                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3755                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3755                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1188                       # number of Writeback hits
system.l20.Writeback_hits::total                 1188                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3755                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3755                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3755                       # number of overall hits
system.l20.overall_hits::total                   3755                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1297                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1313                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1297                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1313                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1297                       # number of overall misses
system.l20.overall_misses::total                 1313                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2784708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    209329416                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      212114124                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2784708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    209329416                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       212114124                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2784708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    209329416                       # number of overall miss cycles
system.l20.overall_miss_latency::total      212114124                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5052                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5068                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1188                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1188                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5052                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5068                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5052                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5068                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256730                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259077                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256730                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259077                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256730                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259077                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161395.077872                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161549.218583                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161395.077872                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161549.218583                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161395.077872                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161549.218583                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 232                       # number of writebacks
system.l20.writebacks::total                      232                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1297                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1313                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1297                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1313                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1297                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1313                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    194521551                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    197123957                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    194521551                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    197123957                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    194521551                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    197123957                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256730                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259077                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256730                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259077                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256730                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259077                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149978.065536                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150132.488195                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149978.065536                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150132.488195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149978.065536                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150132.488195                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           309                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          419118                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16693                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.107410                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1036.866761                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.957551                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   144.326717                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15188.848971                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063285                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000852                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.008809                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.927054                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3512                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3512                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1047                       # number of Writeback hits
system.l21.Writeback_hits::total                 1047                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3512                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3512                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3512                       # number of overall hits
system.l21.overall_hits::total                   3512                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          295                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  309                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          295                       # number of demand (read+write) misses
system.l21.demand_misses::total                   309                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          295                       # number of overall misses
system.l21.overall_misses::total                  309                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3315399                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     51734741                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       55050140                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3315399                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     51734741                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        55050140                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3315399                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     51734741                       # number of overall miss cycles
system.l21.overall_miss_latency::total       55050140                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3807                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3821                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1047                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1047                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3807                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3821                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3807                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3821                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.077489                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.080869                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.077489                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.080869                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.077489                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.080869                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 175372.003390                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 178155.792880                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 175372.003390                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 178155.792880                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 175372.003390                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 178155.792880                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 236                       # number of writebacks
system.l21.writebacks::total                      236                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          295                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             309                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          295                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              309                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          295                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             309                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     48334132                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     51488417                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     48334132                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     51488417                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     48334132                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     51488417                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.077489                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.080869                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.077489                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.080869                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.077489                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.080869                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163844.515254                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166629.181230                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 163844.515254                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166629.181230                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 163844.515254                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166629.181230                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           292                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          352224                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16676                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.121612                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1300.408319                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.320306                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   137.198212                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                   13                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14918.073162                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.079371                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000935                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008374                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000793                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.910527                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2941                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2941                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             978                       # number of Writeback hits
system.l22.Writeback_hits::total                  978                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2941                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2941                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2941                       # number of overall hits
system.l22.overall_hits::total                   2941                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          276                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  292                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          276                       # number of demand (read+write) misses
system.l22.demand_misses::total                   292                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          276                       # number of overall misses
system.l22.overall_misses::total                  292                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2553894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     47052165                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       49606059                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2553894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     47052165                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        49606059                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2553894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     47052165                       # number of overall miss cycles
system.l22.overall_miss_latency::total       49606059                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3217                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3233                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          978                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              978                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3217                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3233                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3217                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3233                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085794                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.090319                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.085794                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.090319                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.085794                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.090319                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170478.858696                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169883.763699                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170478.858696                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169883.763699                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170478.858696                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169883.763699                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 221                       # number of writebacks
system.l22.writebacks::total                      221                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          276                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             292                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          276                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              292                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          276                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             292                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     43905322                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     46276982                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     43905322                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     46276982                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     43905322                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     46276982                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085794                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.090319                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.085794                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.090319                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.085794                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.090319                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 159077.253623                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158482.815068                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 159077.253623                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158482.815068                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 159077.253623                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158482.815068                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           600                       # number of replacements
system.l23.tagsinuse                     16383.934248                       # Cycle average of tags in use
system.l23.total_refs                          631647                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16984                       # Sample count of references to valid blocks.
system.l23.avg_refs                         37.190709                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2249.217143                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970413                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   306.568096                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13815.178595                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.137281                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.018711                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.843212                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4343                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4343                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2519                       # number of Writeback hits
system.l23.Writeback_hits::total                 2519                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4343                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4343                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4343                       # number of overall hits
system.l23.overall_hits::total                   4343                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          587                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  600                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          587                       # number of demand (read+write) misses
system.l23.demand_misses::total                   600                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          587                       # number of overall misses
system.l23.overall_misses::total                  600                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2094803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     90458296                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       92553099                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2094803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     90458296                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        92553099                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2094803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     90458296                       # number of overall miss cycles
system.l23.overall_miss_latency::total       92553099                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4930                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4943                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2519                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2519                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4930                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4943                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4930                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4943                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.119067                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.121384                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.119067                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.121384                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.119067                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.121384                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 154102.718910                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154255.165000                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 154102.718910                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154255.165000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 154102.718910                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154255.165000                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 431                       # number of writebacks
system.l23.writebacks::total                      431                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          587                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             600                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          587                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              600                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          587                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             600                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     83756920                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     85702968                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     83756920                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     85702968                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     83756920                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     85702968                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119067                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.121384                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.119067                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.121384                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.119067                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.121384                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142686.405451                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142838.280000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142686.405451                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142838.280000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142686.405451                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142838.280000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.856286                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700770                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844752.799263                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.856286                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025411                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869962                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668656                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668656                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668656                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668656                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4033920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4033920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668676                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668676                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668676                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668676                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668676                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668676                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5052                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937218                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5308                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42188.624341                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.062696                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.937304                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777589                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222411                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068861                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068861                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505801                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505801                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15513                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15513                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15513                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15513                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1389431767                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1389431767                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1389431767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1389431767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1389431767                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1389431767                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521314                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521314                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521314                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521314                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006153                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006153                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006153                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89565.639593                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89565.639593                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89565.639593                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89565.639593                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89565.639593                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89565.639593                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1188                       # number of writebacks
system.cpu0.dcache.writebacks::total             1188                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10461                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10461                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5052                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5052                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    236308398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    236308398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    236308398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    236308398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    236308398                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    236308398                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46775.217340                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46775.217340                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46775.217340                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46775.217340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46775.217340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46775.217340                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.957504                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086121448                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345834.660907                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.957504                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022368                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741919                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1481764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1481764                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1481764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1481764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1481764                       # number of overall hits
system.cpu1.icache.overall_hits::total        1481764                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3816949                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3816949                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3816949                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3816949                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3816949                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3816949                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1481780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1481780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1481780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1481780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1481780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1481780                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 238559.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 238559.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 238559.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3329399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3329399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3329399                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 237814.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3807                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166243081                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4063                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40916.337928                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.334017                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.665983                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1005547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1005547                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       677844                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        677844                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1683391                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1683391                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1683391                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1683391                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9903                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9903                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9903                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9903                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9903                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    442765987                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    442765987                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    442765987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    442765987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    442765987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    442765987                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1015450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1015450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       677844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       677844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1693294                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1693294                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1693294                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1693294                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009752                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005848                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005848                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44710.288498                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44710.288498                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44710.288498                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44710.288498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44710.288498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44710.288498                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1047                       # number of writebacks
system.cpu1.dcache.writebacks::total             1047                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6096                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6096                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3807                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3807                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75233294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75233294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75233294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75233294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75233294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75233294                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19761.831889                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19761.831889                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19761.831889                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19761.831889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19761.831889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19761.831889                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.320253                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089483036                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358188.389610                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.320253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024552                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739295                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1541749                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1541749                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1541749                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1541749                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1541749                       # number of overall hits
system.cpu2.icache.overall_hits::total        1541749                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3489985                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3489985                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3489985                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3489985                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3489985                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3489985                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1541771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1541771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1541771                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1541771                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1541771                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1541771                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158635.681818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158635.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158635.681818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2570079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2570079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2570079                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160629.937500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3217                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161277761                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3473                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46437.593147                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.302975                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.697025                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833215                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166785                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1003819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1003819                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684961                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684961                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1688780                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1688780                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1688780                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1688780                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6489                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6489                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6489                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6489                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6489                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    218353454                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    218353454                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    218353454                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    218353454                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    218353454                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    218353454                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1010308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1010308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1695269                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1695269                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1695269                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1695269                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006423                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006423                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33649.784867                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33649.784867                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33649.784867                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33649.784867                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33649.784867                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33649.784867                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          978                       # number of writebacks
system.cpu2.dcache.writebacks::total              978                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3272                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3272                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3272                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3272                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3272                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3272                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3217                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3217                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3217                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3217                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3217                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3217                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     70743760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     70743760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     70743760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     70743760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     70743760                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     70743760                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21990.599938                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21990.599938                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21990.599938                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21990.599938                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21990.599938                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21990.599938                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970370                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086645989                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190818.526210                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970370                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1592794                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1592794                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1592794                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1592794                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1592794                       # number of overall hits
system.cpu3.icache.overall_hits::total        1592794                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3130680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3130680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3130680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3130680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3130680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3130680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1592815                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1592815                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1592815                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1592815                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1592815                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1592815                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       149080                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       149080                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       149080                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       149080                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       149080                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       149080                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2107803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2107803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2107803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162138.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4930                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170750977                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5186                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32925.371577                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.513831                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.486169                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884820                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115180                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       987006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         987006                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       679539                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        679539                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1578                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1666545                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1666545                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1666545                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1666545                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12420                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12420                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          350                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12770                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12770                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12770                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12770                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    551286518                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    551286518                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     49350164                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49350164                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    600636682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    600636682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    600636682                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    600636682                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       999426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       999426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       679889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       679889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1679315                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1679315                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1679315                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1679315                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012427                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012427                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000515                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007604                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007604                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007604                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007604                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44386.998229                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44386.998229                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 141000.468571                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141000.468571                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47034.979013                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47034.979013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47034.979013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47034.979013                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       594135                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       198045                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2519                       # number of writebacks
system.cpu3.dcache.writebacks::total             2519                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7490                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7490                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          350                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          350                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7840                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7840                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4930                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4930                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4930                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4930                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4930                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4930                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    126413583                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    126413583                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    126413583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    126413583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    126413583                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    126413583                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25641.700406                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25641.700406                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25641.700406                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25641.700406                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25641.700406                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25641.700406                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
