
lab4_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011174  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f60  08011328  08011328  00012328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013288  08013288  00015344  2**0
                  CONTENTS
  4 .ARM          00000008  08013288  08013288  00014288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013290  08013290  00015344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013290  08013290  00014290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013294  08013294  00014294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000344  20000000  08013298  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00015344  2**0
                  CONTENTS
 10 .bss          00006990  20000344  20000344  00015344  2**2
                  ALLOC
 11 ._user_heap_stack 00002404  20006cd4  20006cd4  00015344  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00015344  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028d83  00000000  00000000  00015374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000065ec  00000000  00000000  0003e0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002530  00000000  00000000  000446e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c5f  00000000  00000000  00046c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009fd1  00000000  00000000  00048877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c4f9  00000000  00000000  00052848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7496  00000000  00000000  0007ed41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001761d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ad0c  00000000  00000000  0017621c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00180f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000344 	.word	0x20000344
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801130c 	.word	0x0801130c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000348 	.word	0x20000348
 80001ec:	0801130c 	.word	0x0801130c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <DrawArrows>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void DrawArrows(float pitch, float roll) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ec2:	edc7 0a00 	vstr	s1, [r7]
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eca:	f001 fb73 	bl	80025b4 <BSP_LCD_Clear>

    // Kiểm tra hướng nghiêng
    if (pitch > THRESHOLD) {
 8000ece:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ed2:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000f54 <DrawArrows+0x9c>
 8000ed6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ede:	dd06      	ble.n	8000eee <DrawArrows+0x36>
        BSP_LCD_DisplayStringAt(120, 50, "▲", CENTER_MODE); // Nghiêng trước
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f58 <DrawArrows+0xa0>)
 8000ee4:	2132      	movs	r1, #50	@ 0x32
 8000ee6:	2078      	movs	r0, #120	@ 0x78
 8000ee8:	f001 fbd0 	bl	800268c <BSP_LCD_DisplayStringAt>
 8000eec:	e00e      	b.n	8000f0c <DrawArrows+0x54>
    } else if (pitch < -THRESHOLD) {
 8000eee:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ef2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000f5c <DrawArrows+0xa4>
 8000ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000efe:	d505      	bpl.n	8000f0c <DrawArrows+0x54>
    	BSP_LCD_DisplayStringAt(120, 190, "▼", CENTER_MODE); // Nghiêng sau
 8000f00:	2301      	movs	r3, #1
 8000f02:	4a17      	ldr	r2, [pc, #92]	@ (8000f60 <DrawArrows+0xa8>)
 8000f04:	21be      	movs	r1, #190	@ 0xbe
 8000f06:	2078      	movs	r0, #120	@ 0x78
 8000f08:	f001 fbc0 	bl	800268c <BSP_LCD_DisplayStringAt>
    }

    if (roll > THRESHOLD) {
 8000f0c:	edd7 7a00 	vldr	s15, [r7]
 8000f10:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000f54 <DrawArrows+0x9c>
 8000f14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f1c:	dd06      	ble.n	8000f2c <DrawArrows+0x74>
    	BSP_LCD_DisplayStringAt(190, 120, "►", CENTER_MODE); // Nghiêng phải
 8000f1e:	2301      	movs	r3, #1
 8000f20:	4a10      	ldr	r2, [pc, #64]	@ (8000f64 <DrawArrows+0xac>)
 8000f22:	2178      	movs	r1, #120	@ 0x78
 8000f24:	20be      	movs	r0, #190	@ 0xbe
 8000f26:	f001 fbb1 	bl	800268c <BSP_LCD_DisplayStringAt>
    } else if (roll < -THRESHOLD) {
    	BSP_LCD_DisplayStringAt(50, 120, "◄", CENTER_MODE); // Nghiêng trái
    }

}
 8000f2a:	e00f      	b.n	8000f4c <DrawArrows+0x94>
    } else if (roll < -THRESHOLD) {
 8000f2c:	edd7 7a00 	vldr	s15, [r7]
 8000f30:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000f5c <DrawArrows+0xa4>
 8000f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f3c:	d400      	bmi.n	8000f40 <DrawArrows+0x88>
}
 8000f3e:	e005      	b.n	8000f4c <DrawArrows+0x94>
    	BSP_LCD_DisplayStringAt(50, 120, "◄", CENTER_MODE); // Nghiêng trái
 8000f40:	2301      	movs	r3, #1
 8000f42:	4a09      	ldr	r2, [pc, #36]	@ (8000f68 <DrawArrows+0xb0>)
 8000f44:	2178      	movs	r1, #120	@ 0x78
 8000f46:	2032      	movs	r0, #50	@ 0x32
 8000f48:	f001 fba0 	bl	800268c <BSP_LCD_DisplayStringAt>
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	43480000 	.word	0x43480000
 8000f58:	08011344 	.word	0x08011344
 8000f5c:	c3480000 	.word	0xc3480000
 8000f60:	08011348 	.word	0x08011348
 8000f64:	0801134c 	.word	0x0801134c
 8000f68:	08011350 	.word	0x08011350

08000f6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f70:	f002 f812 	bl	8002f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f74:	f000 f84e 	bl	8001014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f78:	f000 f8b6 	bl	80010e8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();//init LCD
 8000f7c:	f001 f9d8 	bl	8002330 <BSP_LCD_Init>
  BSP_SDRAM_Init();
 8000f80:	f001 fe40 	bl	8002c04 <BSP_SDRAM_Init>
  BSP_GYRO_Init();
 8000f84:	f001 f95a 	bl	800223c <BSP_GYRO_Init>

  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000f88:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f001 fa51 	bl	8002434 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);
 8000f92:	2001      	movs	r0, #1
 8000f94:	f001 fab2 	bl	80024fc <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 8000f98:	f001 fc36 	bl	8002808 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8000f9c:	4813      	ldr	r0, [pc, #76]	@ (8000fec <main+0x80>)
 8000f9e:	f001 fb09 	bl	80025b4 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000fa2:	4812      	ldr	r0, [pc, #72]	@ (8000fec <main+0x80>)
 8000fa4:	f001 fad2 	bl	800254c <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	f001 fab6 	bl	800251c <BSP_LCD_SetTextColor>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fb0:	f00a f8c6 	bl	800b140 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff0 <main+0x84>)
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	480e      	ldr	r0, [pc, #56]	@ (8000ff4 <main+0x88>)
 8000fba:	f00a f90b 	bl	800b1d4 <osThreadNew>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff8 <main+0x8c>)
 8000fc2:	6013      	str	r3, [r2, #0]

  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ffc <main+0x90>)
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	480d      	ldr	r0, [pc, #52]	@ (8001000 <main+0x94>)
 8000fca:	f00a f903 	bl	800b1d4 <osThreadNew>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001004 <main+0x98>)
 8000fd2:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8000fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001008 <main+0x9c>)
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	480c      	ldr	r0, [pc, #48]	@ (800100c <main+0xa0>)
 8000fda:	f00a f8fb 	bl	800b1d4 <osThreadNew>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8001010 <main+0xa4>)
 8000fe2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fe4:	f00a f8d0 	bl	800b188 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <main+0x7c>
 8000fec:	ff0000ff 	.word	0xff0000ff
 8000ff0:	080113d0 	.word	0x080113d0
 8000ff4:	08001155 	.word	0x08001155
 8000ff8:	20000360 	.word	0x20000360
 8000ffc:	080113f4 	.word	0x080113f4
 8001000:	08001169 	.word	0x08001169
 8001004:	20000364 	.word	0x20000364
 8001008:	08011418 	.word	0x08011418
 800100c:	080011d9 	.word	0x080011d9
 8001010:	20000368 	.word	0x20000368

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b094      	sub	sp, #80	@ 0x50
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0320 	add.w	r3, r7, #32
 800101e:	2230      	movs	r2, #48	@ 0x30
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f00e f8a9 	bl	800f17a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	4b28      	ldr	r3, [pc, #160]	@ (80010e0 <SystemClock_Config+0xcc>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001040:	4a27      	ldr	r2, [pc, #156]	@ (80010e0 <SystemClock_Config+0xcc>)
 8001042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001046:	6413      	str	r3, [r2, #64]	@ 0x40
 8001048:	4b25      	ldr	r3, [pc, #148]	@ (80010e0 <SystemClock_Config+0xcc>)
 800104a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	4b22      	ldr	r3, [pc, #136]	@ (80010e4 <SystemClock_Config+0xd0>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a21      	ldr	r2, [pc, #132]	@ (80010e4 <SystemClock_Config+0xd0>)
 800105e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b1f      	ldr	r3, [pc, #124]	@ (80010e4 <SystemClock_Config+0xd0>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001070:	2301      	movs	r3, #1
 8001072:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001074:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001084:	2308      	movs	r3, #8
 8001086:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001088:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800108c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800108e:	2302      	movs	r3, #2
 8001090:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001092:	2307      	movs	r3, #7
 8001094:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	f107 0320 	add.w	r3, r7, #32
 800109a:	4618      	mov	r0, r3
 800109c:	f004 fc0a 	bl	80058b4 <HAL_RCC_OscConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010a6:	f000 f8c5 	bl	8001234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
 80010ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2302      	movs	r3, #2
 80010b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80010bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	2105      	movs	r1, #5
 80010c8:	4618      	mov	r0, r3
 80010ca:	f004 fe6b 	bl	8005da4 <HAL_RCC_ClockConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010d4:	f000 f8ae 	bl	8001234 <Error_Handler>
  }
}
 80010d8:	bf00      	nop
 80010da:	3750      	adds	r7, #80	@ 0x50
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b17      	ldr	r3, [pc, #92]	@ (8001150 <MX_GPIO_Init+0x68>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <MX_GPIO_Init+0x68>)
 80010f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_GPIO_Init+0x68>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <MX_GPIO_Init+0x68>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a0f      	ldr	r2, [pc, #60]	@ (8001150 <MX_GPIO_Init+0x68>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b0d      	ldr	r3, [pc, #52]	@ (8001150 <MX_GPIO_Init+0x68>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <MX_GPIO_Init+0x68>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <MX_GPIO_Init+0x68>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <MX_GPIO_Init+0x68>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001142:	bf00      	nop
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800

08001154 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800115c:	f00c fd74 	bl	800dc48 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f00a f8c9 	bl	800b2f8 <osDelay>
 8001166:	e7fb      	b.n	8001160 <StartDefaultTask+0xc>

08001168 <StartTask01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8001168:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af04      	add	r7, sp, #16
 8001170:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for(;;)
  {
	BSP_GYRO_GetXYZ(dataRec);
 8001172:	4816      	ldr	r0, [pc, #88]	@ (80011cc <StartTask01+0x64>)
 8001174:	f001 f8c8 	bl	8002308 <BSP_GYRO_GetXYZ>
	sprintf(buffer, "X: %.2f, Y: %.2f, Z: %.2f", dataRec[0], dataRec[1], dataRec[2]);
 8001178:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <StartTask01+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9f3 	bl	8000568 <__aeabi_f2d>
 8001182:	4680      	mov	r8, r0
 8001184:	4689      	mov	r9, r1
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <StartTask01+0x64>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9ec 	bl	8000568 <__aeabi_f2d>
 8001190:	4604      	mov	r4, r0
 8001192:	460d      	mov	r5, r1
 8001194:	4b0d      	ldr	r3, [pc, #52]	@ (80011cc <StartTask01+0x64>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff f9e5 	bl	8000568 <__aeabi_f2d>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011a6:	e9cd 4500 	strd	r4, r5, [sp]
 80011aa:	4642      	mov	r2, r8
 80011ac:	464b      	mov	r3, r9
 80011ae:	4908      	ldr	r1, [pc, #32]	@ (80011d0 <StartTask01+0x68>)
 80011b0:	4808      	ldr	r0, [pc, #32]	@ (80011d4 <StartTask01+0x6c>)
 80011b2:	f00d ff7f 	bl	800f0b4 <siprintf>
	CDC_Transmit_HS(buffer, sizeof(buffer));
 80011b6:	2132      	movs	r1, #50	@ 0x32
 80011b8:	4806      	ldr	r0, [pc, #24]	@ (80011d4 <StartTask01+0x6c>)
 80011ba:	f00c fe03 	bl	800ddc4 <CDC_Transmit_HS>

    osDelay(1000);
 80011be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c2:	f00a f899 	bl	800b2f8 <osDelay>
	BSP_GYRO_GetXYZ(dataRec);
 80011c6:	bf00      	nop
 80011c8:	e7d3      	b.n	8001172 <StartTask01+0xa>
 80011ca:	bf00      	nop
 80011cc:	200003a0 	.word	0x200003a0
 80011d0:	08011354 	.word	0x08011354
 80011d4:	2000036c 	.word	0x2000036c

080011d8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	BSP_GYRO_GetXYZ(dataRec);
 80011e0:	480a      	ldr	r0, [pc, #40]	@ (800120c <StartTask02+0x34>)
 80011e2:	f001 f891 	bl	8002308 <BSP_GYRO_GetXYZ>
	// Hiển thị mũi tên tương ứng với hướng nghiêng
	DrawArrows(dataRec[1], dataRec[0]);
 80011e6:	4b09      	ldr	r3, [pc, #36]	@ (800120c <StartTask02+0x34>)
 80011e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <StartTask02+0x34>)
 80011ee:	ed93 7a00 	vldr	s14, [r3]
 80011f2:	eef0 0a47 	vmov.f32	s1, s14
 80011f6:	eeb0 0a67 	vmov.f32	s0, s15
 80011fa:	f7ff fe5d 	bl	8000eb8 <DrawArrows>

    osDelay(1000);
 80011fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001202:	f00a f879 	bl	800b2f8 <osDelay>
	BSP_GYRO_GetXYZ(dataRec);
 8001206:	bf00      	nop
 8001208:	e7ea      	b.n	80011e0 <StartTask02+0x8>
 800120a:	bf00      	nop
 800120c:	200003a0 	.word	0x200003a0

08001210 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d101      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001222:	f001 fedb 	bl	8002fdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40001000 	.word	0x40001000

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <Error_Handler+0x8>

08001240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_MspInit+0x54>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	4a11      	ldr	r2, [pc, #68]	@ (8001294 <HAL_MspInit+0x54>)
 8001250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001254:	6453      	str	r3, [r2, #68]	@ 0x44
 8001256:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <HAL_MspInit+0x54>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	603b      	str	r3, [r7, #0]
 8001266:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <HAL_MspInit+0x54>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <HAL_MspInit+0x54>)
 800126c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001270:	6413      	str	r3, [r2, #64]	@ 0x40
 8001272:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <HAL_MspInit+0x54>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800127a:	603b      	str	r3, [r7, #0]
 800127c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800127e:	2200      	movs	r2, #0
 8001280:	210f      	movs	r1, #15
 8001282:	f06f 0001 	mvn.w	r0, #1
 8001286:	f001 ffa5 	bl	80031d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800

08001298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	@ 0x38
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	4b33      	ldr	r3, [pc, #204]	@ (800137c <HAL_InitTick+0xe4>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b0:	4a32      	ldr	r2, [pc, #200]	@ (800137c <HAL_InitTick+0xe4>)
 80012b2:	f043 0310 	orr.w	r3, r3, #16
 80012b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b8:	4b30      	ldr	r3, [pc, #192]	@ (800137c <HAL_InitTick+0xe4>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	f003 0310 	and.w	r3, r3, #16
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c4:	f107 0210 	add.w	r2, r7, #16
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 ff74 	bl	80061bc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d103      	bne.n	80012e6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012de:	f004 ff59 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 80012e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80012e4:	e004      	b.n	80012f0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012e6:	f004 ff55 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 80012ea:	4603      	mov	r3, r0
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f2:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <HAL_InitTick+0xe8>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	0c9b      	lsrs	r3, r3, #18
 80012fa:	3b01      	subs	r3, #1
 80012fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80012fe:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <HAL_InitTick+0xec>)
 8001300:	4a21      	ldr	r2, [pc, #132]	@ (8001388 <HAL_InitTick+0xf0>)
 8001302:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <HAL_InitTick+0xec>)
 8001306:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800130a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800130c:	4a1d      	ldr	r2, [pc, #116]	@ (8001384 <HAL_InitTick+0xec>)
 800130e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001310:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001312:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_InitTick+0xec>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <HAL_InitTick+0xec>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131e:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_InitTick+0xec>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001324:	4817      	ldr	r0, [pc, #92]	@ (8001384 <HAL_InitTick+0xec>)
 8001326:	f005 fff1 	bl	800730c <HAL_TIM_Base_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001330:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001334:	2b00      	cmp	r3, #0
 8001336:	d11b      	bne.n	8001370 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001338:	4812      	ldr	r0, [pc, #72]	@ (8001384 <HAL_InitTick+0xec>)
 800133a:	f006 f841 	bl	80073c0 <HAL_TIM_Base_Start_IT>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001344:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001348:	2b00      	cmp	r3, #0
 800134a:	d111      	bne.n	8001370 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800134c:	2036      	movs	r0, #54	@ 0x36
 800134e:	f001 ff5d 	bl	800320c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b0f      	cmp	r3, #15
 8001356:	d808      	bhi.n	800136a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001358:	2200      	movs	r2, #0
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	2036      	movs	r0, #54	@ 0x36
 800135e:	f001 ff39 	bl	80031d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001362:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <HAL_InitTick+0xf4>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	e002      	b.n	8001370 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001370:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001374:	4618      	mov	r0, r3
 8001376:	3738      	adds	r7, #56	@ 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40023800 	.word	0x40023800
 8001380:	431bde83 	.word	0x431bde83
 8001384:	200003ac 	.word	0x200003ac
 8001388:	40001000 	.word	0x40001000
 800138c:	20000080 	.word	0x20000080

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <TIM6_DAC_IRQHandler+0x10>)
 80013ce:	f006 f867 	bl	80074a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200003ac 	.word	0x200003ac

080013dc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <OTG_HS_IRQHandler+0x10>)
 80013e2:	f003 f958 	bl	8004696 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20006484 	.word	0x20006484

080013f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return 1;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_kill>:

int _kill(int pid, int sig)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800140a:	f00d ff09 	bl	800f220 <__errno>
 800140e:	4603      	mov	r3, r0
 8001410:	2216      	movs	r2, #22
 8001412:	601a      	str	r2, [r3, #0]
  return -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_exit>:

void _exit (int status)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001428:	f04f 31ff 	mov.w	r1, #4294967295
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff ffe7 	bl	8001400 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001432:	bf00      	nop
 8001434:	e7fd      	b.n	8001432 <_exit+0x12>

08001436 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b086      	sub	sp, #24
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	e00a      	b.n	800145e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001448:	f3af 8000 	nop.w
 800144c:	4601      	mov	r1, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	60ba      	str	r2, [r7, #8]
 8001454:	b2ca      	uxtb	r2, r1
 8001456:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	3301      	adds	r3, #1
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	429a      	cmp	r2, r3
 8001464:	dbf0      	blt.n	8001448 <_read+0x12>
  }

  return len;
 8001466:	687b      	ldr	r3, [r7, #4]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3718      	adds	r7, #24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e009      	b.n	8001496 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	1c5a      	adds	r2, r3, #1
 8001486:	60ba      	str	r2, [r7, #8]
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	4618      	mov	r0, r3
 800148c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	3301      	adds	r3, #1
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	429a      	cmp	r2, r3
 800149c:	dbf1      	blt.n	8001482 <_write+0x12>
  }
  return len;
 800149e:	687b      	ldr	r3, [r7, #4]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <_close>:

int _close(int file)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014d0:	605a      	str	r2, [r3, #4]
  return 0;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_isatty>:

int _isatty(int file)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014e8:	2301      	movs	r3, #1
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b085      	sub	sp, #20
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	@ (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	@ (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f00d fe6e 	bl	800f220 <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	@ (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20030000 	.word	0x20030000
 8001570:	00000400 	.word	0x00000400
 8001574:	200003f4 	.word	0x200003f4
 8001578:	20006cd8 	.word	0x20006cd8

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	@ (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015a4:	f7ff ffea 	bl	800157c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a8:	480c      	ldr	r0, [pc, #48]	@ (80015dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015aa:	490d      	ldr	r1, [pc, #52]	@ (80015e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015ac:	4a0d      	ldr	r2, [pc, #52]	@ (80015e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b0:	e002      	b.n	80015b8 <LoopCopyDataInit>

080015b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b6:	3304      	adds	r3, #4

080015b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015bc:	d3f9      	bcc.n	80015b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015be:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015c0:	4c0a      	ldr	r4, [pc, #40]	@ (80015ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c4:	e001      	b.n	80015ca <LoopFillZerobss>

080015c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c8:	3204      	adds	r2, #4

080015ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015cc:	d3fb      	bcc.n	80015c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015ce:	f00d fe2d 	bl	800f22c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015d2:	f7ff fccb 	bl	8000f6c <main>
  bx  lr    
 80015d6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80015d8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 80015e4:	08013298 	.word	0x08013298
  ldr r2, =_sbss
 80015e8:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 80015ec:	20006cd4 	.word	0x20006cd4

080015f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC_IRQHandler>

080015f2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80015f6:	f000 fc6f 	bl	8001ed8 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80015fa:	20ca      	movs	r0, #202	@ 0xca
 80015fc:	f000 f95d 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001600:	20c3      	movs	r0, #195	@ 0xc3
 8001602:	f000 f967 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001606:	2008      	movs	r0, #8
 8001608:	f000 f964 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 800160c:	2050      	movs	r0, #80	@ 0x50
 800160e:	f000 f961 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001612:	20cf      	movs	r0, #207	@ 0xcf
 8001614:	f000 f951 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001618:	2000      	movs	r0, #0
 800161a:	f000 f95b 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800161e:	20c1      	movs	r0, #193	@ 0xc1
 8001620:	f000 f958 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001624:	2030      	movs	r0, #48	@ 0x30
 8001626:	f000 f955 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800162a:	20ed      	movs	r0, #237	@ 0xed
 800162c:	f000 f945 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001630:	2064      	movs	r0, #100	@ 0x64
 8001632:	f000 f94f 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001636:	2003      	movs	r0, #3
 8001638:	f000 f94c 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 800163c:	2012      	movs	r0, #18
 800163e:	f000 f949 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001642:	2081      	movs	r0, #129	@ 0x81
 8001644:	f000 f946 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001648:	20e8      	movs	r0, #232	@ 0xe8
 800164a:	f000 f936 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800164e:	2085      	movs	r0, #133	@ 0x85
 8001650:	f000 f940 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001654:	2000      	movs	r0, #0
 8001656:	f000 f93d 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800165a:	2078      	movs	r0, #120	@ 0x78
 800165c:	f000 f93a 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001660:	20cb      	movs	r0, #203	@ 0xcb
 8001662:	f000 f92a 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001666:	2039      	movs	r0, #57	@ 0x39
 8001668:	f000 f934 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 800166c:	202c      	movs	r0, #44	@ 0x2c
 800166e:	f000 f931 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001672:	2000      	movs	r0, #0
 8001674:	f000 f92e 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001678:	2034      	movs	r0, #52	@ 0x34
 800167a:	f000 f92b 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800167e:	2002      	movs	r0, #2
 8001680:	f000 f928 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001684:	20f7      	movs	r0, #247	@ 0xf7
 8001686:	f000 f918 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800168a:	2020      	movs	r0, #32
 800168c:	f000 f922 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001690:	20ea      	movs	r0, #234	@ 0xea
 8001692:	f000 f912 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001696:	2000      	movs	r0, #0
 8001698:	f000 f91c 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800169c:	2000      	movs	r0, #0
 800169e:	f000 f919 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80016a2:	20b1      	movs	r0, #177	@ 0xb1
 80016a4:	f000 f909 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016a8:	2000      	movs	r0, #0
 80016aa:	f000 f913 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80016ae:	201b      	movs	r0, #27
 80016b0:	f000 f910 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80016b4:	20b6      	movs	r0, #182	@ 0xb6
 80016b6:	f000 f900 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80016ba:	200a      	movs	r0, #10
 80016bc:	f000 f90a 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80016c0:	20a2      	movs	r0, #162	@ 0xa2
 80016c2:	f000 f907 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80016c6:	20c0      	movs	r0, #192	@ 0xc0
 80016c8:	f000 f8f7 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016cc:	2010      	movs	r0, #16
 80016ce:	f000 f901 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80016d2:	20c1      	movs	r0, #193	@ 0xc1
 80016d4:	f000 f8f1 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016d8:	2010      	movs	r0, #16
 80016da:	f000 f8fb 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80016de:	20c5      	movs	r0, #197	@ 0xc5
 80016e0:	f000 f8eb 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80016e4:	2045      	movs	r0, #69	@ 0x45
 80016e6:	f000 f8f5 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80016ea:	2015      	movs	r0, #21
 80016ec:	f000 f8f2 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80016f0:	20c7      	movs	r0, #199	@ 0xc7
 80016f2:	f000 f8e2 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80016f6:	2090      	movs	r0, #144	@ 0x90
 80016f8:	f000 f8ec 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80016fc:	2036      	movs	r0, #54	@ 0x36
 80016fe:	f000 f8dc 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001702:	20c8      	movs	r0, #200	@ 0xc8
 8001704:	f000 f8e6 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001708:	20f2      	movs	r0, #242	@ 0xf2
 800170a:	f000 f8d6 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800170e:	2000      	movs	r0, #0
 8001710:	f000 f8e0 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001714:	20b0      	movs	r0, #176	@ 0xb0
 8001716:	f000 f8d0 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800171a:	20c2      	movs	r0, #194	@ 0xc2
 800171c:	f000 f8da 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001720:	20b6      	movs	r0, #182	@ 0xb6
 8001722:	f000 f8ca 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001726:	200a      	movs	r0, #10
 8001728:	f000 f8d4 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 800172c:	20a7      	movs	r0, #167	@ 0xa7
 800172e:	f000 f8d1 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001732:	2027      	movs	r0, #39	@ 0x27
 8001734:	f000 f8ce 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001738:	2004      	movs	r0, #4
 800173a:	f000 f8cb 	bl	80018d4 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800173e:	202a      	movs	r0, #42	@ 0x2a
 8001740:	f000 f8bb 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001744:	2000      	movs	r0, #0
 8001746:	f000 f8c5 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800174a:	2000      	movs	r0, #0
 800174c:	f000 f8c2 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001750:	2000      	movs	r0, #0
 8001752:	f000 f8bf 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001756:	20ef      	movs	r0, #239	@ 0xef
 8001758:	f000 f8bc 	bl	80018d4 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800175c:	202b      	movs	r0, #43	@ 0x2b
 800175e:	f000 f8ac 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001762:	2000      	movs	r0, #0
 8001764:	f000 f8b6 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001768:	2000      	movs	r0, #0
 800176a:	f000 f8b3 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800176e:	2001      	movs	r0, #1
 8001770:	f000 f8b0 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001774:	203f      	movs	r0, #63	@ 0x3f
 8001776:	f000 f8ad 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800177a:	20f6      	movs	r0, #246	@ 0xf6
 800177c:	f000 f89d 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001780:	2001      	movs	r0, #1
 8001782:	f000 f8a7 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001786:	2000      	movs	r0, #0
 8001788:	f000 f8a4 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 800178c:	2006      	movs	r0, #6
 800178e:	f000 f8a1 	bl	80018d4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001792:	202c      	movs	r0, #44	@ 0x2c
 8001794:	f000 f891 	bl	80018ba <ili9341_WriteReg>
  LCD_Delay(200);
 8001798:	20c8      	movs	r0, #200	@ 0xc8
 800179a:	f000 fc8b 	bl	80020b4 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800179e:	2026      	movs	r0, #38	@ 0x26
 80017a0:	f000 f88b 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f000 f895 	bl	80018d4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80017aa:	20e0      	movs	r0, #224	@ 0xe0
 80017ac:	f000 f885 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80017b0:	200f      	movs	r0, #15
 80017b2:	f000 f88f 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80017b6:	2029      	movs	r0, #41	@ 0x29
 80017b8:	f000 f88c 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80017bc:	2024      	movs	r0, #36	@ 0x24
 80017be:	f000 f889 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80017c2:	200c      	movs	r0, #12
 80017c4:	f000 f886 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80017c8:	200e      	movs	r0, #14
 80017ca:	f000 f883 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017ce:	2009      	movs	r0, #9
 80017d0:	f000 f880 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80017d4:	204e      	movs	r0, #78	@ 0x4e
 80017d6:	f000 f87d 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80017da:	2078      	movs	r0, #120	@ 0x78
 80017dc:	f000 f87a 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80017e0:	203c      	movs	r0, #60	@ 0x3c
 80017e2:	f000 f877 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017e6:	2009      	movs	r0, #9
 80017e8:	f000 f874 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80017ec:	2013      	movs	r0, #19
 80017ee:	f000 f871 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80017f2:	2005      	movs	r0, #5
 80017f4:	f000 f86e 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80017f8:	2017      	movs	r0, #23
 80017fa:	f000 f86b 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80017fe:	2011      	movs	r0, #17
 8001800:	f000 f868 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001804:	2000      	movs	r0, #0
 8001806:	f000 f865 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800180a:	20e1      	movs	r0, #225	@ 0xe1
 800180c:	f000 f855 	bl	80018ba <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001810:	2000      	movs	r0, #0
 8001812:	f000 f85f 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001816:	2016      	movs	r0, #22
 8001818:	f000 f85c 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800181c:	201b      	movs	r0, #27
 800181e:	f000 f859 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001822:	2004      	movs	r0, #4
 8001824:	f000 f856 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001828:	2011      	movs	r0, #17
 800182a:	f000 f853 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800182e:	2007      	movs	r0, #7
 8001830:	f000 f850 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001834:	2031      	movs	r0, #49	@ 0x31
 8001836:	f000 f84d 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800183a:	2033      	movs	r0, #51	@ 0x33
 800183c:	f000 f84a 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001840:	2042      	movs	r0, #66	@ 0x42
 8001842:	f000 f847 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001846:	2005      	movs	r0, #5
 8001848:	f000 f844 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800184c:	200c      	movs	r0, #12
 800184e:	f000 f841 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001852:	200a      	movs	r0, #10
 8001854:	f000 f83e 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001858:	2028      	movs	r0, #40	@ 0x28
 800185a:	f000 f83b 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800185e:	202f      	movs	r0, #47	@ 0x2f
 8001860:	f000 f838 	bl	80018d4 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001864:	200f      	movs	r0, #15
 8001866:	f000 f835 	bl	80018d4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800186a:	2011      	movs	r0, #17
 800186c:	f000 f825 	bl	80018ba <ili9341_WriteReg>
  LCD_Delay(200);
 8001870:	20c8      	movs	r0, #200	@ 0xc8
 8001872:	f000 fc1f 	bl	80020b4 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001876:	2029      	movs	r0, #41	@ 0x29
 8001878:	f000 f81f 	bl	80018ba <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800187c:	202c      	movs	r0, #44	@ 0x2c
 800187e:	f000 f81c 	bl	80018ba <ili9341_WriteReg>
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}

08001886 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800188a:	f000 fb25 	bl	8001ed8 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800188e:	2103      	movs	r1, #3
 8001890:	20d3      	movs	r0, #211	@ 0xd3
 8001892:	f000 f82c 	bl	80018ee <ili9341_ReadData>
 8001896:	4603      	mov	r3, r0
 8001898:	b29b      	uxth	r3, r3
}
 800189a:	4618      	mov	r0, r3
 800189c:	bd80      	pop	{r7, pc}

0800189e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80018a2:	2029      	movs	r0, #41	@ 0x29
 80018a4:	f000 f809 	bl	80018ba <ili9341_WriteReg>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}

080018ac <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80018b0:	2028      	movs	r0, #40	@ 0x28
 80018b2:	f000 f802 	bl	80018ba <ili9341_WriteReg>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}

080018ba <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f000 fba0 	bl	800200c <LCD_IO_WriteReg>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 fb71 	bl	8001fc8 <LCD_IO_WriteData>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	4603      	mov	r3, r0
 80018f6:	460a      	mov	r2, r1
 80018f8:	80fb      	strh	r3, [r7, #6]
 80018fa:	4613      	mov	r3, r2
 80018fc:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80018fe:	797a      	ldrb	r2, [r7, #5]
 8001900:	88fb      	ldrh	r3, [r7, #6]
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f000 fba3 	bl	8002050 <LCD_IO_ReadData>
 800190a:	4603      	mov	r3, r0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001918:	23f0      	movs	r3, #240	@ 0xf0
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001928:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	4603      	mov	r3, r0
 800193e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001940:	2300      	movs	r3, #0
 8001942:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001944:	f000 fbc2 	bl	80020cc <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 800194e:	f107 030f 	add.w	r3, r7, #15
 8001952:	2201      	movs	r2, #1
 8001954:	2120      	movs	r1, #32
 8001956:	4618      	mov	r0, r3
 8001958:	f000 fc04 	bl	8002164 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	0a1b      	lsrs	r3, r3, #8
 8001960:	b29b      	uxth	r3, r3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8001966:	f107 030f 	add.w	r3, r7, #15
 800196a:	2201      	movs	r2, #1
 800196c:	2123      	movs	r1, #35	@ 0x23
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fbf8 	bl	8002164 <GYRO_IO_Write>
}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001990:	f000 fb9c 	bl	80020cc <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001994:	1dfb      	adds	r3, r7, #7
 8001996:	2201      	movs	r2, #1
 8001998:	210f      	movs	r1, #15
 800199a:	4618      	mov	r0, r3
 800199c:	f000 fc14 	bl	80021c8 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80019a0:	79fb      	ldrb	r3, [r7, #7]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80019b0:	1dfb      	adds	r3, r7, #7
 80019b2:	2201      	movs	r2, #1
 80019b4:	2124      	movs	r1, #36	@ 0x24
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 fc06 	bl	80021c8 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80019c6:	1dfb      	adds	r3, r7, #7
 80019c8:	2201      	movs	r2, #1
 80019ca:	2124      	movs	r1, #36	@ 0x24
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 fbc9 	bl	8002164 <GYRO_IO_Write>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80019da:	b580      	push	{r7, lr}
 80019dc:	b084      	sub	sp, #16
 80019de:	af00      	add	r7, sp, #0
 80019e0:	4603      	mov	r3, r0
 80019e2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80019e4:	2300      	movs	r3, #0
 80019e6:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80019ee:	f107 030f 	add.w	r3, r7, #15
 80019f2:	2201      	movs	r2, #1
 80019f4:	2120      	movs	r1, #32
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fbb4 	bl	8002164 <GYRO_IO_Write>
}
 80019fc:	bf00      	nop
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	73fb      	strb	r3, [r7, #15]
 8001a12:	2300      	movs	r3, #0
 8001a14:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001a16:	f107 030f 	add.w	r3, r7, #15
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	2130      	movs	r1, #48	@ 0x30
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 fbd2 	bl	80021c8 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001a24:	f107 030e 	add.w	r3, r7, #14
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2122      	movs	r1, #34	@ 0x22
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fbcb 	bl	80021c8 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	121b      	asrs	r3, r3, #8
 8001a42:	b25a      	sxtb	r2, r3
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	b25b      	sxtb	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b25b      	sxtb	r3, r3
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8001a50:	7bbb      	ldrb	r3, [r7, #14]
 8001a52:	f023 0320 	bic.w	r3, r3, #32
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	7bbb      	ldrb	r3, [r7, #14]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001a66:	f107 030f 	add.w	r3, r7, #15
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	2130      	movs	r1, #48	@ 0x30
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 fb78 	bl	8002164 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001a74:	f107 030e 	add.w	r3, r7, #14
 8001a78:	2201      	movs	r2, #1
 8001a7a:	2122      	movs	r1, #34	@ 0x22
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 fb71 	bl	8002164 <GYRO_IO_Write>
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b084      	sub	sp, #16
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	4603      	mov	r3, r0
 8001a92:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001a94:	f107 030f 	add.w	r3, r7, #15
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2122      	movs	r1, #34	@ 0x22
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f000 fb93 	bl	80021c8 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10a      	bne.n	8001abe <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e00c      	b.n	8001ad8 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d109      	bne.n	8001ad8 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	f023 0308 	bic.w	r3, r3, #8
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	f043 0308 	orr.w	r3, r3, #8
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001ad8:	f107 030f 	add.w	r3, r7, #15
 8001adc:	2201      	movs	r2, #1
 8001ade:	2122      	movs	r1, #34	@ 0x22
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 fb3f 	bl	8002164 <GYRO_IO_Write>
}
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b084      	sub	sp, #16
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001af8:	f107 030f 	add.w	r3, r7, #15
 8001afc:	2201      	movs	r2, #1
 8001afe:	2122      	movs	r1, #34	@ 0x22
 8001b00:	4618      	mov	r0, r3
 8001b02:	f000 fb61 	bl	80021c8 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d107      	bne.n	8001b1c <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	73fb      	strb	r3, [r7, #15]
 8001b1a:	e009      	b.n	8001b30 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d106      	bne.n	8001b30 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	f023 0308 	bic.w	r3, r3, #8
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
 8001b2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001b30:	f107 030f 	add.w	r3, r7, #15
 8001b34:	2201      	movs	r2, #1
 8001b36:	2122      	movs	r1, #34	@ 0x22
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f000 fb13 	bl	8002164 <GYRO_IO_Write>
}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b084      	sub	sp, #16
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001b50:	f107 030f 	add.w	r3, r7, #15
 8001b54:	2201      	movs	r2, #1
 8001b56:	2121      	movs	r1, #33	@ 0x21
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 fb35 	bl	80021c8 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001b68:	7bfa      	ldrb	r2, [r7, #15]
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001b72:	f107 030f 	add.w	r3, r7, #15
 8001b76:	2201      	movs	r2, #1
 8001b78:	2121      	movs	r1, #33	@ 0x21
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 faf2 	bl	8002164 <GYRO_IO_Write>
}
 8001b80:	bf00      	nop
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001b92:	f107 030f 	add.w	r3, r7, #15
 8001b96:	2201      	movs	r2, #1
 8001b98:	2124      	movs	r1, #36	@ 0x24
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 fb14 	bl	80021c8 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	f023 0310 	bic.w	r3, r3, #16
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001baa:	7bfa      	ldrb	r2, [r7, #15]
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001bb4:	f107 030f 	add.w	r3, r7, #15
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2124      	movs	r1, #36	@ 0x24
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 fad1 	bl	8002164 <GYRO_IO_Write>
}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	@ 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	2300      	movs	r3, #0
 8001bda:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	@ 0x24
  int i =0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001bf4:	f107 030f 	add.w	r3, r7, #15
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2123      	movs	r1, #35	@ 0x23
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f000 fae3 	bl	80021c8 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001c02:	f107 0318 	add.w	r3, r7, #24
 8001c06:	2206      	movs	r2, #6
 8001c08:	2128      	movs	r1, #40	@ 0x28
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fadc 	bl	80021c8 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d121      	bne.n	8001c5e <L3GD20_ReadXYZAngRate+0x92>
  {
    for(i=0; i<3; i++)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	623b      	str	r3, [r7, #32]
 8001c1e:	e01a      	b.n	8001c56 <L3GD20_ReadXYZAngRate+0x8a>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	3301      	adds	r3, #1
 8001c26:	3328      	adds	r3, #40	@ 0x28
 8001c28:	443b      	add	r3, r7
 8001c2a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	6a3a      	ldr	r2, [r7, #32]
 8001c34:	0052      	lsls	r2, r2, #1
 8001c36:	3228      	adds	r2, #40	@ 0x28
 8001c38:	443a      	add	r2, r7
 8001c3a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001c3e:	4413      	add	r3, r2
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	b21a      	sxth	r2, r3
 8001c44:	6a3b      	ldr	r3, [r7, #32]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	3328      	adds	r3, #40	@ 0x28
 8001c4a:	443b      	add	r3, r7
 8001c4c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	3301      	adds	r3, #1
 8001c54:	623b      	str	r3, [r7, #32]
 8001c56:	6a3b      	ldr	r3, [r7, #32]
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	dde1      	ble.n	8001c20 <L3GD20_ReadXYZAngRate+0x54>
 8001c5c:	e020      	b.n	8001ca0 <L3GD20_ReadXYZAngRate+0xd4>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	623b      	str	r3, [r7, #32]
 8001c62:	e01a      	b.n	8001c9a <L3GD20_ReadXYZAngRate+0xce>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	3328      	adds	r3, #40	@ 0x28
 8001c6a:	443b      	add	r3, r7
 8001c6c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	6a3a      	ldr	r2, [r7, #32]
 8001c76:	0052      	lsls	r2, r2, #1
 8001c78:	3201      	adds	r2, #1
 8001c7a:	3228      	adds	r2, #40	@ 0x28
 8001c7c:	443a      	add	r2, r7
 8001c7e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001c82:	4413      	add	r3, r2
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	b21a      	sxth	r2, r3
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	3328      	adds	r3, #40	@ 0x28
 8001c8e:	443b      	add	r3, r7
 8001c90:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001c94:	6a3b      	ldr	r3, [r7, #32]
 8001c96:	3301      	adds	r3, #1
 8001c98:	623b      	str	r3, [r7, #32]
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	dde1      	ble.n	8001c64 <L3GD20_ReadXYZAngRate+0x98>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	d00c      	beq.n	8001cc4 <L3GD20_ReadXYZAngRate+0xf8>
 8001caa:	2b20      	cmp	r3, #32
 8001cac:	dc0d      	bgt.n	8001cca <L3GD20_ReadXYZAngRate+0xfe>
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <L3GD20_ReadXYZAngRate+0xec>
 8001cb2:	2b10      	cmp	r3, #16
 8001cb4:	d003      	beq.n	8001cbe <L3GD20_ReadXYZAngRate+0xf2>
 8001cb6:	e008      	b.n	8001cca <L3GD20_ReadXYZAngRate+0xfe>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <L3GD20_ReadXYZAngRate+0x144>)
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8001cbc:	e005      	b.n	8001cca <L3GD20_ReadXYZAngRate+0xfe>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8001cbe:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <L3GD20_ReadXYZAngRate+0x148>)
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8001cc2:	e002      	b.n	8001cca <L3GD20_ReadXYZAngRate+0xfe>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001cc4:	4b14      	ldr	r3, [pc, #80]	@ (8001d18 <L3GD20_ReadXYZAngRate+0x14c>)
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8001cc8:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
 8001cce:	e016      	b.n	8001cfe <L3GD20_ReadXYZAngRate+0x132>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	3328      	adds	r3, #40	@ 0x28
 8001cd6:	443b      	add	r3, r7
 8001cd8:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001cdc:	ee07 3a90 	vmov	s15, r3
 8001ce0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	4413      	add	r3, r2
 8001cec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001cf8:	6a3b      	ldr	r3, [r7, #32]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	623b      	str	r3, [r7, #32]
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	dde5      	ble.n	8001cd0 <L3GD20_ReadXYZAngRate+0x104>
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3728      	adds	r7, #40	@ 0x28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	410c0000 	.word	0x410c0000
 8001d14:	418c0000 	.word	0x418c0000
 8001d18:	428c0000 	.word	0x428c0000

08001d1c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001d20:	4819      	ldr	r0, [pc, #100]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d22:	f005 f9a3 	bl	800706c <HAL_SPI_GetState>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d12b      	bne.n	8001d84 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001d2c:	4b16      	ldr	r3, [pc, #88]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d2e:	4a17      	ldr	r2, [pc, #92]	@ (8001d8c <SPIx_Init+0x70>)
 8001d30:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d34:	2218      	movs	r2, #24
 8001d36:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001d3e:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001d44:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001d50:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d52:	2207      	movs	r2, #7
 8001d54:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d68:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d72:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d76:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001d78:	4803      	ldr	r0, [pc, #12]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d7a:	f000 f873 	bl	8001e64 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001d7e:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <SPIx_Init+0x6c>)
 8001d80:	f004 fca9 	bl	80066d6 <HAL_SPI_Init>
  }
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	200003f8 	.word	0x200003f8
 8001d8c:	40015000 	.word	0x40015000

08001d90 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <SPIx_Read+0x38>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f107 0108 	add.w	r1, r7, #8
 8001daa:	4808      	ldr	r0, [pc, #32]	@ (8001dcc <SPIx_Read+0x3c>)
 8001dac:	f004 fe9c 	bl	8006ae8 <HAL_SPI_Receive>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001dba:	f000 f847 	bl	8001e4c <SPIx_Error>
  }

  return readvalue;
 8001dbe:	68bb      	ldr	r3, [r7, #8]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000070 	.word	0x20000070
 8001dcc:	200003f8 	.word	0x200003f8

08001dd0 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <SPIx_Write+0x34>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	1db9      	adds	r1, r7, #6
 8001de4:	2201      	movs	r2, #1
 8001de6:	4808      	ldr	r0, [pc, #32]	@ (8001e08 <SPIx_Write+0x38>)
 8001de8:	f004 fd3a 	bl	8006860 <HAL_SPI_Transmit>
 8001dec:	4603      	mov	r3, r0
 8001dee:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001df0:	7bfb      	ldrb	r3, [r7, #15]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001df6:	f000 f829 	bl	8001e4c <SPIx_Error>
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000070 	.word	0x20000070
 8001e08:	200003f8 	.word	0x200003f8

08001e0c <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af02      	add	r7, sp, #8
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]

  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t *) &Byte, (uint8_t *) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8001e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e44 <SPIx_WriteRead+0x38>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f107 020f 	add.w	r2, r7, #15
 8001e22:	1df9      	adds	r1, r7, #7
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2301      	movs	r3, #1
 8001e28:	4807      	ldr	r0, [pc, #28]	@ (8001e48 <SPIx_WriteRead+0x3c>)
 8001e2a:	f004 ff76 	bl	8006d1a <HAL_SPI_TransmitReceive>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8001e34:	f000 f80a 	bl	8001e4c <SPIx_Error>
  }

  return receivedbyte;
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000070 	.word	0x20000070
 8001e48:	200003f8 	.word	0x200003f8

08001e4c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001e50:	4803      	ldr	r0, [pc, #12]	@ (8001e60 <SPIx_Error+0x14>)
 8001e52:	f004 fcc9 	bl	80067e8 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001e56:	f7ff ff61 	bl	8001d1c <SPIx_Init>
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200003f8 	.word	0x200003f8

08001e64 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	@ 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	4b17      	ldr	r3, [pc, #92]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e74:	4a16      	ldr	r2, [pc, #88]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e7c:	4b14      	ldr	r3, [pc, #80]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e84:	613b      	str	r3, [r7, #16]
 8001e86:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e90:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e92:	f043 0320 	orr.w	r3, r3, #32
 8001e96:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e98:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed0 <SPIx_MspInit+0x6c>)
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9c:	f003 0320 	and.w	r3, r3, #32
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001ea4:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001eb6:	2305      	movs	r3, #5
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001eba:	f107 0314 	add.w	r3, r7, #20
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <SPIx_MspInit+0x70>)
 8001ec2:	f001 fe05 	bl	8003ad0 <HAL_GPIO_Init>
}
 8001ec6:	bf00      	nop
 8001ec8:	3728      	adds	r7, #40	@ 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40021400 	.word	0x40021400

08001ed8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8001ede:	4b36      	ldr	r3, [pc, #216]	@ (8001fb8 <LCD_IO_Init+0xe0>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d164      	bne.n	8001fb0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001ee6:	4b34      	ldr	r3, [pc, #208]	@ (8001fb8 <LCD_IO_Init+0xe0>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	4b32      	ldr	r3, [pc, #200]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef4:	4a31      	ldr	r2, [pc, #196]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001ef6:	f043 0308 	orr.w	r3, r3, #8
 8001efa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efc:	4b2f      	ldr	r3, [pc, #188]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f16:	2302      	movs	r3, #2
 8001f18:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001f1a:	f107 030c 	add.w	r3, r7, #12
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4827      	ldr	r0, [pc, #156]	@ (8001fc0 <LCD_IO_Init+0xe8>)
 8001f22:	f001 fdd5 	bl	8003ad0 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	4b24      	ldr	r3, [pc, #144]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a23      	ldr	r2, [pc, #140]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f30:	f043 0308 	orr.w	r3, r3, #8
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b21      	ldr	r3, [pc, #132]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001f42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f46:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f50:	2302      	movs	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001f54:	f107 030c 	add.w	r3, r7, #12
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4819      	ldr	r0, [pc, #100]	@ (8001fc0 <LCD_IO_Init+0xe8>)
 8001f5c:	f001 fdb8 	bl	8003ad0 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001f60:	2300      	movs	r3, #0
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f68:	4a14      	ldr	r2, [pc, #80]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f6a:	f043 0304 	orr.w	r3, r3, #4
 8001f6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <LCD_IO_Init+0xe4>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	603b      	str	r3, [r7, #0]
 8001f7a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f80:	2301      	movs	r3, #1
 8001f82:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001f8c:	f107 030c 	add.w	r3, r7, #12
 8001f90:	4619      	mov	r1, r3
 8001f92:	480c      	ldr	r0, [pc, #48]	@ (8001fc4 <LCD_IO_Init+0xec>)
 8001f94:	f001 fd9c 	bl	8003ad0 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2104      	movs	r1, #4
 8001f9c:	4809      	ldr	r0, [pc, #36]	@ (8001fc4 <LCD_IO_Init+0xec>)
 8001f9e:	f001 ff43 	bl	8003e28 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	4807      	ldr	r0, [pc, #28]	@ (8001fc4 <LCD_IO_Init+0xec>)
 8001fa8:	f001 ff3e 	bl	8003e28 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001fac:	f7ff feb6 	bl	8001d1c <SPIx_Init>
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	3720      	adds	r7, #32
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000450 	.word	0x20000450
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020c00 	.word	0x40020c00
 8001fc4:	40020800 	.word	0x40020800

08001fc8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fd8:	480a      	ldr	r0, [pc, #40]	@ (8002004 <LCD_IO_WriteData+0x3c>)
 8001fda:	f001 ff25 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2104      	movs	r1, #4
 8001fe2:	4809      	ldr	r0, [pc, #36]	@ (8002008 <LCD_IO_WriteData+0x40>)
 8001fe4:	f001 ff20 	bl	8003e28 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fef0 	bl	8001dd0 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	4804      	ldr	r0, [pc, #16]	@ (8002008 <LCD_IO_WriteData+0x40>)
 8001ff6:	f001 ff17 	bl	8003e28 <HAL_GPIO_WritePin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40020c00 	.word	0x40020c00
 8002008:	40020800 	.word	0x40020800

0800200c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800201c:	480a      	ldr	r0, [pc, #40]	@ (8002048 <LCD_IO_WriteReg+0x3c>)
 800201e:	f001 ff03 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002022:	2200      	movs	r2, #0
 8002024:	2104      	movs	r1, #4
 8002026:	4809      	ldr	r0, [pc, #36]	@ (800204c <LCD_IO_WriteReg+0x40>)
 8002028:	f001 fefe 	bl	8003e28 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	b29b      	uxth	r3, r3
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fecd 	bl	8001dd0 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002036:	2201      	movs	r2, #1
 8002038:	2104      	movs	r1, #4
 800203a:	4804      	ldr	r0, [pc, #16]	@ (800204c <LCD_IO_WriteReg+0x40>)
 800203c:	f001 fef4 	bl	8003e28 <HAL_GPIO_WritePin>
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40020c00 	.word	0x40020c00
 800204c:	40020800 	.word	0x40020800

08002050 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	460a      	mov	r2, r1
 800205a:	80fb      	strh	r3, [r7, #6]
 800205c:	4613      	mov	r3, r2
 800205e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002064:	2200      	movs	r2, #0
 8002066:	2104      	movs	r1, #4
 8002068:	4810      	ldr	r0, [pc, #64]	@ (80020ac <LCD_IO_ReadData+0x5c>)
 800206a:	f001 fedd 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800206e:	2200      	movs	r2, #0
 8002070:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002074:	480e      	ldr	r0, [pc, #56]	@ (80020b0 <LCD_IO_ReadData+0x60>)
 8002076:	f001 fed7 	bl	8003e28 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 800207a:	88fb      	ldrh	r3, [r7, #6]
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff fea7 	bl	8001dd0 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8002082:	797b      	ldrb	r3, [r7, #5]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fe83 	bl	8001d90 <SPIx_Read>
 800208a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800208c:	2201      	movs	r2, #1
 800208e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002092:	4807      	ldr	r0, [pc, #28]	@ (80020b0 <LCD_IO_ReadData+0x60>)
 8002094:	f001 fec8 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002098:	2201      	movs	r2, #1
 800209a:	2104      	movs	r1, #4
 800209c:	4803      	ldr	r0, [pc, #12]	@ (80020ac <LCD_IO_ReadData+0x5c>)
 800209e:	f001 fec3 	bl	8003e28 <HAL_GPIO_WritePin>

  return readvalue;
 80020a2:	68fb      	ldr	r3, [r7, #12]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40020800 	.word	0x40020800
 80020b0:	40020c00 	.word	0x40020c00

080020b4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 ffad 	bl	800301c <HAL_Delay>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b088      	sub	sp, #32
 80020d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */
  GYRO_CS_GPIO_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <GYRO_IO_Init+0x8c>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	4a1f      	ldr	r2, [pc, #124]	@ (8002158 <GYRO_IO_Init+0x8c>)
 80020dc:	f043 0304 	orr.w	r3, r3, #4
 80020e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <GYRO_IO_Init+0x8c>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80020ee:	2302      	movs	r3, #2
 80020f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80020f2:	2301      	movs	r3, #1
 80020f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 80020fa:	2301      	movs	r3, #1
 80020fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80020fe:	f107 030c 	add.w	r3, r7, #12
 8002102:	4619      	mov	r1, r3
 8002104:	4815      	ldr	r0, [pc, #84]	@ (800215c <GYRO_IO_Init+0x90>)
 8002106:	f001 fce3 	bl	8003ad0 <HAL_GPIO_Init>

  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 800210a:	2201      	movs	r2, #1
 800210c:	2102      	movs	r1, #2
 800210e:	4813      	ldr	r0, [pc, #76]	@ (800215c <GYRO_IO_Init+0x90>)
 8002110:	f001 fe8a 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <GYRO_IO_Init+0x8c>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	4a0e      	ldr	r2, [pc, #56]	@ (8002158 <GYRO_IO_Init+0x8c>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6313      	str	r3, [r2, #48]	@ 0x30
 8002124:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <GYRO_IO_Init+0x8c>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	607b      	str	r3, [r7, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8002130:	2306      	movs	r3, #6
 8002132:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002134:	2300      	movs	r3, #0
 8002136:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002138:	2302      	movs	r3, #2
 800213a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	4619      	mov	r1, r3
 8002146:	4806      	ldr	r0, [pc, #24]	@ (8002160 <GYRO_IO_Init+0x94>)
 8002148:	f001 fcc2 	bl	8003ad0 <HAL_GPIO_Init>

  SPIx_Init();
 800214c:	f7ff fde6 	bl	8001d1c <SPIx_Init>
}
 8002150:	bf00      	nop
 8002152:	3720      	adds	r7, #32
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40023800 	.word	0x40023800
 800215c:	40020800 	.word	0x40020800
 8002160:	40020000 	.word	0x40020000

08002164 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	70fb      	strb	r3, [r7, #3]
 8002170:	4613      	mov	r3, r2
 8002172:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit:
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if (NumByteToWrite > 0x01)
 8002174:	883b      	ldrh	r3, [r7, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d903      	bls.n	8002182 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800217a:	78fb      	ldrb	r3, [r7, #3]
 800217c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002180:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002182:	2200      	movs	r2, #0
 8002184:	2102      	movs	r1, #2
 8002186:	480f      	ldr	r0, [pc, #60]	@ (80021c4 <GYRO_IO_Write+0x60>)
 8002188:	f001 fe4e 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fe3c 	bl	8001e0c <SPIx_WriteRead>

  /* Send the data that will be written into the device (MSB First) */
  while (NumByteToWrite >= 0x01)
 8002194:	e00a      	b.n	80021ac <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fe36 	bl	8001e0c <SPIx_WriteRead>
    NumByteToWrite--;
 80021a0:	883b      	ldrh	r3, [r7, #0]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3301      	adds	r3, #1
 80021aa:	607b      	str	r3, [r7, #4]
  while (NumByteToWrite >= 0x01)
 80021ac:	883b      	ldrh	r3, [r7, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f1      	bne.n	8002196 <GYRO_IO_Write+0x32>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 80021b2:	2201      	movs	r2, #1
 80021b4:	2102      	movs	r1, #2
 80021b6:	4803      	ldr	r0, [pc, #12]	@ (80021c4 <GYRO_IO_Write+0x60>)
 80021b8:	f001 fe36 	bl	8003e28 <HAL_GPIO_WritePin>
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40020800 	.word	0x40020800

080021c8 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	70fb      	strb	r3, [r7, #3]
 80021d4:	4613      	mov	r3, r2
 80021d6:	803b      	strh	r3, [r7, #0]
  if (NumByteToRead > 0x01)
 80021d8:	883b      	ldrh	r3, [r7, #0]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d904      	bls.n	80021e8 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80021e4:	70fb      	strb	r3, [r7, #3]
 80021e6:	e003      	b.n	80021f0 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80021e8:	78fb      	ldrb	r3, [r7, #3]
 80021ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021ee:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80021f0:	2200      	movs	r2, #0
 80021f2:	2102      	movs	r1, #2
 80021f4:	4810      	ldr	r0, [pc, #64]	@ (8002238 <GYRO_IO_Read+0x70>)
 80021f6:	f001 fe17 	bl	8003e28 <HAL_GPIO_WritePin>

  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80021fa:	78fb      	ldrb	r3, [r7, #3]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fe05 	bl	8001e0c <SPIx_WriteRead>

  /* Receive the data that will be read from the device (MSB First) */
  while (NumByteToRead > 0x00)
 8002202:	e00c      	b.n	800221e <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8002204:	2000      	movs	r0, #0
 8002206:	f7ff fe01 	bl	8001e0c <SPIx_WriteRead>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8002212:	883b      	ldrh	r3, [r7, #0]
 8002214:	3b01      	subs	r3, #1
 8002216:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3301      	adds	r3, #1
 800221c:	607b      	str	r3, [r7, #4]
  while (NumByteToRead > 0x00)
 800221e:	883b      	ldrh	r3, [r7, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ef      	bne.n	8002204 <GYRO_IO_Read+0x3c>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8002224:	2201      	movs	r2, #1
 8002226:	2102      	movs	r1, #2
 8002228:	4803      	ldr	r0, [pc, #12]	@ (8002238 <GYRO_IO_Read+0x70>)
 800222a:	f001 fdfd 	bl	8003e28 <HAL_GPIO_WritePin>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40020800 	.word	0x40020800

0800223c <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002246:	2300      	movs	r3, #0
 8002248:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0, 0};
 800224a:	2300      	movs	r3, #0
 800224c:	703b      	strb	r3, [r7, #0]
 800224e:	2300      	movs	r3, #0
 8002250:	707b      	strb	r3, [r7, #1]

  if ((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8002252:	4b2b      	ldr	r3, [pc, #172]	@ (8002300 <BSP_GYRO_Init+0xc4>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4798      	blx	r3
 8002258:	4603      	mov	r3, r0
 800225a:	2bd4      	cmp	r3, #212	@ 0xd4
 800225c:	d005      	beq.n	800226a <BSP_GYRO_Init+0x2e>
 800225e:	4b28      	ldr	r3, [pc, #160]	@ (8002300 <BSP_GYRO_Init+0xc4>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	4798      	blx	r3
 8002264:	4603      	mov	r3, r0
 8002266:	2bd5      	cmp	r3, #213	@ 0xd5
 8002268:	d144      	bne.n	80022f4 <BSP_GYRO_Init+0xb8>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800226a:	4b26      	ldr	r3, [pc, #152]	@ (8002304 <BSP_GYRO_Init+0xc8>)
 800226c:	4a24      	ldr	r2, [pc, #144]	@ (8002300 <BSP_GYRO_Init+0xc4>)
 800226e:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8002270:	2308      	movs	r3, #8
 8002272:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002274:	2300      	movs	r3, #0
 8002276:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8002278:	2307      	movs	r3, #7
 800227a:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 800227c:	2330      	movs	r3, #48	@ 0x30
 800227e:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8002280:	2300      	movs	r3, #0
 8002282:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8002284:	2300      	movs	r3, #0
 8002286:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8002288:	2310      	movs	r3, #16
 800228a:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t)(Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800228c:	793a      	ldrb	r2, [r7, #4]
 800228e:	797b      	ldrb	r3, [r7, #5]
 8002290:	4313      	orrs	r3, r2
 8002292:	b2da      	uxtb	r2, r3
                      Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002294:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t)(Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002296:	4313      	orrs	r3, r2
 8002298:	b2da      	uxtb	r2, r3
                      Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800229a:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t)(Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800229c:	4313      	orrs	r3, r2
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t)((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022a2:	7a3a      	ldrb	r2, [r7, #8]
 80022a4:	7a7b      	ldrb	r3, [r7, #9]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	b2da      	uxtb	r2, r3
                        Gyro_InitStructure.Full_Scale) << 8);
 80022aa:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t)((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022ac:	4313      	orrs	r3, r2
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	89bb      	ldrh	r3, [r7, #12]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80022ba:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <BSP_GYRO_Init+0xc8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	89ba      	ldrh	r2, [r7, #12]
 80022c2:	4610      	mov	r0, r2
 80022c4:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 80022c6:	2300      	movs	r3, #0
 80022c8:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t)((Gyro_FilterStructure.HighPassFilter_Mode_Selection | \
 80022ce:	783a      	ldrb	r2, [r7, #0]
                      Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80022d0:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t)((Gyro_FilterStructure.HighPassFilter_Mode_Selection | \
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 80022d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002304 <BSP_GYRO_Init+0xc8>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022de:	89ba      	ldrh	r2, [r7, #12]
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	4610      	mov	r0, r2
 80022e4:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80022e6:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <BSP_GYRO_Init+0xc8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ec:	2010      	movs	r0, #16
 80022ee:	4798      	blx	r3

    ret = GYRO_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000003c 	.word	0x2000003c
 8002304:	20000454 	.word	0x20000454

08002308 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  if (GyroscopeDrv->GetXYZ != NULL)
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <BSP_GYRO_GetXYZ+0x24>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	2b00      	cmp	r3, #0
 8002318:	d004      	beq.n	8002324 <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 800231a:	4b04      	ldr	r3, [pc, #16]	@ (800232c <BSP_GYRO_GetXYZ+0x24>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
  }
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000454 	.word	0x20000454

08002330 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8002334:	4b2d      	ldr	r3, [pc, #180]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002336:	4a2e      	ldr	r2, [pc, #184]	@ (80023f0 <BSP_LCD_Init+0xc0>)
 8002338:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800233a:	4b2c      	ldr	r3, [pc, #176]	@ (80023ec <BSP_LCD_Init+0xbc>)
 800233c:	2209      	movs	r2, #9
 800233e:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002340:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002342:	2201      	movs	r2, #1
 8002344:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002346:	4b29      	ldr	r3, [pc, #164]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002348:	221d      	movs	r2, #29
 800234a:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 800234c:	4b27      	ldr	r3, [pc, #156]	@ (80023ec <BSP_LCD_Init+0xbc>)
 800234e:	2203      	movs	r2, #3
 8002350:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8002352:	4b26      	ldr	r3, [pc, #152]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002354:	f240 120d 	movw	r2, #269	@ 0x10d
 8002358:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 800235a:	4b24      	ldr	r3, [pc, #144]	@ (80023ec <BSP_LCD_Init+0xbc>)
 800235c:	f240 1243 	movw	r2, #323	@ 0x143
 8002360:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8002362:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002364:	f240 1217 	movw	r2, #279	@ 0x117
 8002368:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 800236a:	4b20      	ldr	r3, [pc, #128]	@ (80023ec <BSP_LCD_Init+0xbc>)
 800236c:	f240 1247 	movw	r2, #327	@ 0x147
 8002370:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8002372:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 800237a:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <BSP_LCD_Init+0xbc>)
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8002382:	4b1a      	ldr	r3, [pc, #104]	@ (80023ec <BSP_LCD_Init+0xbc>)
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800238a:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <BSP_LCD_Init+0xc4>)
 800238c:	2208      	movs	r2, #8
 800238e:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002390:	4b18      	ldr	r3, [pc, #96]	@ (80023f4 <BSP_LCD_Init+0xc4>)
 8002392:	22c0      	movs	r2, #192	@ 0xc0
 8002394:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002396:	4b17      	ldr	r3, [pc, #92]	@ (80023f4 <BSP_LCD_Init+0xc4>)
 8002398:	2204      	movs	r2, #4
 800239a:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800239c:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <BSP_LCD_Init+0xc4>)
 800239e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023a2:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80023a4:	4813      	ldr	r0, [pc, #76]	@ (80023f4 <BSP_LCD_Init+0xc4>)
 80023a6:	f003 ff3b 	bl	8006220 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80023aa:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <BSP_LCD_Init+0xbc>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80023b0:	4b0e      	ldr	r3, [pc, #56]	@ (80023ec <BSP_LCD_Init+0xbc>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80023b6:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <BSP_LCD_Init+0xbc>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80023bc:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <BSP_LCD_Init+0xbc>)
 80023be:	2200      	movs	r2, #0
 80023c0:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 80023c2:	f000 fa31 	bl	8002828 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 80023c6:	4809      	ldr	r0, [pc, #36]	@ (80023ec <BSP_LCD_Init+0xbc>)
 80023c8:	f001 fd48 	bl	8003e5c <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 80023cc:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <BSP_LCD_Init+0xc8>)
 80023ce:	4a0b      	ldr	r2, [pc, #44]	@ (80023fc <BSP_LCD_Init+0xcc>)
 80023d0:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 80023d2:	4b09      	ldr	r3, [pc, #36]	@ (80023f8 <BSP_LCD_Init+0xc8>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80023da:	f000 fc13 	bl	8002c04 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80023de:	4808      	ldr	r0, [pc, #32]	@ (8002400 <BSP_LCD_Init+0xd0>)
 80023e0:	f000 f8ce 	bl	8002580 <BSP_LCD_SetFont>

  return LCD_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000458 	.word	0x20000458
 80023f0:	40016800 	.word	0x40016800
 80023f4:	20000540 	.word	0x20000540
 80023f8:	2000058c 	.word	0x2000058c
 80023fc:	20000004 	.word	0x20000004
 8002400:	20000074 	.word	0x20000074

08002404 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002408:	4b03      	ldr	r3, [pc, #12]	@ (8002418 <BSP_LCD_GetXSize+0x14>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240e:	4798      	blx	r3
 8002410:	4603      	mov	r3, r0
}
 8002412:	4618      	mov	r0, r3
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	2000058c 	.word	0x2000058c

0800241c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002420:	4b03      	ldr	r3, [pc, #12]	@ (8002430 <BSP_LCD_GetYSize+0x14>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002426:	4798      	blx	r3
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	2000058c 	.word	0x2000058c

08002434 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b090      	sub	sp, #64	@ 0x40
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002444:	f7ff ffde 	bl	8002404 <BSP_LCD_GetXSize>
 8002448:	4603      	mov	r3, r0
 800244a:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8002450:	f7ff ffe4 	bl	800241c <BSP_LCD_GetYSize>
 8002454:	4603      	mov	r3, r0
 8002456:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002460:	23ff      	movs	r3, #255	@ 0xff
 8002462:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800247a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800247e:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002480:	2307      	movs	r3, #7
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002484:	f7ff ffbe 	bl	8002404 <BSP_LCD_GetXSize>
 8002488:	4603      	mov	r3, r0
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800248c:	f7ff ffc6 	bl	800241c <BSP_LCD_GetYSize>
 8002490:	4603      	mov	r3, r0
 8002492:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8002494:	88fa      	ldrh	r2, [r7, #6]
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	4619      	mov	r1, r3
 800249c:	4814      	ldr	r0, [pc, #80]	@ (80024f0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800249e:	f001 fdb7 	bl	8004010 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80024a2:	88fa      	ldrh	r2, [r7, #6]
 80024a4:	4913      	ldr	r1, [pc, #76]	@ (80024f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024a6:	4613      	mov	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	3304      	adds	r3, #4
 80024b2:	f04f 32ff 	mov.w	r2, #4294967295
 80024b6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80024b8:	88fa      	ldrh	r2, [r7, #6]
 80024ba:	490e      	ldr	r1, [pc, #56]	@ (80024f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	3308      	adds	r3, #8
 80024c8:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <BSP_LCD_LayerDefaultInit+0xc4>)
 80024ca:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	4909      	ldr	r1, [pc, #36]	@ (80024f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024d0:	4613      	mov	r3, r2
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80024de:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80024e0:	4803      	ldr	r0, [pc, #12]	@ (80024f0 <BSP_LCD_LayerDefaultInit+0xbc>)
 80024e2:	f001 fdd3 	bl	800408c <HAL_LTDC_EnableDither>
}
 80024e6:	bf00      	nop
 80024e8:	3740      	adds	r7, #64	@ 0x40
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000458 	.word	0x20000458
 80024f4:	20000574 	.word	0x20000574
 80024f8:	20000074 	.word	0x20000074

080024fc <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002504:	4a04      	ldr	r2, [pc, #16]	@ (8002518 <BSP_LCD_SelectLayer+0x1c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6013      	str	r3, [r2, #0]
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000570 	.word	0x20000570

0800251c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002524:	4b07      	ldr	r3, [pc, #28]	@ (8002544 <BSP_LCD_SetTextColor+0x28>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4907      	ldr	r1, [pc, #28]	@ (8002548 <BSP_LCD_SetTextColor+0x2c>)
 800252a:	4613      	mov	r3, r2
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	4413      	add	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	601a      	str	r2, [r3, #0]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	20000570 	.word	0x20000570
 8002548:	20000574 	.word	0x20000574

0800254c <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002554:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <BSP_LCD_SetBackColor+0x2c>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4908      	ldr	r1, [pc, #32]	@ (800257c <BSP_LCD_SetBackColor+0x30>)
 800255a:	4613      	mov	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	440b      	add	r3, r1
 8002564:	3304      	adds	r3, #4
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	601a      	str	r2, [r3, #0]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	20000570 	.word	0x20000570
 800257c:	20000574 	.word	0x20000574

08002580 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002588:	4b08      	ldr	r3, [pc, #32]	@ (80025ac <BSP_LCD_SetFont+0x2c>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4908      	ldr	r1, [pc, #32]	@ (80025b0 <BSP_LCD_SetFont+0x30>)
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	3308      	adds	r3, #8
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	601a      	str	r2, [r3, #0]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	20000570 	.word	0x20000570
 80025b0:	20000574 	.word	0x20000574

080025b4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80025b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 80025bc:	4b0f      	ldr	r3, [pc, #60]	@ (80025fc <BSP_LCD_Clear+0x48>)
 80025be:	681c      	ldr	r4, [r3, #0]
 80025c0:	4b0e      	ldr	r3, [pc, #56]	@ (80025fc <BSP_LCD_Clear+0x48>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002600 <BSP_LCD_Clear+0x4c>)
 80025c6:	2134      	movs	r1, #52	@ 0x34
 80025c8:	fb01 f303 	mul.w	r3, r1, r3
 80025cc:	4413      	add	r3, r2
 80025ce:	335c      	adds	r3, #92	@ 0x5c
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	461e      	mov	r6, r3
 80025d4:	f7ff ff16 	bl	8002404 <BSP_LCD_GetXSize>
 80025d8:	4605      	mov	r5, r0
 80025da:	f7ff ff1f 	bl	800241c <BSP_LCD_GetYSize>
 80025de:	4602      	mov	r2, r0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	9301      	str	r3, [sp, #4]
 80025e4:	2300      	movs	r3, #0
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	4613      	mov	r3, r2
 80025ea:	462a      	mov	r2, r5
 80025ec:	4631      	mov	r1, r6
 80025ee:	4620      	mov	r0, r4
 80025f0:	f000 fad0 	bl	8002b94 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025fc:	20000570 	.word	0x20000570
 8002600:	20000458 	.word	0x20000458

08002604 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	80fb      	strh	r3, [r7, #6]
 800260e:	460b      	mov	r3, r1
 8002610:	80bb      	strh	r3, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002616:	4b1b      	ldr	r3, [pc, #108]	@ (8002684 <BSP_LCD_DisplayChar+0x80>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	491b      	ldr	r1, [pc, #108]	@ (8002688 <BSP_LCD_DisplayChar+0x84>)
 800261c:	4613      	mov	r3, r2
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	3308      	adds	r3, #8
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6819      	ldr	r1, [r3, #0]
 800262c:	78fb      	ldrb	r3, [r7, #3]
 800262e:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002632:	4b14      	ldr	r3, [pc, #80]	@ (8002684 <BSP_LCD_DisplayChar+0x80>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4c14      	ldr	r4, [pc, #80]	@ (8002688 <BSP_LCD_DisplayChar+0x84>)
 8002638:	4613      	mov	r3, r2
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	4413      	add	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4423      	add	r3, r4
 8002642:	3308      	adds	r3, #8
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002648:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800264c:	4b0d      	ldr	r3, [pc, #52]	@ (8002684 <BSP_LCD_DisplayChar+0x80>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4c0d      	ldr	r4, [pc, #52]	@ (8002688 <BSP_LCD_DisplayChar+0x84>)
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4423      	add	r3, r4
 800265c:	3308      	adds	r3, #8
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	889b      	ldrh	r3, [r3, #4]
 8002662:	3307      	adds	r3, #7
 8002664:	2b00      	cmp	r3, #0
 8002666:	da00      	bge.n	800266a <BSP_LCD_DisplayChar+0x66>
 8002668:	3307      	adds	r3, #7
 800266a:	10db      	asrs	r3, r3, #3
 800266c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002670:	18ca      	adds	r2, r1, r3
 8002672:	88b9      	ldrh	r1, [r7, #4]
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	4618      	mov	r0, r3
 8002678:	f000 f9d2 	bl	8002a20 <DrawChar>
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	bd90      	pop	{r4, r7, pc}
 8002684:	20000570 	.word	0x20000570
 8002688:	20000574 	.word	0x20000574

0800268c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800268c:	b5b0      	push	{r4, r5, r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af00      	add	r7, sp, #0
 8002692:	60ba      	str	r2, [r7, #8]
 8002694:	461a      	mov	r2, r3
 8002696:	4603      	mov	r3, r0
 8002698:	81fb      	strh	r3, [r7, #14]
 800269a:	460b      	mov	r3, r1
 800269c:	81bb      	strh	r3, [r7, #12]
 800269e:	4613      	mov	r3, r2
 80026a0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80026a2:	2301      	movs	r3, #1
 80026a4:	83fb      	strh	r3, [r7, #30]
 80026a6:	2300      	movs	r3, #0
 80026a8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61bb      	str	r3, [r7, #24]
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 80026b6:	e002      	b.n	80026be <BSP_LCD_DisplayStringAt+0x32>
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	3301      	adds	r3, #1
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	617a      	str	r2, [r7, #20]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f6      	bne.n	80026b8 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 80026ca:	f7ff fe9b 	bl	8002404 <BSP_LCD_GetXSize>
 80026ce:	4601      	mov	r1, r0
 80026d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	484b      	ldr	r0, [pc, #300]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 80026d6:	4613      	mov	r3, r2
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4403      	add	r3, r0
 80026e0:	3308      	adds	r3, #8
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	889b      	ldrh	r3, [r3, #4]
 80026e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ea:	613b      	str	r3, [r7, #16]

  switch (mode)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d01c      	beq.n	800272c <BSP_LCD_DisplayStringAt+0xa0>
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	dc33      	bgt.n	800275e <BSP_LCD_DisplayStringAt+0xd2>
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d002      	beq.n	8002700 <BSP_LCD_DisplayStringAt+0x74>
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d019      	beq.n	8002732 <BSP_LCD_DisplayStringAt+0xa6>
 80026fe:	e02e      	b.n	800275e <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	1ad1      	subs	r1, r2, r3
 8002706:	4b3e      	ldr	r3, [pc, #248]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	483e      	ldr	r0, [pc, #248]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 800270c:	4613      	mov	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	4413      	add	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4403      	add	r3, r0
 8002716:	3308      	adds	r3, #8
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	889b      	ldrh	r3, [r3, #4]
 800271c:	fb01 f303 	mul.w	r3, r1, r3
 8002720:	085b      	lsrs	r3, r3, #1
 8002722:	b29a      	uxth	r2, r3
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	4413      	add	r3, r2
 8002728:	83fb      	strh	r3, [r7, #30]
      break;
 800272a:	e01b      	b.n	8002764 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 800272c:	89fb      	ldrh	r3, [r7, #14]
 800272e:	83fb      	strh	r3, [r7, #30]
      break;
 8002730:	e018      	b.n	8002764 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	b299      	uxth	r1, r3
 800273a:	4b31      	ldr	r3, [pc, #196]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4831      	ldr	r0, [pc, #196]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 8002740:	4613      	mov	r3, r2
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	4413      	add	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4403      	add	r3, r0
 800274a:	3308      	adds	r3, #8
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	889b      	ldrh	r3, [r3, #4]
 8002750:	fb11 f303 	smulbb	r3, r1, r3
 8002754:	b29a      	uxth	r2, r3
 8002756:	89fb      	ldrh	r3, [r7, #14]
 8002758:	4413      	add	r3, r2
 800275a:	83fb      	strh	r3, [r7, #30]
      break;
 800275c:	e002      	b.n	8002764 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 800275e:	89fb      	ldrh	r3, [r7, #14]
 8002760:	83fb      	strh	r3, [r7, #30]
      break;
 8002762:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002764:	e01a      	b.n	800279c <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	781a      	ldrb	r2, [r3, #0]
 800276a:	89b9      	ldrh	r1, [r7, #12]
 800276c:	8bfb      	ldrh	r3, [r7, #30]
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff ff48 	bl	8002604 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002774:	4b22      	ldr	r3, [pc, #136]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4922      	ldr	r1, [pc, #136]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	3308      	adds	r3, #8
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	889a      	ldrh	r2, [r3, #4]
 800278a:	8bfb      	ldrh	r3, [r7, #30]
 800278c:	4413      	add	r3, r2
 800278e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	3301      	adds	r3, #1
 8002794:	60bb      	str	r3, [r7, #8]
    i++;
 8002796:	8bbb      	ldrh	r3, [r7, #28]
 8002798:	3301      	adds	r3, #1
 800279a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bf14      	ite	ne
 80027a4:	2301      	movne	r3, #1
 80027a6:	2300      	moveq	r3, #0
 80027a8:	b2dc      	uxtb	r4, r3
 80027aa:	f7ff fe2b 	bl	8002404 <BSP_LCD_GetXSize>
 80027ae:	8bb9      	ldrh	r1, [r7, #28]
 80027b0:	4b13      	ldr	r3, [pc, #76]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4d13      	ldr	r5, [pc, #76]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 80027b6:	4613      	mov	r3, r2
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	442b      	add	r3, r5
 80027c0:	3308      	adds	r3, #8
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	889b      	ldrh	r3, [r3, #4]
 80027c6:	fb01 f303 	mul.w	r3, r1, r3
 80027ca:	1ac3      	subs	r3, r0, r3
 80027cc:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 80027ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <BSP_LCD_DisplayStringAt+0x174>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	480c      	ldr	r0, [pc, #48]	@ (8002804 <BSP_LCD_DisplayStringAt+0x178>)
 80027d4:	4613      	mov	r3, r2
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4403      	add	r3, r0
 80027de:	3308      	adds	r3, #8
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80027e4:	4299      	cmp	r1, r3
 80027e6:	bf2c      	ite	cs
 80027e8:	2301      	movcs	r3, #1
 80027ea:	2300      	movcc	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	4023      	ands	r3, r4
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1b7      	bne.n	8002766 <BSP_LCD_DisplayStringAt+0xda>
  }
}
 80027f6:	bf00      	nop
 80027f8:	bf00      	nop
 80027fa:	3720      	adds	r7, #32
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002800:	20000570 	.word	0x20000570
 8002804:	20000574 	.word	0x20000574

08002808 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 800280c:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <BSP_LCD_DisplayOn+0x1c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002816:	4b03      	ldr	r3, [pc, #12]	@ (8002824 <BSP_LCD_DisplayOn+0x1c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4798      	blx	r3
  }
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	2000058c 	.word	0x2000058c

08002828 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08e      	sub	sp, #56	@ 0x38
 800282c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
 8002832:	4b61      	ldr	r3, [pc, #388]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	4a60      	ldr	r2, [pc, #384]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002838:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800283c:	6453      	str	r3, [r2, #68]	@ 0x44
 800283e:	4b5e      	ldr	r3, [pc, #376]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002846:	623b      	str	r3, [r7, #32]
 8002848:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
 800284e:	4b5a      	ldr	r3, [pc, #360]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	4a59      	ldr	r2, [pc, #356]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002854:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002858:	6313      	str	r3, [r2, #48]	@ 0x30
 800285a:	4b57      	ldr	r3, [pc, #348]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	61bb      	str	r3, [r7, #24]
 800286a:	4b53      	ldr	r3, [pc, #332]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a52      	ldr	r2, [pc, #328]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b50      	ldr	r3, [pc, #320]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	61bb      	str	r3, [r7, #24]
 8002880:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	4b4c      	ldr	r3, [pc, #304]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	4a4b      	ldr	r2, [pc, #300]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 800288c:	f043 0302 	orr.w	r3, r3, #2
 8002890:	6313      	str	r3, [r2, #48]	@ 0x30
 8002892:	4b49      	ldr	r3, [pc, #292]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	4b45      	ldr	r3, [pc, #276]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	4a44      	ldr	r2, [pc, #272]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ae:	4b42      	ldr	r3, [pc, #264]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b3e      	ldr	r3, [pc, #248]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	4a3d      	ldr	r2, [pc, #244]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028c4:	f043 0308 	orr.w	r3, r3, #8
 80028c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ca:	4b3b      	ldr	r3, [pc, #236]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f003 0308 	and.w	r3, r3, #8
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	4b37      	ldr	r3, [pc, #220]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a36      	ldr	r2, [pc, #216]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028e0:	f043 0320 	orr.w	r3, r3, #32
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b34      	ldr	r3, [pc, #208]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0320 	and.w	r3, r3, #32
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	607b      	str	r3, [r7, #4]
 80028f6:	4b30      	ldr	r3, [pc, #192]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	4a2f      	ldr	r2, [pc, #188]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 80028fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002900:	6313      	str	r3, [r2, #48]	@ 0x30
 8002902:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <BSP_LCD_MspInit+0x190>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800290e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800291c:	2302      	movs	r3, #2
 800291e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002920:	230e      	movs	r3, #14
 8002922:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002928:	4619      	mov	r1, r3
 800292a:	4824      	ldr	r0, [pc, #144]	@ (80029bc <BSP_LCD_MspInit+0x194>)
 800292c:	f001 f8d0 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002930:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800293a:	4619      	mov	r1, r3
 800293c:	4820      	ldr	r0, [pc, #128]	@ (80029c0 <BSP_LCD_MspInit+0x198>)
 800293e:	f001 f8c7 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002942:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002948:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800294c:	4619      	mov	r1, r3
 800294e:	481d      	ldr	r0, [pc, #116]	@ (80029c4 <BSP_LCD_MspInit+0x19c>)
 8002950:	f001 f8be 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002954:	2348      	movs	r3, #72	@ 0x48
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800295c:	4619      	mov	r1, r3
 800295e:	481a      	ldr	r0, [pc, #104]	@ (80029c8 <BSP_LCD_MspInit+0x1a0>)
 8002960:	f001 f8b6 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800296a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800296e:	4619      	mov	r1, r3
 8002970:	4816      	ldr	r0, [pc, #88]	@ (80029cc <BSP_LCD_MspInit+0x1a4>)
 8002972:	f001 f8ad 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002976:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800297c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002980:	4619      	mov	r1, r3
 8002982:	4813      	ldr	r0, [pc, #76]	@ (80029d0 <BSP_LCD_MspInit+0x1a8>)
 8002984:	f001 f8a4 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002988:	2303      	movs	r3, #3
 800298a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 800298c:	2309      	movs	r3, #9
 800298e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002994:	4619      	mov	r1, r3
 8002996:	480a      	ldr	r0, [pc, #40]	@ (80029c0 <BSP_LCD_MspInit+0x198>)
 8002998:	f001 f89a 	bl	8003ad0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800299c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80029a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029a6:	4619      	mov	r1, r3
 80029a8:	4809      	ldr	r0, [pc, #36]	@ (80029d0 <BSP_LCD_MspInit+0x1a8>)
 80029aa:	f001 f891 	bl	8003ad0 <HAL_GPIO_Init>
}
 80029ae:	bf00      	nop
 80029b0:	3738      	adds	r7, #56	@ 0x38
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40020000 	.word	0x40020000
 80029c0:	40020400 	.word	0x40020400
 80029c4:	40020800 	.word	0x40020800
 80029c8:	40020c00 	.word	0x40020c00
 80029cc:	40021400 	.word	0x40021400
 80029d0:	40021800 	.word	0x40021800

080029d4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80029d4:	b5b0      	push	{r4, r5, r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	603a      	str	r2, [r7, #0]
 80029de:	80fb      	strh	r3, [r7, #6]
 80029e0:	460b      	mov	r3, r1
 80029e2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a18 <BSP_LCD_DrawPixel+0x44>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a1c <BSP_LCD_DrawPixel+0x48>)
 80029ea:	2134      	movs	r1, #52	@ 0x34
 80029ec:	fb01 f303 	mul.w	r3, r1, r3
 80029f0:	4413      	add	r3, r2
 80029f2:	335c      	adds	r3, #92	@ 0x5c
 80029f4:	681c      	ldr	r4, [r3, #0]
 80029f6:	88bd      	ldrh	r5, [r7, #4]
 80029f8:	f7ff fd04 	bl	8002404 <BSP_LCD_GetXSize>
 80029fc:	4603      	mov	r3, r0
 80029fe:	fb03 f205 	mul.w	r2, r3, r5
 8002a02:	88fb      	ldrh	r3, [r7, #6]
 8002a04:	4413      	add	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4423      	add	r3, r4
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	6013      	str	r3, [r2, #0]
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bdb0      	pop	{r4, r5, r7, pc}
 8002a18:	20000570 	.word	0x20000570
 8002a1c:	20000458 	.word	0x20000458

08002a20 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	603a      	str	r2, [r7, #0]
 8002a2a:	80fb      	strh	r3, [r7, #6]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61fb      	str	r3, [r7, #28]
 8002a34:	2300      	movs	r3, #0
 8002a36:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002a3c:	4b53      	ldr	r3, [pc, #332]	@ (8002b8c <DrawChar+0x16c>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4953      	ldr	r1, [pc, #332]	@ (8002b90 <DrawChar+0x170>)
 8002a42:	4613      	mov	r3, r2
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3308      	adds	r3, #8
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	88db      	ldrh	r3, [r3, #6]
 8002a52:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002a54:	4b4d      	ldr	r3, [pc, #308]	@ (8002b8c <DrawChar+0x16c>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	494d      	ldr	r1, [pc, #308]	@ (8002b90 <DrawChar+0x170>)
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	440b      	add	r3, r1
 8002a64:	3308      	adds	r3, #8
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	889b      	ldrh	r3, [r3, #4]
 8002a6a:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002a6c:	8a3b      	ldrh	r3, [r7, #16]
 8002a6e:	3307      	adds	r3, #7
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	da00      	bge.n	8002a76 <DrawChar+0x56>
 8002a74:	3307      	adds	r3, #7
 8002a76:	10db      	asrs	r3, r3, #3
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	8a3b      	ldrh	r3, [r7, #16]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8002a86:	2300      	movs	r3, #0
 8002a88:	61fb      	str	r3, [r7, #28]
 8002a8a:	e076      	b.n	8002b7a <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002a8c:	8a3b      	ldrh	r3, [r7, #16]
 8002a8e:	3307      	adds	r3, #7
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	da00      	bge.n	8002a96 <DrawChar+0x76>
 8002a94:	3307      	adds	r3, #7
 8002a96:	10db      	asrs	r3, r3, #3
 8002a98:	461a      	mov	r2, r3
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	fb02 f303 	mul.w	r3, r2, r3
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8002aa6:	8a3b      	ldrh	r3, [r7, #16]
 8002aa8:	3307      	adds	r3, #7
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	da00      	bge.n	8002ab0 <DrawChar+0x90>
 8002aae:	3307      	adds	r3, #7
 8002ab0:	10db      	asrs	r3, r3, #3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d002      	beq.n	8002abc <DrawChar+0x9c>
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d004      	beq.n	8002ac4 <DrawChar+0xa4>
 8002aba:	e00c      	b.n	8002ad6 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	617b      	str	r3, [r7, #20]
        break;
 8002ac2:	e016      	b.n	8002af2 <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	021b      	lsls	r3, r3, #8
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	3201      	adds	r2, #1
 8002ace:	7812      	ldrb	r2, [r2, #0]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	617b      	str	r3, [r7, #20]
        break;
 8002ad4:	e00d      	b.n	8002af2 <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	041a      	lsls	r2, r3, #16
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	021b      	lsls	r3, r3, #8
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	3202      	adds	r2, #2
 8002aea:	7812      	ldrb	r2, [r2, #0]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
        break;
 8002af0:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002af2:	2300      	movs	r3, #0
 8002af4:	61bb      	str	r3, [r7, #24]
 8002af6:	e036      	b.n	8002b66 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 8002af8:	8a3a      	ldrh	r2, [r7, #16]
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	1ad2      	subs	r2, r2, r3
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	4413      	add	r3, r2
 8002b02:	3b01      	subs	r3, #1
 8002b04:	2201      	movs	r2, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d012      	beq.n	8002b3a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	b298      	uxth	r0, r3
 8002b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002b8c <DrawChar+0x16c>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	491b      	ldr	r1, [pc, #108]	@ (8002b90 <DrawChar+0x170>)
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	88bb      	ldrh	r3, [r7, #4]
 8002b32:	4619      	mov	r1, r3
 8002b34:	f7ff ff4e 	bl	80029d4 <BSP_LCD_DrawPixel>
 8002b38:	e012      	b.n	8002b60 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	4413      	add	r3, r2
 8002b42:	b298      	uxth	r0, r3
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <DrawChar+0x16c>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4911      	ldr	r1, [pc, #68]	@ (8002b90 <DrawChar+0x170>)
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	3304      	adds	r3, #4
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	88bb      	ldrh	r3, [r7, #4]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7ff ff3a 	bl	80029d4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	3301      	adds	r3, #1
 8002b64:	61bb      	str	r3, [r7, #24]
 8002b66:	8a3b      	ldrh	r3, [r7, #16]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d3c4      	bcc.n	8002af8 <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002b6e:	88bb      	ldrh	r3, [r7, #4]
 8002b70:	3301      	adds	r3, #1
 8002b72:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	3301      	adds	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]
 8002b7a:	8a7b      	ldrh	r3, [r7, #18]
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d384      	bcc.n	8002a8c <DrawChar+0x6c>
  }
}
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	3720      	adds	r7, #32
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000570 	.word	0x20000570
 8002b90:	20000574 	.word	0x20000574

08002b94 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002ba2:	4b16      	ldr	r3, [pc, #88]	@ (8002bfc <FillBuffer+0x68>)
 8002ba4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ba8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002baa:	4b14      	ldr	r3, [pc, #80]	@ (8002bfc <FillBuffer+0x68>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 8002bb0:	4a12      	ldr	r2, [pc, #72]	@ (8002bfc <FillBuffer+0x68>)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8002bb6:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <FillBuffer+0x68>)
 8002bb8:	4a11      	ldr	r2, [pc, #68]	@ (8002c00 <FillBuffer+0x6c>)
 8002bba:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8002bbc:	480f      	ldr	r0, [pc, #60]	@ (8002bfc <FillBuffer+0x68>)
 8002bbe:	f000 fcf1 	bl	80035a4 <HAL_DMA2D_Init>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d115      	bne.n	8002bf4 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8002bc8:	68f9      	ldr	r1, [r7, #12]
 8002bca:	480c      	ldr	r0, [pc, #48]	@ (8002bfc <FillBuffer+0x68>)
 8002bcc:	f000 fe52 	bl	8003874 <HAL_DMA2D_ConfigLayer>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10e      	bne.n	8002bf4 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69f9      	ldr	r1, [r7, #28]
 8002be0:	4806      	ldr	r0, [pc, #24]	@ (8002bfc <FillBuffer+0x68>)
 8002be2:	f000 fd32 	bl	800364a <HAL_DMA2D_Start>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d103      	bne.n	8002bf4 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002bec:	210a      	movs	r1, #10
 8002bee:	4803      	ldr	r0, [pc, #12]	@ (8002bfc <FillBuffer+0x68>)
 8002bf0:	f000 fd56 	bl	80036a0 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000500 	.word	0x20000500
 8002c00:	4002b000 	.word	0x4002b000

08002c04 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002c08:	4b29      	ldr	r3, [pc, #164]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cb4 <BSP_SDRAM_Init+0xb0>)
 8002c0c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c10:	2202      	movs	r2, #2
 8002c12:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002c14:	4b28      	ldr	r3, [pc, #160]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c16:	2207      	movs	r2, #7
 8002c18:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002c1a:	4b27      	ldr	r3, [pc, #156]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002c20:	4b25      	ldr	r3, [pc, #148]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c22:	2207      	movs	r2, #7
 8002c24:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002c26:	4b24      	ldr	r3, [pc, #144]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c28:	2202      	movs	r2, #2
 8002c2a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002c2c:	4b22      	ldr	r3, [pc, #136]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c2e:	2202      	movs	r2, #2
 8002c30:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002c32:	4b21      	ldr	r3, [pc, #132]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c34:	2202      	movs	r2, #2
 8002c36:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002c38:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002c44:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c46:	2204      	movs	r2, #4
 8002c48:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002c4a:	4b19      	ldr	r3, [pc, #100]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c4c:	2210      	movs	r2, #16
 8002c4e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002c50:	4b17      	ldr	r3, [pc, #92]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c52:	2240      	movs	r2, #64	@ 0x40
 8002c54:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002c56:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c58:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002c5c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002c5e:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002c64:	4b12      	ldr	r3, [pc, #72]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c6a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002c6c:	4b10      	ldr	r3, [pc, #64]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002c72:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	480c      	ldr	r0, [pc, #48]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c7e:	f000 f87f 	bl	8002d80 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002c82:	490d      	ldr	r1, [pc, #52]	@ (8002cb8 <BSP_SDRAM_Init+0xb4>)
 8002c84:	480a      	ldr	r0, [pc, #40]	@ (8002cb0 <BSP_SDRAM_Init+0xac>)
 8002c86:	f003 fc8b 	bl	80065a0 <HAL_SDRAM_Init>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002c90:	4b0a      	ldr	r3, [pc, #40]	@ (8002cbc <BSP_SDRAM_Init+0xb8>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	701a      	strb	r2, [r3, #0]
 8002c96:	e002      	b.n	8002c9e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002c98:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <BSP_SDRAM_Init+0xb8>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002c9e:	f240 506a 	movw	r0, #1386	@ 0x56a
 8002ca2:	f000 f80d 	bl	8002cc0 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002ca6:	4b05      	ldr	r3, [pc, #20]	@ (8002cbc <BSP_SDRAM_Init+0xb8>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000590 	.word	0x20000590
 8002cb4:	a0000140 	.word	0xa0000140
 8002cb8:	200005c4 	.word	0x200005c4
 8002cbc:	2000007c 	.word	0x2000007c

08002cc0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002ccc:	4b2a      	ldr	r3, [pc, #168]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cce:	2201      	movs	r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002cd2:	4b29      	ldr	r3, [pc, #164]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cd4:	2208      	movs	r2, #8
 8002cd6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002cd8:	4b27      	ldr	r3, [pc, #156]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002cde:	4b26      	ldr	r3, [pc, #152]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002ce4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ce8:	4923      	ldr	r1, [pc, #140]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cea:	4824      	ldr	r0, [pc, #144]	@ (8002d7c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002cec:	f003 fc96 	bl	800661c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002cf0:	2001      	movs	r0, #1
 8002cf2:	f000 f993 	bl	800301c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002cf6:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002cfe:	2208      	movs	r2, #8
 8002d00:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d02:	4b1d      	ldr	r3, [pc, #116]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d08:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d12:	4919      	ldr	r1, [pc, #100]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d14:	4819      	ldr	r0, [pc, #100]	@ (8002d7c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d16:	f003 fc81 	bl	800661c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002d1a:	4b17      	ldr	r3, [pc, #92]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d20:	4b15      	ldr	r3, [pc, #84]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d22:	2208      	movs	r2, #8
 8002d24:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002d26:	4b14      	ldr	r3, [pc, #80]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d28:	2204      	movs	r2, #4
 8002d2a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d2c:	4b12      	ldr	r3, [pc, #72]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d36:	4910      	ldr	r1, [pc, #64]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d38:	4810      	ldr	r0, [pc, #64]	@ (8002d7c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d3a:	f003 fc6f 	bl	800661c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002d3e:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8002d42:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002d44:	4b0c      	ldr	r3, [pc, #48]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d46:	2204      	movs	r2, #4
 8002d48:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d50:	4b09      	ldr	r3, [pc, #36]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4a07      	ldr	r2, [pc, #28]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d5a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d60:	4905      	ldr	r1, [pc, #20]	@ (8002d78 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d62:	4806      	ldr	r0, [pc, #24]	@ (8002d7c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d64:	f003 fc5a 	bl	800661c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8002d68:	6879      	ldr	r1, [r7, #4]
 8002d6a:	4804      	ldr	r0, [pc, #16]	@ (8002d7c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d6c:	f003 fc8b 	bl	8006686 <HAL_SDRAM_ProgramRefreshRate>
}
 8002d70:	bf00      	nop
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	200005e0 	.word	0x200005e0
 8002d7c:	20000590 	.word	0x20000590

08002d80 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b090      	sub	sp, #64	@ 0x40
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 80ec 	beq.w	8002f6a <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d96:	4b77      	ldr	r3, [pc, #476]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d9a:	4a76      	ldr	r2, [pc, #472]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6393      	str	r3, [r2, #56]	@ 0x38
 8002da2:	4b74      	ldr	r3, [pc, #464]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002db2:	4b70      	ldr	r3, [pc, #448]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	4a6f      	ldr	r2, [pc, #444]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002db8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dbe:	4b6d      	ldr	r3, [pc, #436]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	623b      	str	r3, [r7, #32]
 8002dce:	4b69      	ldr	r3, [pc, #420]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	4a68      	ldr	r2, [pc, #416]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002dd4:	f043 0302 	orr.w	r3, r3, #2
 8002dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dda:	4b66      	ldr	r3, [pc, #408]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	623b      	str	r3, [r7, #32]
 8002de4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	4b62      	ldr	r3, [pc, #392]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a61      	ldr	r2, [pc, #388]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002df0:	f043 0304 	orr.w	r3, r3, #4
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0304 	and.w	r3, r3, #4
 8002dfe:	61fb      	str	r3, [r7, #28]
 8002e00:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	4b5b      	ldr	r3, [pc, #364]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a5a      	ldr	r2, [pc, #360]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e0c:	f043 0308 	orr.w	r3, r3, #8
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b58      	ldr	r3, [pc, #352]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	4b54      	ldr	r3, [pc, #336]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	4a53      	ldr	r2, [pc, #332]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e28:	f043 0310 	orr.w	r3, r3, #16
 8002e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2e:	4b51      	ldr	r3, [pc, #324]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e42:	4a4c      	ldr	r2, [pc, #304]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e44:	f043 0320 	orr.w	r3, r3, #32
 8002e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4e:	f003 0320 	and.w	r3, r3, #32
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b46      	ldr	r3, [pc, #280]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	4a45      	ldr	r2, [pc, #276]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e66:	4b43      	ldr	r3, [pc, #268]	@ (8002f74 <BSP_SDRAM_MspInit+0x1f4>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002e72:	2302      	movs	r3, #2
 8002e74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002e76:	2302      	movs	r3, #2
 8002e78:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002e7e:	230c      	movs	r3, #12
 8002e80:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002e82:	2360      	movs	r3, #96	@ 0x60
 8002e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002e86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	483a      	ldr	r0, [pc, #232]	@ (8002f78 <BSP_SDRAM_MspInit+0x1f8>)
 8002e8e:	f000 fe1f 	bl	8003ad0 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 8002e92:	2301      	movs	r3, #1
 8002e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002e96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4837      	ldr	r0, [pc, #220]	@ (8002f7c <BSP_SDRAM_MspInit+0x1fc>)
 8002e9e:	f000 fe17 	bl	8003ad0 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002ea2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002ea8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eac:	4619      	mov	r1, r3
 8002eae:	4834      	ldr	r0, [pc, #208]	@ (8002f80 <BSP_SDRAM_MspInit+0x200>)
 8002eb0:	f000 fe0e 	bl	8003ad0 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002eb4:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002eba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4830      	ldr	r0, [pc, #192]	@ (8002f84 <BSP_SDRAM_MspInit+0x204>)
 8002ec2:	f000 fe05 	bl	8003ad0 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8002ec6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002ecc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	482d      	ldr	r0, [pc, #180]	@ (8002f88 <BSP_SDRAM_MspInit+0x208>)
 8002ed4:	f000 fdfc 	bl	8003ad0 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002ed8:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002ede:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4829      	ldr	r0, [pc, #164]	@ (8002f8c <BSP_SDRAM_MspInit+0x20c>)
 8002ee6:	f000 fdf3 	bl	8003ad0 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002eea:	4b29      	ldr	r3, [pc, #164]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002ef0:	4b27      	ldr	r3, [pc, #156]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002ef2:	2280      	movs	r2, #128	@ 0x80
 8002ef4:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002ef6:	4b26      	ldr	r3, [pc, #152]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002efc:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002efe:	4b24      	ldr	r3, [pc, #144]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f04:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f06:	4b22      	ldr	r3, [pc, #136]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f0c:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002f0e:	4b20      	ldr	r3, [pc, #128]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f10:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f14:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 8002f16:	4b1e      	ldr	r3, [pc, #120]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f22:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002f24:	4b1a      	ldr	r3, [pc, #104]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002f2a:	4b19      	ldr	r3, [pc, #100]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002f30:	4b17      	ldr	r3, [pc, #92]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8002f36:	4b16      	ldr	r3, [pc, #88]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002f3c:	4b14      	ldr	r3, [pc, #80]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f3e:	4a15      	ldr	r2, [pc, #84]	@ (8002f94 <BSP_SDRAM_MspInit+0x214>)
 8002f40:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a12      	ldr	r2, [pc, #72]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f46:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f48:	4a11      	ldr	r2, [pc, #68]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8002f4e:	4810      	ldr	r0, [pc, #64]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f50:	f000 fa18 	bl	8003384 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8002f54:	480e      	ldr	r0, [pc, #56]	@ (8002f90 <BSP_SDRAM_MspInit+0x210>)
 8002f56:	f000 f967 	bl	8003228 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	210f      	movs	r1, #15
 8002f5e:	2038      	movs	r0, #56	@ 0x38
 8002f60:	f000 f938 	bl	80031d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002f64:	2038      	movs	r0, #56	@ 0x38
 8002f66:	f000 f951 	bl	800320c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002f6a:	bf00      	nop
 8002f6c:	3740      	adds	r7, #64	@ 0x40
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40023800 	.word	0x40023800
 8002f78:	40020400 	.word	0x40020400
 8002f7c:	40020800 	.word	0x40020800
 8002f80:	40020c00 	.word	0x40020c00
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40021400 	.word	0x40021400
 8002f8c:	40021800 	.word	0x40021800
 8002f90:	200005f0 	.word	0x200005f0
 8002f94:	40026410 	.word	0x40026410

08002f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd8 <HAL_Init+0x40>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd8 <HAL_Init+0x40>)
 8002fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <HAL_Init+0x40>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <HAL_Init+0x40>)
 8002fae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fb4:	4b08      	ldr	r3, [pc, #32]	@ (8002fd8 <HAL_Init+0x40>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a07      	ldr	r2, [pc, #28]	@ (8002fd8 <HAL_Init+0x40>)
 8002fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc0:	2003      	movs	r0, #3
 8002fc2:	f000 f8fc 	bl	80031be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fc6:	200f      	movs	r0, #15
 8002fc8:	f7fe f966 	bl	8001298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fcc:	f7fe f938 	bl	8001240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023c00 	.word	0x40023c00

08002fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fe0:	4b06      	ldr	r3, [pc, #24]	@ (8002ffc <HAL_IncTick+0x20>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <HAL_IncTick+0x24>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4413      	add	r3, r2
 8002fec:	4a04      	ldr	r2, [pc, #16]	@ (8003000 <HAL_IncTick+0x24>)
 8002fee:	6013      	str	r3, [r2, #0]
}
 8002ff0:	bf00      	nop
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	20000084 	.word	0x20000084
 8003000:	20000650 	.word	0x20000650

08003004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  return uwTick;
 8003008:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <HAL_GetTick+0x14>)
 800300a:	681b      	ldr	r3, [r3, #0]
}
 800300c:	4618      	mov	r0, r3
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20000650 	.word	0x20000650

0800301c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003024:	f7ff ffee 	bl	8003004 <HAL_GetTick>
 8003028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003034:	d005      	beq.n	8003042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_Delay+0x44>)
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4413      	add	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003042:	bf00      	nop
 8003044:	f7ff ffde 	bl	8003004 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	429a      	cmp	r2, r3
 8003052:	d8f7      	bhi.n	8003044 <HAL_Delay+0x28>
  {
  }
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	20000084 	.word	0x20000084

08003064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003074:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003080:	4013      	ands	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800308c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003096:	4a04      	ldr	r2, [pc, #16]	@ (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	60d3      	str	r3, [r2, #12]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <__NVIC_GetPriorityGrouping+0x18>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	f003 0307 	and.w	r3, r3, #7
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db0b      	blt.n	80030f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4907      	ldr	r1, [pc, #28]	@ (8003100 <__NVIC_EnableIRQ+0x38>)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2001      	movs	r0, #1
 80030ea:	fa00 f202 	lsl.w	r2, r0, r2
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e100 	.word	0xe000e100

08003104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	2b00      	cmp	r3, #0
 8003116:	db0a      	blt.n	800312e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	490c      	ldr	r1, [pc, #48]	@ (8003150 <__NVIC_SetPriority+0x4c>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	0112      	lsls	r2, r2, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	440b      	add	r3, r1
 8003128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800312c:	e00a      	b.n	8003144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4908      	ldr	r1, [pc, #32]	@ (8003154 <__NVIC_SetPriority+0x50>)
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3b04      	subs	r3, #4
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	440b      	add	r3, r1
 8003142:	761a      	strb	r2, [r3, #24]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000e100 	.word	0xe000e100
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003158:	b480      	push	{r7}
 800315a:	b089      	sub	sp, #36	@ 0x24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f1c3 0307 	rsb	r3, r3, #7
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf28      	it	cs
 8003176:	2304      	movcs	r3, #4
 8003178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3304      	adds	r3, #4
 800317e:	2b06      	cmp	r3, #6
 8003180:	d902      	bls.n	8003188 <NVIC_EncodePriority+0x30>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3b03      	subs	r3, #3
 8003186:	e000      	b.n	800318a <NVIC_EncodePriority+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	f04f 32ff 	mov.w	r2, #4294967295
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	401a      	ands	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43d9      	mvns	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	4313      	orrs	r3, r2
         );
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3724      	adds	r7, #36	@ 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr

080031be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff ff4c 	bl	8003064 <__NVIC_SetPriorityGrouping>
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031e6:	f7ff ff61 	bl	80030ac <__NVIC_GetPriorityGrouping>
 80031ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	6978      	ldr	r0, [r7, #20]
 80031f2:	f7ff ffb1 	bl	8003158 <NVIC_EncodePriority>
 80031f6:	4602      	mov	r2, r0
 80031f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fc:	4611      	mov	r1, r2
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff80 	bl	8003104 <__NVIC_SetPriority>
}
 8003204:	bf00      	nop
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff ff54 	bl	80030c8 <__NVIC_EnableIRQ>
}
 8003220:	bf00      	nop
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003234:	f7ff fee6 	bl	8003004 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e099      	b.n	8003378 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003264:	e00f      	b.n	8003286 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003266:	f7ff fecd 	bl	8003004 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b05      	cmp	r3, #5
 8003272:	d908      	bls.n	8003286 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2220      	movs	r2, #32
 8003278:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2203      	movs	r2, #3
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e078      	b.n	8003378 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1e8      	bne.n	8003266 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	4b38      	ldr	r3, [pc, #224]	@ (8003380 <HAL_DMA_Init+0x158>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d107      	bne.n	80032f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e8:	4313      	orrs	r3, r2
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f023 0307 	bic.w	r3, r3, #7
 8003306:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	4313      	orrs	r3, r2
 8003310:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	2b04      	cmp	r3, #4
 8003318:	d117      	bne.n	800334a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00e      	beq.n	800334a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f8bd 	bl	80034ac <DMA_CheckFifoParam>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d008      	beq.n	800334a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2240      	movs	r2, #64	@ 0x40
 800333c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003346:	2301      	movs	r3, #1
 8003348:	e016      	b.n	8003378 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f874 	bl	8003440 <DMA_CalcBaseAndBitshift>
 8003358:	4603      	mov	r3, r0
 800335a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003360:	223f      	movs	r2, #63	@ 0x3f
 8003362:	409a      	lsls	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3718      	adds	r7, #24
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	f010803f 	.word	0xf010803f

08003384 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e050      	b.n	8003438 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d101      	bne.n	80033a6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
 80033a4:	e048      	b.n	8003438 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0201 	bic.w	r2, r2, #1
 80033b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2200      	movs	r2, #0
 80033bc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2200      	movs	r2, #0
 80033c4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2200      	movs	r2, #0
 80033cc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2200      	movs	r2, #0
 80033d4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2200      	movs	r2, #0
 80033dc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2221      	movs	r2, #33	@ 0x21
 80033e4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f82a 	bl	8003440 <DMA_CalcBaseAndBitshift>
 80033ec:	4603      	mov	r3, r0
 80033ee:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003418:	223f      	movs	r2, #63	@ 0x3f
 800341a:	409a      	lsls	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	3b10      	subs	r3, #16
 8003450:	4a14      	ldr	r2, [pc, #80]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800345a:	4a13      	ldr	r2, [pc, #76]	@ (80034a8 <DMA_CalcBaseAndBitshift+0x68>)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4413      	add	r3, r2
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b03      	cmp	r3, #3
 800346c:	d909      	bls.n	8003482 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003476:	f023 0303 	bic.w	r3, r3, #3
 800347a:	1d1a      	adds	r2, r3, #4
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003480:	e007      	b.n	8003492 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800348a:	f023 0303 	bic.w	r3, r3, #3
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003496:	4618      	mov	r0, r3
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	aaaaaaab 	.word	0xaaaaaaab
 80034a8:	08012f0c 	.word	0x08012f0c

080034ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b4:	2300      	movs	r3, #0
 80034b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d11f      	bne.n	8003506 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b03      	cmp	r3, #3
 80034ca:	d856      	bhi.n	800357a <DMA_CheckFifoParam+0xce>
 80034cc:	a201      	add	r2, pc, #4	@ (adr r2, 80034d4 <DMA_CheckFifoParam+0x28>)
 80034ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d2:	bf00      	nop
 80034d4:	080034e5 	.word	0x080034e5
 80034d8:	080034f7 	.word	0x080034f7
 80034dc:	080034e5 	.word	0x080034e5
 80034e0:	0800357b 	.word	0x0800357b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d046      	beq.n	800357e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f4:	e043      	b.n	800357e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034fe:	d140      	bne.n	8003582 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003504:	e03d      	b.n	8003582 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800350e:	d121      	bne.n	8003554 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b03      	cmp	r3, #3
 8003514:	d837      	bhi.n	8003586 <DMA_CheckFifoParam+0xda>
 8003516:	a201      	add	r2, pc, #4	@ (adr r2, 800351c <DMA_CheckFifoParam+0x70>)
 8003518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351c:	0800352d 	.word	0x0800352d
 8003520:	08003533 	.word	0x08003533
 8003524:	0800352d 	.word	0x0800352d
 8003528:	08003545 	.word	0x08003545
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	73fb      	strb	r3, [r7, #15]
      break;
 8003530:	e030      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003536:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d025      	beq.n	800358a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003542:	e022      	b.n	800358a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003548:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800354c:	d11f      	bne.n	800358e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003552:	e01c      	b.n	800358e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d903      	bls.n	8003562 <DMA_CheckFifoParam+0xb6>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b03      	cmp	r3, #3
 800355e:	d003      	beq.n	8003568 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003560:	e018      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	73fb      	strb	r3, [r7, #15]
      break;
 8003566:	e015      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00e      	beq.n	8003592 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
      break;
 8003578:	e00b      	b.n	8003592 <DMA_CheckFifoParam+0xe6>
      break;
 800357a:	bf00      	nop
 800357c:	e00a      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;
 800357e:	bf00      	nop
 8003580:	e008      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;
 8003582:	bf00      	nop
 8003584:	e006      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;
 8003586:	bf00      	nop
 8003588:	e004      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;
 800358a:	bf00      	nop
 800358c:	e002      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;   
 800358e:	bf00      	nop
 8003590:	e000      	b.n	8003594 <DMA_CheckFifoParam+0xe8>
      break;
 8003592:	bf00      	nop
    }
  } 
  
  return status; 
 8003594:	7bfb      	ldrb	r3, [r7, #15]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop

080035a4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e03b      	b.n	800362e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f833 	bl	8003636 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f4:	f023 0107 	bic.w	r1, r3, #7
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800360e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	68d1      	ldr	r1, [r2, #12]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6812      	ldr	r2, [r2, #0]
 800361a:	430b      	orrs	r3, r1
 800361c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af02      	add	r7, sp, #8
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_DMA2D_Start+0x1c>
 8003662:	2302      	movs	r3, #2
 8003664:	e018      	b.n	8003698 <HAL_DMA2D_Start+0x4e>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2202      	movs	r2, #2
 8003672:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	68b9      	ldr	r1, [r7, #8]
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 f989 	bl	8003998 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f042 0201 	orr.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d056      	beq.n	800376a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80036bc:	f7ff fca2 	bl	8003004 <HAL_GetTick>
 80036c0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80036c2:	e04b      	b.n	800375c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d023      	beq.n	800371e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f003 0320 	and.w	r3, r3, #32
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e4:	f043 0202 	orr.w	r2, r3, #2
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d005      	beq.n	8003702 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fa:	f043 0201 	orr.w	r2, r3, #1
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2221      	movs	r2, #33	@ 0x21
 8003708:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2204      	movs	r2, #4
 800370e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e0a5      	b.n	800386a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003724:	d01a      	beq.n	800375c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003726:	f7ff fc6d 	bl	8003004 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d302      	bcc.n	800373c <HAL_DMA2D_PollForTransfer+0x9c>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10f      	bne.n	800375c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003740:	f043 0220 	orr.w	r2, r3, #32
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2203      	movs	r2, #3
 800374c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e086      	b.n	800386a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d0ac      	beq.n	80036c4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	f003 0320 	and.w	r3, r3, #32
 8003774:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	f003 0320 	and.w	r3, r3, #32
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d061      	beq.n	8003850 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800378c:	f7ff fc3a 	bl	8003004 <HAL_GetTick>
 8003790:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003792:	e056      	b.n	8003842 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d02e      	beq.n	8003804 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b4:	f043 0204 	orr.w	r2, r3, #4
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 0320 	and.w	r3, r3, #32
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d005      	beq.n	80037d2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ca:	f043 0202 	orr.w	r2, r3, #2
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e0:	f043 0201 	orr.w	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2229      	movs	r2, #41	@ 0x29
 80037ee:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2204      	movs	r2, #4
 80037f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e032      	b.n	800386a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380a:	d01a      	beq.n	8003842 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800380c:	f7ff fbfa 	bl	8003004 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d302      	bcc.n	8003822 <HAL_DMA2D_PollForTransfer+0x182>
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10f      	bne.n	8003842 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003826:	f043 0220 	orr.w	r2, r3, #32
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2203      	movs	r2, #3
 8003832:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e013      	b.n	800386a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0a1      	beq.n	8003794 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2212      	movs	r2, #18
 8003856:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3718      	adds	r7, #24
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_DMA2D_ConfigLayer+0x20>
 8003890:	2302      	movs	r3, #2
 8003892:	e079      	b.n	8003988 <HAL_DMA2D_ConfigLayer+0x114>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	3318      	adds	r3, #24
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	4413      	add	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	041b      	lsls	r3, r3, #16
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80038be:	4b35      	ldr	r3, [pc, #212]	@ (8003994 <HAL_DMA2D_ConfigLayer+0x120>)
 80038c0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	2b0a      	cmp	r3, #10
 80038c8:	d003      	beq.n	80038d2 <HAL_DMA2D_ConfigLayer+0x5e>
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2b09      	cmp	r3, #9
 80038d0:	d107      	bne.n	80038e2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	e005      	b.n	80038ee <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	061b      	lsls	r3, r3, #24
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d120      	bne.n	8003936 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	43db      	mvns	r3, r3
 80038fe:	ea02 0103 	and.w	r1, r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	430a      	orrs	r2, r1
 800390a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	6812      	ldr	r2, [r2, #0]
 8003914:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b0a      	cmp	r3, #10
 800391c:	d003      	beq.n	8003926 <HAL_DMA2D_ConfigLayer+0xb2>
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b09      	cmp	r3, #9
 8003924:	d127      	bne.n	8003976 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28
 8003934:	e01f      	b.n	8003976 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	69da      	ldr	r2, [r3, #28]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	43db      	mvns	r3, r3
 8003940:	ea02 0103 	and.w	r1, r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	430a      	orrs	r2, r1
 800394c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b0a      	cmp	r3, #10
 800395e:	d003      	beq.n	8003968 <HAL_DMA2D_ConfigLayer+0xf4>
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b09      	cmp	r3, #9
 8003966:	d106      	bne.n	8003976 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003974:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	ff03000f 	.word	0xff03000f

08003998 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003998:	b480      	push	{r7}
 800399a:	b08b      	sub	sp, #44	@ 0x2c
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
 80039a4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ac:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	041a      	lsls	r2, r3, #16
 80039b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b6:	431a      	orrs	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039d0:	d174      	bne.n	8003abc <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80039d8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80039e0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80039e8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d108      	bne.n	8003a0a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	431a      	orrs	r2, r3
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a08:	e053      	b.n	8003ab2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d106      	bne.n	8003a20 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a1e:	e048      	b.n	8003ab2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d111      	bne.n	8003a4c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	0cdb      	lsrs	r3, r3, #19
 8003a2c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	0a9b      	lsrs	r3, r3, #10
 8003a32:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	08db      	lsrs	r3, r3, #3
 8003a38:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	015a      	lsls	r2, r3, #5
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	02db      	lsls	r3, r3, #11
 8003a42:	4313      	orrs	r3, r2
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a4a:	e032      	b.n	8003ab2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d117      	bne.n	8003a84 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	0fdb      	lsrs	r3, r3, #31
 8003a58:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	0cdb      	lsrs	r3, r3, #19
 8003a5e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	0adb      	lsrs	r3, r3, #11
 8003a64:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	08db      	lsrs	r3, r3, #3
 8003a6a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	015a      	lsls	r2, r3, #5
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	029b      	lsls	r3, r3, #10
 8003a74:	431a      	orrs	r2, r3
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	03db      	lsls	r3, r3, #15
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a82:	e016      	b.n	8003ab2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	0f1b      	lsrs	r3, r3, #28
 8003a88:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	0d1b      	lsrs	r3, r3, #20
 8003a8e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	0b1b      	lsrs	r3, r3, #12
 8003a94:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	011a      	lsls	r2, r3, #4
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	031b      	lsls	r3, r3, #12
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003aba:	e003      	b.n	8003ac4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	60da      	str	r2, [r3, #12]
}
 8003ac4:	bf00      	nop
 8003ac6:	372c      	adds	r7, #44	@ 0x2c
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b089      	sub	sp, #36	@ 0x24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	61fb      	str	r3, [r7, #28]
 8003aea:	e177      	b.n	8003ddc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003aec:	2201      	movs	r2, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	f040 8166 	bne.w	8003dd6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d005      	beq.n	8003b22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d130      	bne.n	8003b84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43db      	mvns	r3, r3
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4013      	ands	r3, r2
 8003b38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68da      	ldr	r2, [r3, #12]
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b58:	2201      	movs	r2, #1
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4013      	ands	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f003 0201 	and.w	r2, r3, #1
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 0303 	and.w	r3, r3, #3
 8003b8c:	2b03      	cmp	r3, #3
 8003b8e:	d017      	beq.n	8003bc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 0303 	and.w	r3, r3, #3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d123      	bne.n	8003c14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	08da      	lsrs	r2, r3, #3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3208      	adds	r2, #8
 8003bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	220f      	movs	r2, #15
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	43db      	mvns	r3, r3
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4013      	ands	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	691a      	ldr	r2, [r3, #16]
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	08da      	lsrs	r2, r3, #3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	3208      	adds	r2, #8
 8003c0e:	69b9      	ldr	r1, [r7, #24]
 8003c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	2203      	movs	r2, #3
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	43db      	mvns	r3, r3
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0203 	and.w	r2, r3, #3
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80c0 	beq.w	8003dd6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	4b66      	ldr	r3, [pc, #408]	@ (8003df4 <HAL_GPIO_Init+0x324>)
 8003c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5e:	4a65      	ldr	r2, [pc, #404]	@ (8003df4 <HAL_GPIO_Init+0x324>)
 8003c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c66:	4b63      	ldr	r3, [pc, #396]	@ (8003df4 <HAL_GPIO_Init+0x324>)
 8003c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c72:	4a61      	ldr	r2, [pc, #388]	@ (8003df8 <HAL_GPIO_Init+0x328>)
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	089b      	lsrs	r3, r3, #2
 8003c78:	3302      	adds	r3, #2
 8003c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f003 0303 	and.w	r3, r3, #3
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	220f      	movs	r2, #15
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	43db      	mvns	r3, r3
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4013      	ands	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a58      	ldr	r2, [pc, #352]	@ (8003dfc <HAL_GPIO_Init+0x32c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d037      	beq.n	8003d0e <HAL_GPIO_Init+0x23e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a57      	ldr	r2, [pc, #348]	@ (8003e00 <HAL_GPIO_Init+0x330>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d031      	beq.n	8003d0a <HAL_GPIO_Init+0x23a>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a56      	ldr	r2, [pc, #344]	@ (8003e04 <HAL_GPIO_Init+0x334>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d02b      	beq.n	8003d06 <HAL_GPIO_Init+0x236>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a55      	ldr	r2, [pc, #340]	@ (8003e08 <HAL_GPIO_Init+0x338>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d025      	beq.n	8003d02 <HAL_GPIO_Init+0x232>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a54      	ldr	r2, [pc, #336]	@ (8003e0c <HAL_GPIO_Init+0x33c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d01f      	beq.n	8003cfe <HAL_GPIO_Init+0x22e>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a53      	ldr	r2, [pc, #332]	@ (8003e10 <HAL_GPIO_Init+0x340>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d019      	beq.n	8003cfa <HAL_GPIO_Init+0x22a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a52      	ldr	r2, [pc, #328]	@ (8003e14 <HAL_GPIO_Init+0x344>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d013      	beq.n	8003cf6 <HAL_GPIO_Init+0x226>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a51      	ldr	r2, [pc, #324]	@ (8003e18 <HAL_GPIO_Init+0x348>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d00d      	beq.n	8003cf2 <HAL_GPIO_Init+0x222>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a50      	ldr	r2, [pc, #320]	@ (8003e1c <HAL_GPIO_Init+0x34c>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d007      	beq.n	8003cee <HAL_GPIO_Init+0x21e>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a4f      	ldr	r2, [pc, #316]	@ (8003e20 <HAL_GPIO_Init+0x350>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d101      	bne.n	8003cea <HAL_GPIO_Init+0x21a>
 8003ce6:	2309      	movs	r3, #9
 8003ce8:	e012      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cea:	230a      	movs	r3, #10
 8003cec:	e010      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cee:	2308      	movs	r3, #8
 8003cf0:	e00e      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cf2:	2307      	movs	r3, #7
 8003cf4:	e00c      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cf6:	2306      	movs	r3, #6
 8003cf8:	e00a      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cfa:	2305      	movs	r3, #5
 8003cfc:	e008      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003cfe:	2304      	movs	r3, #4
 8003d00:	e006      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003d02:	2303      	movs	r3, #3
 8003d04:	e004      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e002      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <HAL_GPIO_Init+0x240>
 8003d0e:	2300      	movs	r3, #0
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	f002 0203 	and.w	r2, r2, #3
 8003d16:	0092      	lsls	r2, r2, #2
 8003d18:	4093      	lsls	r3, r2
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d20:	4935      	ldr	r1, [pc, #212]	@ (8003df8 <HAL_GPIO_Init+0x328>)
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	089b      	lsrs	r3, r3, #2
 8003d26:	3302      	adds	r3, #2
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	43db      	mvns	r3, r3
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d52:	4a34      	ldr	r2, [pc, #208]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d58:	4b32      	ldr	r3, [pc, #200]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	43db      	mvns	r3, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4013      	ands	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d7c:	4a29      	ldr	r2, [pc, #164]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d82:	4b28      	ldr	r3, [pc, #160]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003da6:	4a1f      	ldr	r2, [pc, #124]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dac:	4b1d      	ldr	r3, [pc, #116]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4013      	ands	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003dd0:	4a14      	ldr	r2, [pc, #80]	@ (8003e24 <HAL_GPIO_Init+0x354>)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	61fb      	str	r3, [r7, #28]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	2b0f      	cmp	r3, #15
 8003de0:	f67f ae84 	bls.w	8003aec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	3724      	adds	r7, #36	@ 0x24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40023800 	.word	0x40023800
 8003df8:	40013800 	.word	0x40013800
 8003dfc:	40020000 	.word	0x40020000
 8003e00:	40020400 	.word	0x40020400
 8003e04:	40020800 	.word	0x40020800
 8003e08:	40020c00 	.word	0x40020c00
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	40021400 	.word	0x40021400
 8003e14:	40021800 	.word	0x40021800
 8003e18:	40021c00 	.word	0x40021c00
 8003e1c:	40022000 	.word	0x40022000
 8003e20:	40022400 	.word	0x40022400
 8003e24:	40013c00 	.word	0x40013c00

08003e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	807b      	strh	r3, [r7, #2]
 8003e34:	4613      	mov	r3, r2
 8003e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e38:	787b      	ldrb	r3, [r7, #1]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e3e:	887a      	ldrh	r2, [r7, #2]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e44:	e003      	b.n	8003e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e46:	887b      	ldrh	r3, [r7, #2]
 8003e48:	041a      	lsls	r2, r3, #16
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	619a      	str	r2, [r3, #24]
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
	...

08003e5c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e0bf      	b.n	8003fee <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f8ba 	bl	8003ffc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003e9e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6999      	ldr	r1, [r3, #24]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003eb4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6899      	ldr	r1, [r3, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff8 <HAL_LTDC_Init+0x19c>)
 8003ed0:	400b      	ands	r3, r1
 8003ed2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	041b      	lsls	r3, r3, #16
 8003eda:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6899      	ldr	r1, [r3, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699a      	ldr	r2, [r3, #24]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68d9      	ldr	r1, [r3, #12]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff8 <HAL_LTDC_Init+0x19c>)
 8003efe:	400b      	ands	r3, r1
 8003f00:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	041b      	lsls	r3, r3, #16
 8003f08:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68d9      	ldr	r1, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a1a      	ldr	r2, [r3, #32]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6919      	ldr	r1, [r3, #16]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4b33      	ldr	r3, [pc, #204]	@ (8003ff8 <HAL_LTDC_Init+0x19c>)
 8003f2c:	400b      	ands	r3, r1
 8003f2e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f34:	041b      	lsls	r3, r3, #16
 8003f36:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6919      	ldr	r1, [r3, #16]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	431a      	orrs	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6959      	ldr	r1, [r3, #20]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	4b27      	ldr	r3, [pc, #156]	@ (8003ff8 <HAL_LTDC_Init+0x19c>)
 8003f5a:	400b      	ands	r3, r1
 8003f5c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f62:	041b      	lsls	r3, r3, #16
 8003f64:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6959      	ldr	r1, [r3, #20]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f82:	021b      	lsls	r3, r3, #8
 8003f84:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003f8c:	041b      	lsls	r3, r3, #16
 8003f8e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f042 0206 	orr.w	r2, r2, #6
 8003fca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f042 0201 	orr.w	r2, r2, #1
 8003fda:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3710      	adds	r7, #16
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	f000f800 	.word	0xf000f800

08003ffc <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004022:	2b01      	cmp	r3, #1
 8004024:	d101      	bne.n	800402a <HAL_LTDC_ConfigLayer+0x1a>
 8004026:	2302      	movs	r3, #2
 8004028:	e02c      	b.n	8004084 <HAL_LTDC_ConfigLayer+0x74>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2202      	movs	r2, #2
 8004036:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2134      	movs	r1, #52	@ 0x34
 8004040:	fb01 f303 	mul.w	r3, r1, r3
 8004044:	4413      	add	r3, r2
 8004046:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4614      	mov	r4, r2
 800404e:	461d      	mov	r5, r3
 8004050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800405a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800405c:	682b      	ldr	r3, [r5, #0]
 800405e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 f83b 	bl	80040e0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2201      	movs	r2, #1
 8004070:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bdb0      	pop	{r4, r5, r7, pc}

0800408c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_LTDC_EnableDither+0x16>
 800409e:	2302      	movs	r3, #2
 80040a0:	e016      	b.n	80040d0 <HAL_LTDC_EnableDither+0x44>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2202      	movs	r2, #2
 80040ae:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80040b2:	4b0a      	ldr	r3, [pc, #40]	@ (80040dc <HAL_LTDC_EnableDither+0x50>)
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	4a09      	ldr	r2, [pc, #36]	@ (80040dc <HAL_LTDC_EnableDither+0x50>)
 80040b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040bc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	40016800 	.word	0x40016800

080040e0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b089      	sub	sp, #36	@ 0x24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	0c1b      	lsrs	r3, r3, #16
 80040f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040fc:	4413      	add	r3, r2
 80040fe:	041b      	lsls	r3, r3, #16
 8004100:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	01db      	lsls	r3, r3, #7
 800410c:	4413      	add	r3, r2
 800410e:	3384      	adds	r3, #132	@ 0x84
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	4611      	mov	r1, r2
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	01d2      	lsls	r2, r2, #7
 800411c:	440a      	add	r2, r1
 800411e:	3284      	adds	r2, #132	@ 0x84
 8004120:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004124:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004136:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004138:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4619      	mov	r1, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	01db      	lsls	r3, r3, #7
 8004144:	440b      	add	r3, r1
 8004146:	3384      	adds	r3, #132	@ 0x84
 8004148:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800414e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	68da      	ldr	r2, [r3, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800415e:	4413      	add	r3, r2
 8004160:	041b      	lsls	r3, r3, #16
 8004162:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	01db      	lsls	r3, r3, #7
 800416e:	4413      	add	r3, r2
 8004170:	3384      	adds	r3, #132	@ 0x84
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	6812      	ldr	r2, [r2, #0]
 8004178:	4611      	mov	r1, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	01d2      	lsls	r2, r2, #7
 800417e:	440a      	add	r2, r1
 8004180:	3284      	adds	r2, #132	@ 0x84
 8004182:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004186:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004196:	4413      	add	r3, r2
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4619      	mov	r1, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	01db      	lsls	r3, r3, #7
 80041a4:	440b      	add	r3, r1
 80041a6:	3384      	adds	r3, #132	@ 0x84
 80041a8:	4619      	mov	r1, r3
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	461a      	mov	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	01db      	lsls	r3, r3, #7
 80041ba:	4413      	add	r3, r2
 80041bc:	3384      	adds	r3, #132	@ 0x84
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	4611      	mov	r1, r2
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	01d2      	lsls	r2, r2, #7
 80041ca:	440a      	add	r2, r1
 80041cc:	3284      	adds	r2, #132	@ 0x84
 80041ce:	f023 0307 	bic.w	r3, r3, #7
 80041d2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	01db      	lsls	r3, r3, #7
 80041de:	4413      	add	r3, r2
 80041e0:	3384      	adds	r3, #132	@ 0x84
 80041e2:	461a      	mov	r2, r3
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80041fa:	041b      	lsls	r3, r3, #16
 80041fc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	061b      	lsls	r3, r3, #24
 8004204:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	461a      	mov	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	01db      	lsls	r3, r3, #7
 8004210:	4413      	add	r3, r2
 8004212:	3384      	adds	r3, #132	@ 0x84
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	01db      	lsls	r3, r3, #7
 8004220:	4413      	add	r3, r2
 8004222:	3384      	adds	r3, #132	@ 0x84
 8004224:	461a      	mov	r2, r3
 8004226:	2300      	movs	r3, #0
 8004228:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004230:	461a      	mov	r2, r3
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	431a      	orrs	r2, r3
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	431a      	orrs	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4619      	mov	r1, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	01db      	lsls	r3, r3, #7
 8004244:	440b      	add	r3, r1
 8004246:	3384      	adds	r3, #132	@ 0x84
 8004248:	4619      	mov	r1, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	01db      	lsls	r3, r3, #7
 800425a:	4413      	add	r3, r2
 800425c:	3384      	adds	r3, #132	@ 0x84
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	6812      	ldr	r2, [r2, #0]
 8004264:	4611      	mov	r1, r2
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	01d2      	lsls	r2, r2, #7
 800426a:	440a      	add	r2, r1
 800426c:	3284      	adds	r2, #132	@ 0x84
 800426e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004272:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	461a      	mov	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	01db      	lsls	r3, r3, #7
 800427e:	4413      	add	r3, r2
 8004280:	3384      	adds	r3, #132	@ 0x84
 8004282:	461a      	mov	r2, r3
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	01db      	lsls	r3, r3, #7
 8004294:	4413      	add	r3, r2
 8004296:	3384      	adds	r3, #132	@ 0x84
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	6812      	ldr	r2, [r2, #0]
 800429e:	4611      	mov	r1, r2
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	01d2      	lsls	r2, r2, #7
 80042a4:	440a      	add	r2, r1
 80042a6:	3284      	adds	r2, #132	@ 0x84
 80042a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80042ac:	f023 0307 	bic.w	r3, r3, #7
 80042b0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	69da      	ldr	r2, [r3, #28]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	68f9      	ldr	r1, [r7, #12]
 80042bc:	6809      	ldr	r1, [r1, #0]
 80042be:	4608      	mov	r0, r1
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	01c9      	lsls	r1, r1, #7
 80042c4:	4401      	add	r1, r0
 80042c6:	3184      	adds	r1, #132	@ 0x84
 80042c8:	4313      	orrs	r3, r2
 80042ca:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	461a      	mov	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	01db      	lsls	r3, r3, #7
 80042d6:	4413      	add	r3, r2
 80042d8:	3384      	adds	r3, #132	@ 0x84
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	01db      	lsls	r3, r3, #7
 80042e6:	4413      	add	r3, r2
 80042e8:	3384      	adds	r3, #132	@ 0x84
 80042ea:	461a      	mov	r2, r3
 80042ec:	2300      	movs	r3, #0
 80042ee:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	01db      	lsls	r3, r3, #7
 80042fa:	4413      	add	r3, r2
 80042fc:	3384      	adds	r3, #132	@ 0x84
 80042fe:	461a      	mov	r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d102      	bne.n	8004314 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800430e:	2304      	movs	r3, #4
 8004310:	61fb      	str	r3, [r7, #28]
 8004312:	e01b      	b.n	800434c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d102      	bne.n	8004322 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800431c:	2303      	movs	r3, #3
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	e014      	b.n	800434c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	2b04      	cmp	r3, #4
 8004328:	d00b      	beq.n	8004342 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800432e:	2b02      	cmp	r3, #2
 8004330:	d007      	beq.n	8004342 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004336:	2b03      	cmp	r3, #3
 8004338:	d003      	beq.n	8004342 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800433e:	2b07      	cmp	r3, #7
 8004340:	d102      	bne.n	8004348 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004342:	2302      	movs	r3, #2
 8004344:	61fb      	str	r3, [r7, #28]
 8004346:	e001      	b.n	800434c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004348:	2301      	movs	r3, #1
 800434a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	461a      	mov	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	01db      	lsls	r3, r3, #7
 8004356:	4413      	add	r3, r2
 8004358:	3384      	adds	r3, #132	@ 0x84
 800435a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	6812      	ldr	r2, [r2, #0]
 8004360:	4611      	mov	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	01d2      	lsls	r2, r2, #7
 8004366:	440a      	add	r2, r1
 8004368:	3284      	adds	r2, #132	@ 0x84
 800436a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800436e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	fb02 f303 	mul.w	r3, r2, r3
 800437a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	6859      	ldr	r1, [r3, #4]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	1acb      	subs	r3, r1, r3
 8004386:	69f9      	ldr	r1, [r7, #28]
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800438e:	68f9      	ldr	r1, [r7, #12]
 8004390:	6809      	ldr	r1, [r1, #0]
 8004392:	4608      	mov	r0, r1
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	01c9      	lsls	r1, r1, #7
 8004398:	4401      	add	r1, r0
 800439a:	3184      	adds	r1, #132	@ 0x84
 800439c:	4313      	orrs	r3, r2
 800439e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	461a      	mov	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	01db      	lsls	r3, r3, #7
 80043aa:	4413      	add	r3, r2
 80043ac:	3384      	adds	r3, #132	@ 0x84
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	4611      	mov	r1, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	01d2      	lsls	r2, r2, #7
 80043ba:	440a      	add	r2, r1
 80043bc:	3284      	adds	r2, #132	@ 0x84
 80043be:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80043c2:	f023 0307 	bic.w	r3, r3, #7
 80043c6:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	01db      	lsls	r3, r3, #7
 80043d2:	4413      	add	r3, r2
 80043d4:	3384      	adds	r3, #132	@ 0x84
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	461a      	mov	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	01db      	lsls	r3, r3, #7
 80043e8:	4413      	add	r3, r2
 80043ea:	3384      	adds	r3, #132	@ 0x84
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	6812      	ldr	r2, [r2, #0]
 80043f2:	4611      	mov	r1, r2
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	01d2      	lsls	r2, r2, #7
 80043f8:	440a      	add	r2, r1
 80043fa:	3284      	adds	r2, #132	@ 0x84
 80043fc:	f043 0301 	orr.w	r3, r3, #1
 8004400:	6013      	str	r3, [r2, #0]
}
 8004402:	bf00      	nop
 8004404:	3724      	adds	r7, #36	@ 0x24
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b086      	sub	sp, #24
 8004412:	af02      	add	r7, sp, #8
 8004414:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e101      	b.n	8004624 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f009 fe0a 	bl	800e054 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2203      	movs	r2, #3
 8004444:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800444e:	d102      	bne.n	8004456 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f003 fc29 	bl	8007cb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	7c1a      	ldrb	r2, [r3, #16]
 8004468:	f88d 2000 	strb.w	r2, [sp]
 800446c:	3304      	adds	r3, #4
 800446e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004470:	f003 fb08 	bl	8007a84 <USB_CoreInit>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d005      	beq.n	8004486 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2202      	movs	r2, #2
 800447e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e0ce      	b.n	8004624 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2100      	movs	r1, #0
 800448c:	4618      	mov	r0, r3
 800448e:	f003 fc21 	bl	8007cd4 <USB_SetCurrentMode>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0bf      	b.n	8004624 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044a4:	2300      	movs	r3, #0
 80044a6:	73fb      	strb	r3, [r7, #15]
 80044a8:	e04a      	b.n	8004540 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80044aa:	7bfa      	ldrb	r2, [r7, #15]
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	3315      	adds	r3, #21
 80044ba:	2201      	movs	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80044be:	7bfa      	ldrb	r2, [r7, #15]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	4413      	add	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	3314      	adds	r3, #20
 80044ce:	7bfa      	ldrb	r2, [r7, #15]
 80044d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044d2:	7bfa      	ldrb	r2, [r7, #15]
 80044d4:	7bfb      	ldrb	r3, [r7, #15]
 80044d6:	b298      	uxth	r0, r3
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	4613      	mov	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	4413      	add	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	332e      	adds	r3, #46	@ 0x2e
 80044e6:	4602      	mov	r2, r0
 80044e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044ea:	7bfa      	ldrb	r2, [r7, #15]
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	440b      	add	r3, r1
 80044f8:	3318      	adds	r3, #24
 80044fa:	2200      	movs	r2, #0
 80044fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4613      	mov	r3, r2
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	331c      	adds	r3, #28
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004512:	7bfa      	ldrb	r2, [r7, #15]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	3320      	adds	r3, #32
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004526:	7bfa      	ldrb	r2, [r7, #15]
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4413      	add	r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	440b      	add	r3, r1
 8004534:	3324      	adds	r3, #36	@ 0x24
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800453a:	7bfb      	ldrb	r3, [r7, #15]
 800453c:	3301      	adds	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	791b      	ldrb	r3, [r3, #4]
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	429a      	cmp	r2, r3
 8004548:	d3af      	bcc.n	80044aa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800454a:	2300      	movs	r3, #0
 800454c:	73fb      	strb	r3, [r7, #15]
 800454e:	e044      	b.n	80045da <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004550:	7bfa      	ldrb	r2, [r7, #15]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004566:	7bfa      	ldrb	r2, [r7, #15]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4413      	add	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004578:	7bfa      	ldrb	r2, [r7, #15]
 800457a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800457c:	7bfa      	ldrb	r2, [r7, #15]
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	4613      	mov	r3, r2
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	4413      	add	r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800458e:	2200      	movs	r2, #0
 8004590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004592:	7bfa      	ldrb	r2, [r7, #15]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80045a8:	7bfa      	ldrb	r2, [r7, #15]
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	4413      	add	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4413      	add	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	3301      	adds	r3, #1
 80045d8:	73fb      	strb	r3, [r7, #15]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	791b      	ldrb	r3, [r3, #4]
 80045de:	7bfa      	ldrb	r2, [r7, #15]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d3b5      	bcc.n	8004550 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	7c1a      	ldrb	r2, [r3, #16]
 80045ec:	f88d 2000 	strb.w	r2, [sp]
 80045f0:	3304      	adds	r3, #4
 80045f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045f4:	f003 fbba 	bl	8007d6c <USB_DevInit>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e00c      	b.n	8004624 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4618      	mov	r0, r3
 800461e:	f004 fc04 	bl	8008e2a <USB_DevDisconnect>

  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004640:	2b01      	cmp	r3, #1
 8004642:	d101      	bne.n	8004648 <HAL_PCD_Start+0x1c>
 8004644:	2302      	movs	r3, #2
 8004646:	e022      	b.n	800468e <HAL_PCD_Start+0x62>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004658:	2b00      	cmp	r3, #0
 800465a:	d009      	beq.n	8004670 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004660:	2b01      	cmp	r3, #1
 8004662:	d105      	bne.n	8004670 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f003 fb0b 	bl	8007c90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4618      	mov	r0, r3
 8004680:	f004 fbb2 	bl	8008de8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004696:	b590      	push	{r4, r7, lr}
 8004698:	b08d      	sub	sp, #52	@ 0x34
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4618      	mov	r0, r3
 80046ae:	f004 fc70 	bl	8008f92 <USB_GetMode>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f040 848c 	bne.w	8004fd2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f004 fbd4 	bl	8008e6c <USB_ReadInterrupts>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 8482 	beq.w	8004fd0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	0a1b      	lsrs	r3, r3, #8
 80046d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f004 fbc1 	bl	8008e6c <USB_ReadInterrupts>
 80046ea:	4603      	mov	r3, r0
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d107      	bne.n	8004704 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695a      	ldr	r2, [r3, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f002 0202 	and.w	r2, r2, #2
 8004702:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f004 fbaf 	bl	8008e6c <USB_ReadInterrupts>
 800470e:	4603      	mov	r3, r0
 8004710:	f003 0310 	and.w	r3, r3, #16
 8004714:	2b10      	cmp	r3, #16
 8004716:	d161      	bne.n	80047dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699a      	ldr	r2, [r3, #24]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0210 	bic.w	r2, r2, #16
 8004726:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f003 020f 	and.w	r2, r3, #15
 8004734:	4613      	mov	r3, r2
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	4413      	add	r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	4413      	add	r3, r2
 8004744:	3304      	adds	r3, #4
 8004746:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	0c5b      	lsrs	r3, r3, #17
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	2b02      	cmp	r3, #2
 8004752:	d124      	bne.n	800479e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d035      	beq.n	80047cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	091b      	lsrs	r3, r3, #4
 8004768:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800476a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800476e:	b29b      	uxth	r3, r3
 8004770:	461a      	mov	r2, r3
 8004772:	6a38      	ldr	r0, [r7, #32]
 8004774:	f004 f9e6 	bl	8008b44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	091b      	lsrs	r3, r3, #4
 8004780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004784:	441a      	add	r2, r3
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	695a      	ldr	r2, [r3, #20]
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	091b      	lsrs	r3, r3, #4
 8004792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004796:	441a      	add	r2, r3
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	615a      	str	r2, [r3, #20]
 800479c:	e016      	b.n	80047cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	0c5b      	lsrs	r3, r3, #17
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	2b06      	cmp	r3, #6
 80047a8:	d110      	bne.n	80047cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047b0:	2208      	movs	r2, #8
 80047b2:	4619      	mov	r1, r3
 80047b4:	6a38      	ldr	r0, [r7, #32]
 80047b6:	f004 f9c5 	bl	8008b44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	695a      	ldr	r2, [r3, #20]
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	091b      	lsrs	r3, r3, #4
 80047c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047c6:	441a      	add	r2, r3
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699a      	ldr	r2, [r3, #24]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0210 	orr.w	r2, r2, #16
 80047da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f004 fb43 	bl	8008e6c <USB_ReadInterrupts>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047f0:	f040 80a7 	bne.w	8004942 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f004 fb48 	bl	8008e92 <USB_ReadDevAllOutEpInterrupt>
 8004802:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004804:	e099      	b.n	800493a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 808e 	beq.w	800492e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	4611      	mov	r1, r2
 800481c:	4618      	mov	r0, r3
 800481e:	f004 fb6c 	bl	8008efa <USB_ReadDevOutEPInterrupt>
 8004822:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00c      	beq.n	8004848 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	015a      	lsls	r2, r3, #5
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	4413      	add	r3, r2
 8004836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800483a:	461a      	mov	r2, r3
 800483c:	2301      	movs	r3, #1
 800483e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004840:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fea4 	bl	8005590 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00c      	beq.n	800486c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800485e:	461a      	mov	r2, r3
 8004860:	2308      	movs	r3, #8
 8004862:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004864:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 ff7a 	bl	8005760 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	f003 0310 	and.w	r3, r3, #16
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004878:	015a      	lsls	r2, r3, #5
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	4413      	add	r3, r2
 800487e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004882:	461a      	mov	r2, r3
 8004884:	2310      	movs	r3, #16
 8004886:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d030      	beq.n	80048f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800489a:	2b80      	cmp	r3, #128	@ 0x80
 800489c:	d109      	bne.n	80048b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	69fa      	ldr	r2, [r7, #28]
 80048a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80048b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b4:	4613      	mov	r3, r2
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	4413      	add	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	4413      	add	r3, r2
 80048c4:	3304      	adds	r3, #4
 80048c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	78db      	ldrb	r3, [r3, #3]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d108      	bne.n	80048e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	2200      	movs	r2, #0
 80048d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	4619      	mov	r1, r3
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f009 fcbb 	bl	800e258 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80048e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ee:	461a      	mov	r2, r3
 80048f0:	2302      	movs	r3, #2
 80048f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f003 0320 	and.w	r3, r3, #32
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d008      	beq.n	8004910 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800490a:	461a      	mov	r2, r3
 800490c:	2320      	movs	r3, #32
 800490e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d009      	beq.n	800492e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004926:	461a      	mov	r2, r3
 8004928:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800492c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800492e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004930:	3301      	adds	r3, #1
 8004932:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004936:	085b      	lsrs	r3, r3, #1
 8004938:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800493a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493c:	2b00      	cmp	r3, #0
 800493e:	f47f af62 	bne.w	8004806 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f004 fa90 	bl	8008e6c <USB_ReadInterrupts>
 800494c:	4603      	mov	r3, r0
 800494e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004952:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004956:	f040 80db 	bne.w	8004b10 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4618      	mov	r0, r3
 8004960:	f004 fab1 	bl	8008ec6 <USB_ReadDevAllInEpInterrupt>
 8004964:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800496a:	e0cd      	b.n	8004b08 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 80c2 	beq.w	8004afc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f004 fad7 	bl	8008f36 <USB_ReadDevInEPInterrupt>
 8004988:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d057      	beq.n	8004a44 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	2201      	movs	r2, #1
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	43db      	mvns	r3, r3
 80049ae:	69f9      	ldr	r1, [r7, #28]
 80049b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049b4:	4013      	ands	r3, r2
 80049b6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80049b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c4:	461a      	mov	r2, r3
 80049c6:	2301      	movs	r3, #1
 80049c8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	799b      	ldrb	r3, [r3, #6]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d132      	bne.n	8004a38 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80049d2:	6879      	ldr	r1, [r7, #4]
 80049d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d6:	4613      	mov	r3, r2
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	4413      	add	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	3320      	adds	r3, #32
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e8:	4613      	mov	r3, r2
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	4413      	add	r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	4403      	add	r3, r0
 80049f2:	331c      	adds	r3, #28
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4419      	add	r1, r3
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4403      	add	r3, r0
 8004a06:	3320      	adds	r3, #32
 8004a08:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d113      	bne.n	8004a38 <HAL_PCD_IRQHandler+0x3a2>
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a14:	4613      	mov	r3, r2
 8004a16:	00db      	lsls	r3, r3, #3
 8004a18:	4413      	add	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	3324      	adds	r3, #36	@ 0x24
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d108      	bne.n	8004a38 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a30:	461a      	mov	r2, r3
 8004a32:	2101      	movs	r1, #1
 8004a34:	f004 fade 	bl	8008ff4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f009 fb85 	bl	800e14e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d008      	beq.n	8004a60 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	015a      	lsls	r2, r3, #5
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	4413      	add	r3, r2
 8004a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	2308      	movs	r3, #8
 8004a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d008      	beq.n	8004a7c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a76:	461a      	mov	r2, r3
 8004a78:	2310      	movs	r3, #16
 8004a7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d008      	beq.n	8004a98 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a92:	461a      	mov	r2, r3
 8004a94:	2340      	movs	r3, #64	@ 0x40
 8004a96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d023      	beq.n	8004aea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004aa2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aa4:	6a38      	ldr	r0, [r7, #32]
 8004aa6:	f003 fac5 	bl	8008034 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aac:	4613      	mov	r3, r2
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	3310      	adds	r3, #16
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4413      	add	r3, r2
 8004aba:	3304      	adds	r3, #4
 8004abc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	78db      	ldrb	r3, [r3, #3]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d108      	bne.n	8004ad8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f009 fbd2 	bl	800e27c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d003      	beq.n	8004afc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004af4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fcbd 	bl	8005476 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afe:	3301      	adds	r3, #1
 8004b00:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	085b      	lsrs	r3, r3, #1
 8004b06:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f47f af2e 	bne.w	800496c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f004 f9a9 	bl	8008e6c <USB_ReadInterrupts>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b24:	d122      	bne.n	8004b6c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	69fa      	ldr	r2, [r7, #28]
 8004b30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d108      	bne.n	8004b56 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fea4 	bl	800589c <HAL_PCDEx_LPM_Callback>
 8004b54:	e002      	b.n	8004b5c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f009 fb70 	bl	800e23c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004b6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f004 f97b 	bl	8008e6c <USB_ReadInterrupts>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b80:	d112      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d102      	bne.n	8004b98 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f009 fb2c 	bl	800e1f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004ba6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f004 f95d 	bl	8008e6c <USB_ReadInterrupts>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bbc:	f040 80b7 	bne.w	8004d2e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	69fa      	ldr	r2, [r7, #28]
 8004bca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2110      	movs	r1, #16
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f003 fa2a 	bl	8008034 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004be0:	2300      	movs	r3, #0
 8004be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004be4:	e046      	b.n	8004c74 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be8:	015a      	lsls	r2, r3, #5
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	4413      	add	r3, r2
 8004bee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004bf8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfc:	015a      	lsls	r2, r3, #5
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	4413      	add	r3, r2
 8004c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c0a:	0151      	lsls	r1, r2, #5
 8004c0c:	69fa      	ldr	r2, [r7, #28]
 8004c0e:	440a      	add	r2, r1
 8004c10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c14:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c18:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c1c:	015a      	lsls	r2, r3, #5
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	4413      	add	r3, r2
 8004c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c26:	461a      	mov	r2, r3
 8004c28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c2c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c30:	015a      	lsls	r2, r3, #5
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	4413      	add	r3, r2
 8004c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c3e:	0151      	lsls	r1, r2, #5
 8004c40:	69fa      	ldr	r2, [r7, #28]
 8004c42:	440a      	add	r2, r1
 8004c44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c50:	015a      	lsls	r2, r3, #5
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	4413      	add	r3, r2
 8004c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c5e:	0151      	lsls	r1, r2, #5
 8004c60:	69fa      	ldr	r2, [r7, #28]
 8004c62:	440a      	add	r2, r1
 8004c64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c6c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c70:	3301      	adds	r3, #1
 8004c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	791b      	ldrb	r3, [r3, #4]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d3b2      	bcc.n	8004be6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c86:	69db      	ldr	r3, [r3, #28]
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c8e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004c92:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	7bdb      	ldrb	r3, [r3, #15]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d016      	beq.n	8004cca <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ca6:	69fa      	ldr	r2, [r7, #28]
 8004ca8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cac:	f043 030b 	orr.w	r3, r3, #11
 8004cb0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cbc:	69fa      	ldr	r2, [r7, #28]
 8004cbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cc2:	f043 030b 	orr.w	r3, r3, #11
 8004cc6:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cc8:	e015      	b.n	8004cf6 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004cdc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004ce0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cf0:	f043 030b 	orr.w	r3, r3, #11
 8004cf4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	69fa      	ldr	r2, [r7, #28]
 8004d00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d04:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d08:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f004 f96b 	bl	8008ff4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695a      	ldr	r2, [r3, #20]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004d2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4618      	mov	r0, r3
 8004d34:	f004 f89a 	bl	8008e6c <USB_ReadInterrupts>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d42:	d123      	bne.n	8004d8c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f004 f930 	bl	8008fae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f003 f9e7 	bl	8008126 <USB_GetDevSpeed>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681c      	ldr	r4, [r3, #0]
 8004d64:	f001 fa0a 	bl	800617c <HAL_RCC_GetHCLKFreq>
 8004d68:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d6e:	461a      	mov	r2, r3
 8004d70:	4620      	mov	r0, r4
 8004d72:	f002 feeb 	bl	8007b4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f009 fa11 	bl	800e19e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695a      	ldr	r2, [r3, #20]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004d8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f004 f86b 	bl	8008e6c <USB_ReadInterrupts>
 8004d96:	4603      	mov	r3, r0
 8004d98:	f003 0308 	and.w	r3, r3, #8
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d10a      	bne.n	8004db6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f009 f9ee 	bl	800e182 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	695a      	ldr	r2, [r3, #20]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f002 0208 	and.w	r2, r2, #8
 8004db4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f004 f856 	bl	8008e6c <USB_ReadInterrupts>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc6:	2b80      	cmp	r3, #128	@ 0x80
 8004dc8:	d123      	bne.n	8004e12 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dd2:	6a3b      	ldr	r3, [r7, #32]
 8004dd4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dda:	e014      	b.n	8004e06 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de0:	4613      	mov	r3, r2
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d105      	bne.n	8004e00 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	4619      	mov	r1, r3
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fb0a 	bl	8005414 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	3301      	adds	r3, #1
 8004e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	791b      	ldrb	r3, [r3, #4]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d3e4      	bcc.n	8004ddc <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f004 f828 	bl	8008e6c <USB_ReadInterrupts>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e26:	d13c      	bne.n	8004ea2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e28:	2301      	movs	r3, #1
 8004e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e2c:	e02b      	b.n	8004e86 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e3e:	6879      	ldr	r1, [r7, #4]
 8004e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e42:	4613      	mov	r3, r2
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4413      	add	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	3318      	adds	r3, #24
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d115      	bne.n	8004e80 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	da12      	bge.n	8004e80 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e5a:	6879      	ldr	r1, [r7, #4]
 8004e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5e:	4613      	mov	r3, r2
 8004e60:	00db      	lsls	r3, r3, #3
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	440b      	add	r3, r1
 8004e68:	3317      	adds	r3, #23
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	4619      	mov	r1, r3
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 faca 	bl	8005414 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e82:	3301      	adds	r3, #1
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	791b      	ldrb	r3, [r3, #4]
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d3cd      	bcc.n	8004e2e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695a      	ldr	r2, [r3, #20]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004ea0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f003 ffe0 	bl	8008e6c <USB_ReadInterrupts>
 8004eac:	4603      	mov	r3, r0
 8004eae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eb6:	d156      	bne.n	8004f66 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004eb8:	2301      	movs	r3, #1
 8004eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ebc:	e045      	b.n	8004f4a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	015a      	lsls	r2, r3, #5
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ece:	6879      	ldr	r1, [r7, #4]
 8004ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d12e      	bne.n	8004f44 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ee6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	da2b      	bge.n	8004f44 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004ef8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d121      	bne.n	8004f44 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f04:	4613      	mov	r3, r2
 8004f06:	00db      	lsls	r3, r3, #3
 8004f08:	4413      	add	r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f12:	2201      	movs	r2, #1
 8004f14:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f1e:	6a3b      	ldr	r3, [r7, #32]
 8004f20:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	69fa      	ldr	r2, [r7, #28]
 8004f38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f40:	6053      	str	r3, [r2, #4]
            break;
 8004f42:	e008      	b.n	8004f56 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	3301      	adds	r3, #1
 8004f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	791b      	ldrb	r3, [r3, #4]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d3b3      	bcc.n	8004ebe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695a      	ldr	r2, [r3, #20]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f003 ff7e 	bl	8008e6c <USB_ReadInterrupts>
 8004f70:	4603      	mov	r3, r0
 8004f72:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f7a:	d10a      	bne.n	8004f92 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f009 f98f 	bl	800e2a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695a      	ldr	r2, [r3, #20]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004f90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f003 ff68 	bl	8008e6c <USB_ReadInterrupts>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f003 0304 	and.w	r3, r3, #4
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d115      	bne.n	8004fd2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d002      	beq.n	8004fbe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f009 f97f 	bl	800e2bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6859      	ldr	r1, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
 8004fce:	e000      	b.n	8004fd2 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004fd0:	bf00      	nop
    }
  }
}
 8004fd2:	3734      	adds	r7, #52	@ 0x34
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd90      	pop	{r4, r7, pc}

08004fd8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_PCD_SetAddress+0x1a>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e012      	b.n	8005018 <HAL_PCD_SetAddress+0x40>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	78fa      	ldrb	r2, [r7, #3]
 8004ffe:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	78fa      	ldrb	r2, [r7, #3]
 8005006:	4611      	mov	r1, r2
 8005008:	4618      	mov	r0, r3
 800500a:	f003 fec7 	bl	8008d9c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3708      	adds	r7, #8
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	4608      	mov	r0, r1
 800502a:	4611      	mov	r1, r2
 800502c:	461a      	mov	r2, r3
 800502e:	4603      	mov	r3, r0
 8005030:	70fb      	strb	r3, [r7, #3]
 8005032:	460b      	mov	r3, r1
 8005034:	803b      	strh	r3, [r7, #0]
 8005036:	4613      	mov	r3, r2
 8005038:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800503e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005042:	2b00      	cmp	r3, #0
 8005044:	da0f      	bge.n	8005066 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005046:	78fb      	ldrb	r3, [r7, #3]
 8005048:	f003 020f 	and.w	r2, r3, #15
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	3310      	adds	r3, #16
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	4413      	add	r3, r2
 800505a:	3304      	adds	r3, #4
 800505c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2201      	movs	r2, #1
 8005062:	705a      	strb	r2, [r3, #1]
 8005064:	e00f      	b.n	8005086 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	f003 020f 	and.w	r2, r3, #15
 800506c:	4613      	mov	r3, r2
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	4413      	add	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	4413      	add	r3, r2
 800507c:	3304      	adds	r3, #4
 800507e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005086:	78fb      	ldrb	r3, [r7, #3]
 8005088:	f003 030f 	and.w	r3, r3, #15
 800508c:	b2da      	uxtb	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005092:	883b      	ldrh	r3, [r7, #0]
 8005094:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	78ba      	ldrb	r2, [r7, #2]
 80050a0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	785b      	ldrb	r3, [r3, #1]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d004      	beq.n	80050b4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	461a      	mov	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80050b4:	78bb      	ldrb	r3, [r7, #2]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d102      	bne.n	80050c0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d101      	bne.n	80050ce <HAL_PCD_EP_Open+0xae>
 80050ca:	2302      	movs	r3, #2
 80050cc:	e00e      	b.n	80050ec <HAL_PCD_EP_Open+0xcc>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68f9      	ldr	r1, [r7, #12]
 80050dc:	4618      	mov	r0, r3
 80050de:	f003 f847 	bl	8008170 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80050ea:	7afb      	ldrb	r3, [r7, #11]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	460b      	mov	r3, r1
 80050fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005104:	2b00      	cmp	r3, #0
 8005106:	da0f      	bge.n	8005128 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005108:	78fb      	ldrb	r3, [r7, #3]
 800510a:	f003 020f 	and.w	r2, r3, #15
 800510e:	4613      	mov	r3, r2
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	4413      	add	r3, r2
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	3310      	adds	r3, #16
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4413      	add	r3, r2
 800511c:	3304      	adds	r3, #4
 800511e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	705a      	strb	r2, [r3, #1]
 8005126:	e00f      	b.n	8005148 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	f003 020f 	and.w	r2, r3, #15
 800512e:	4613      	mov	r3, r2
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4413      	add	r3, r2
 800513e:	3304      	adds	r3, #4
 8005140:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005148:	78fb      	ldrb	r3, [r7, #3]
 800514a:	f003 030f 	and.w	r3, r3, #15
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800515a:	2b01      	cmp	r3, #1
 800515c:	d101      	bne.n	8005162 <HAL_PCD_EP_Close+0x6e>
 800515e:	2302      	movs	r3, #2
 8005160:	e00e      	b.n	8005180 <HAL_PCD_EP_Close+0x8c>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68f9      	ldr	r1, [r7, #12]
 8005170:	4618      	mov	r0, r3
 8005172:	f003 f885 	bl	8008280 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	607a      	str	r2, [r7, #4]
 8005192:	603b      	str	r3, [r7, #0]
 8005194:	460b      	mov	r3, r1
 8005196:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005198:	7afb      	ldrb	r3, [r7, #11]
 800519a:	f003 020f 	and.w	r2, r3, #15
 800519e:	4613      	mov	r3, r2
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	4413      	add	r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4413      	add	r3, r2
 80051ae:	3304      	adds	r3, #4
 80051b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	2200      	movs	r2, #0
 80051c2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	2200      	movs	r2, #0
 80051c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ca:	7afb      	ldrb	r3, [r7, #11]
 80051cc:	f003 030f 	and.w	r3, r3, #15
 80051d0:	b2da      	uxtb	r2, r3
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	799b      	ldrb	r3, [r3, #6]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d102      	bne.n	80051e4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	799b      	ldrb	r3, [r3, #6]
 80051ec:	461a      	mov	r2, r3
 80051ee:	6979      	ldr	r1, [r7, #20]
 80051f0:	f003 f922 	bl	8008438 <USB_EPStartXfer>

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	460b      	mov	r3, r1
 8005208:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800520a:	78fb      	ldrb	r3, [r7, #3]
 800520c:	f003 020f 	and.w	r2, r3, #15
 8005210:	6879      	ldr	r1, [r7, #4]
 8005212:	4613      	mov	r3, r2
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005220:	681b      	ldr	r3, [r3, #0]
}
 8005222:	4618      	mov	r0, r3
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b086      	sub	sp, #24
 8005232:	af00      	add	r7, sp, #0
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	603b      	str	r3, [r7, #0]
 800523a:	460b      	mov	r3, r1
 800523c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800523e:	7afb      	ldrb	r3, [r7, #11]
 8005240:	f003 020f 	and.w	r2, r3, #15
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	3310      	adds	r3, #16
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	4413      	add	r3, r2
 8005252:	3304      	adds	r3, #4
 8005254:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2200      	movs	r2, #0
 8005266:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	2201      	movs	r2, #1
 800526c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800526e:	7afb      	ldrb	r3, [r7, #11]
 8005270:	f003 030f 	and.w	r3, r3, #15
 8005274:	b2da      	uxtb	r2, r3
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	799b      	ldrb	r3, [r3, #6]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d102      	bne.n	8005288 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	799b      	ldrb	r3, [r3, #6]
 8005290:	461a      	mov	r2, r3
 8005292:	6979      	ldr	r1, [r7, #20]
 8005294:	f003 f8d0 	bl	8008438 <USB_EPStartXfer>

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	460b      	mov	r3, r1
 80052ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80052ae:	78fb      	ldrb	r3, [r7, #3]
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	7912      	ldrb	r2, [r2, #4]
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d901      	bls.n	80052c0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e04f      	b.n	8005360 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	da0f      	bge.n	80052e8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052c8:	78fb      	ldrb	r3, [r7, #3]
 80052ca:	f003 020f 	and.w	r2, r3, #15
 80052ce:	4613      	mov	r3, r2
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4413      	add	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	3310      	adds	r3, #16
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	4413      	add	r3, r2
 80052dc:	3304      	adds	r3, #4
 80052de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	705a      	strb	r2, [r3, #1]
 80052e6:	e00d      	b.n	8005304 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80052e8:	78fa      	ldrb	r2, [r7, #3]
 80052ea:	4613      	mov	r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	4413      	add	r3, r2
 80052fa:	3304      	adds	r3, #4
 80052fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800530a:	78fb      	ldrb	r3, [r7, #3]
 800530c:	f003 030f 	and.w	r3, r3, #15
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800531c:	2b01      	cmp	r3, #1
 800531e:	d101      	bne.n	8005324 <HAL_PCD_EP_SetStall+0x82>
 8005320:	2302      	movs	r3, #2
 8005322:	e01d      	b.n	8005360 <HAL_PCD_EP_SetStall+0xbe>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68f9      	ldr	r1, [r7, #12]
 8005332:	4618      	mov	r0, r3
 8005334:	f003 fc5e 	bl	8008bf4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005338:	78fb      	ldrb	r3, [r7, #3]
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	2b00      	cmp	r3, #0
 8005340:	d109      	bne.n	8005356 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6818      	ldr	r0, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	7999      	ldrb	r1, [r3, #6]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005350:	461a      	mov	r2, r3
 8005352:	f003 fe4f 	bl	8008ff4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005374:	78fb      	ldrb	r3, [r7, #3]
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	7912      	ldrb	r2, [r2, #4]
 800537e:	4293      	cmp	r3, r2
 8005380:	d901      	bls.n	8005386 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e042      	b.n	800540c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005386:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800538a:	2b00      	cmp	r3, #0
 800538c:	da0f      	bge.n	80053ae <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800538e:	78fb      	ldrb	r3, [r7, #3]
 8005390:	f003 020f 	and.w	r2, r3, #15
 8005394:	4613      	mov	r3, r2
 8005396:	00db      	lsls	r3, r3, #3
 8005398:	4413      	add	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	3310      	adds	r3, #16
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	4413      	add	r3, r2
 80053a2:	3304      	adds	r3, #4
 80053a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2201      	movs	r2, #1
 80053aa:	705a      	strb	r2, [r3, #1]
 80053ac:	e00f      	b.n	80053ce <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053ae:	78fb      	ldrb	r3, [r7, #3]
 80053b0:	f003 020f 	and.w	r2, r3, #15
 80053b4:	4613      	mov	r3, r2
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	4413      	add	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	4413      	add	r3, r2
 80053c4:	3304      	adds	r3, #4
 80053c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053d4:	78fb      	ldrb	r3, [r7, #3]
 80053d6:	f003 030f 	and.w	r3, r3, #15
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_PCD_EP_ClrStall+0x86>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e00e      	b.n	800540c <HAL_PCD_EP_ClrStall+0xa4>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68f9      	ldr	r1, [r7, #12]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f003 fc67 	bl	8008cd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005420:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005424:	2b00      	cmp	r3, #0
 8005426:	da0c      	bge.n	8005442 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005428:	78fb      	ldrb	r3, [r7, #3]
 800542a:	f003 020f 	and.w	r2, r3, #15
 800542e:	4613      	mov	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	4413      	add	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	3310      	adds	r3, #16
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	4413      	add	r3, r2
 800543c:	3304      	adds	r3, #4
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	e00c      	b.n	800545c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005442:	78fb      	ldrb	r3, [r7, #3]
 8005444:	f003 020f 	and.w	r2, r3, #15
 8005448:	4613      	mov	r3, r2
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	4413      	add	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	4413      	add	r3, r2
 8005458:	3304      	adds	r3, #4
 800545a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68f9      	ldr	r1, [r7, #12]
 8005462:	4618      	mov	r0, r3
 8005464:	f003 fa86 	bl	8008974 <USB_EPStopXfer>
 8005468:	4603      	mov	r3, r0
 800546a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800546c:	7afb      	ldrb	r3, [r7, #11]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b08a      	sub	sp, #40	@ 0x28
 800547a:	af02      	add	r7, sp, #8
 800547c:	6078      	str	r0, [r7, #4]
 800547e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	4613      	mov	r3, r2
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	4413      	add	r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	3310      	adds	r3, #16
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	4413      	add	r3, r2
 800549a:	3304      	adds	r3, #4
 800549c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	695a      	ldr	r2, [r3, #20]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d901      	bls.n	80054ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e06b      	b.n	8005586 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	691a      	ldr	r2, [r3, #16]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d902      	bls.n	80054ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	3303      	adds	r3, #3
 80054ce:	089b      	lsrs	r3, r3, #2
 80054d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054d2:	e02a      	b.n	800552a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	691a      	ldr	r2, [r3, #16]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	69fa      	ldr	r2, [r7, #28]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d902      	bls.n	80054f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	3303      	adds	r3, #3
 80054f4:	089b      	lsrs	r3, r3, #2
 80054f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68d9      	ldr	r1, [r3, #12]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	4603      	mov	r3, r0
 800550c:	6978      	ldr	r0, [r7, #20]
 800550e:	f003 fadb 	bl	8008ac8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	441a      	add	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	695a      	ldr	r2, [r3, #20]
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	441a      	add	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	4413      	add	r3, r2
 8005532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	429a      	cmp	r2, r3
 800553e:	d809      	bhi.n	8005554 <PCD_WriteEmptyTxFifo+0xde>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	695a      	ldr	r2, [r3, #20]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005548:	429a      	cmp	r2, r3
 800554a:	d203      	bcs.n	8005554 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1bf      	bne.n	80054d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	691a      	ldr	r2, [r3, #16]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	429a      	cmp	r2, r3
 800555e:	d811      	bhi.n	8005584 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	2201      	movs	r2, #1
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	43db      	mvns	r3, r3
 800557a:	6939      	ldr	r1, [r7, #16]
 800557c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005580:	4013      	ands	r3, r2
 8005582:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3720      	adds	r7, #32
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
	...

08005590 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	333c      	adds	r3, #60	@ 0x3c
 80055a8:	3304      	adds	r3, #4
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	015a      	lsls	r2, r3, #5
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	4413      	add	r3, r2
 80055b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	799b      	ldrb	r3, [r3, #6]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d17b      	bne.n	80056be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d015      	beq.n	80055fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	4a61      	ldr	r2, [pc, #388]	@ (8005758 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	f240 80b9 	bls.w	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 80b3 	beq.w	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f2:	461a      	mov	r2, r3
 80055f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f8:	6093      	str	r3, [r2, #8]
 80055fa:	e0a7      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f003 0320 	and.w	r3, r3, #32
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	015a      	lsls	r2, r3, #5
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	4413      	add	r3, r2
 800560e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005612:	461a      	mov	r2, r3
 8005614:	2320      	movs	r3, #32
 8005616:	6093      	str	r3, [r2, #8]
 8005618:	e098      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005620:	2b00      	cmp	r3, #0
 8005622:	f040 8093 	bne.w	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	4a4b      	ldr	r2, [pc, #300]	@ (8005758 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d90f      	bls.n	800564e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	4413      	add	r3, r2
 8005640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005644:	461a      	mov	r2, r3
 8005646:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800564a:	6093      	str	r3, [r2, #8]
 800564c:	e07e      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	4413      	add	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	4413      	add	r3, r2
 8005660:	3304      	adds	r3, #4
 8005662:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6a1a      	ldr	r2, [r3, #32]
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	0159      	lsls	r1, r3, #5
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	440b      	add	r3, r1
 8005670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800567a:	1ad2      	subs	r2, r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d114      	bne.n	80056b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d109      	bne.n	80056a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005698:	461a      	mov	r2, r3
 800569a:	2101      	movs	r1, #1
 800569c:	f003 fcaa 	bl	8008ff4 <USB_EP0_OutStart>
 80056a0:	e006      	b.n	80056b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	441a      	add	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	4619      	mov	r1, r3
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f008 fd2e 	bl	800e118 <HAL_PCD_DataOutStageCallback>
 80056bc:	e046      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	4a26      	ldr	r2, [pc, #152]	@ (800575c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d124      	bne.n	8005710 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056dc:	461a      	mov	r2, r3
 80056de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056e2:	6093      	str	r3, [r2, #8]
 80056e4:	e032      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f003 0320 	and.w	r3, r3, #32
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d008      	beq.n	8005702 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	015a      	lsls	r2, r3, #5
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056fc:	461a      	mov	r2, r3
 80056fe:	2320      	movs	r3, #32
 8005700:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	b2db      	uxtb	r3, r3
 8005706:	4619      	mov	r1, r3
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f008 fd05 	bl	800e118 <HAL_PCD_DataOutStageCallback>
 800570e:	e01d      	b.n	800574c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d114      	bne.n	8005740 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005716:	6879      	ldr	r1, [r7, #4]
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	4613      	mov	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	4413      	add	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	440b      	add	r3, r1
 8005724:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d108      	bne.n	8005740 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005738:	461a      	mov	r2, r3
 800573a:	2100      	movs	r1, #0
 800573c:	f003 fc5a 	bl	8008ff4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	4619      	mov	r1, r3
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f008 fce6 	bl	800e118 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3720      	adds	r7, #32
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	4f54300a 	.word	0x4f54300a
 800575c:	4f54310a 	.word	0x4f54310a

08005760 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	333c      	adds	r3, #60	@ 0x3c
 8005778:	3304      	adds	r3, #4
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	4a15      	ldr	r2, [pc, #84]	@ (80057e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d90e      	bls.n	80057b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800579c:	2b00      	cmp	r3, #0
 800579e:	d009      	beq.n	80057b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	015a      	lsls	r2, r3, #5
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	4413      	add	r3, r2
 80057a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ac:	461a      	mov	r2, r3
 80057ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f008 fc9d 	bl	800e0f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	4a0a      	ldr	r2, [pc, #40]	@ (80057e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d90c      	bls.n	80057dc <PCD_EP_OutSetupPacket_int+0x7c>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	799b      	ldrb	r3, [r3, #6]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d108      	bne.n	80057dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6818      	ldr	r0, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057d4:	461a      	mov	r2, r3
 80057d6:	2101      	movs	r1, #1
 80057d8:	f003 fc0c 	bl	8008ff4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	4f54300a 	.word	0x4f54300a

080057ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	460b      	mov	r3, r1
 80057f6:	70fb      	strb	r3, [r7, #3]
 80057f8:	4613      	mov	r3, r2
 80057fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005802:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005804:	78fb      	ldrb	r3, [r7, #3]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d107      	bne.n	800581a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800580a:	883b      	ldrh	r3, [r7, #0]
 800580c:	0419      	lsls	r1, r3, #16
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	430a      	orrs	r2, r1
 8005816:	629a      	str	r2, [r3, #40]	@ 0x28
 8005818:	e028      	b.n	800586c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	0c1b      	lsrs	r3, r3, #16
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	4413      	add	r3, r2
 8005826:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005828:	2300      	movs	r3, #0
 800582a:	73fb      	strb	r3, [r7, #15]
 800582c:	e00d      	b.n	800584a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	7bfb      	ldrb	r3, [r7, #15]
 8005834:	3340      	adds	r3, #64	@ 0x40
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4413      	add	r3, r2
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	0c1b      	lsrs	r3, r3, #16
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	4413      	add	r3, r2
 8005842:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005844:	7bfb      	ldrb	r3, [r7, #15]
 8005846:	3301      	adds	r3, #1
 8005848:	73fb      	strb	r3, [r7, #15]
 800584a:	7bfa      	ldrb	r2, [r7, #15]
 800584c:	78fb      	ldrb	r3, [r7, #3]
 800584e:	3b01      	subs	r3, #1
 8005850:	429a      	cmp	r2, r3
 8005852:	d3ec      	bcc.n	800582e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005854:	883b      	ldrh	r3, [r7, #0]
 8005856:	0418      	lsls	r0, r3, #16
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6819      	ldr	r1, [r3, #0]
 800585c:	78fb      	ldrb	r3, [r7, #3]
 800585e:	3b01      	subs	r3, #1
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	4302      	orrs	r2, r0
 8005864:	3340      	adds	r3, #64	@ 0x40
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
 8005882:	460b      	mov	r3, r1
 8005884:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	887a      	ldrh	r2, [r7, #2]
 800588c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	460b      	mov	r3, r1
 80058a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e267      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d075      	beq.n	80059be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80058d2:	4b88      	ldr	r3, [pc, #544]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 030c 	and.w	r3, r3, #12
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d00c      	beq.n	80058f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058de:	4b85      	ldr	r3, [pc, #532]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80058e6:	2b08      	cmp	r3, #8
 80058e8:	d112      	bne.n	8005910 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ea:	4b82      	ldr	r3, [pc, #520]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058f6:	d10b      	bne.n	8005910 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f8:	4b7e      	ldr	r3, [pc, #504]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d05b      	beq.n	80059bc <HAL_RCC_OscConfig+0x108>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d157      	bne.n	80059bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e242      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005918:	d106      	bne.n	8005928 <HAL_RCC_OscConfig+0x74>
 800591a:	4b76      	ldr	r3, [pc, #472]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a75      	ldr	r2, [pc, #468]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	e01d      	b.n	8005964 <HAL_RCC_OscConfig+0xb0>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005930:	d10c      	bne.n	800594c <HAL_RCC_OscConfig+0x98>
 8005932:	4b70      	ldr	r3, [pc, #448]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a6f      	ldr	r2, [pc, #444]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005938:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	4b6d      	ldr	r3, [pc, #436]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a6c      	ldr	r2, [pc, #432]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005944:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	e00b      	b.n	8005964 <HAL_RCC_OscConfig+0xb0>
 800594c:	4b69      	ldr	r3, [pc, #420]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a68      	ldr	r2, [pc, #416]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005956:	6013      	str	r3, [r2, #0]
 8005958:	4b66      	ldr	r3, [pc, #408]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a65      	ldr	r2, [pc, #404]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 800595e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d013      	beq.n	8005994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596c:	f7fd fb4a 	bl	8003004 <HAL_GetTick>
 8005970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005972:	e008      	b.n	8005986 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005974:	f7fd fb46 	bl	8003004 <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	2b64      	cmp	r3, #100	@ 0x64
 8005980:	d901      	bls.n	8005986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e207      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005986:	4b5b      	ldr	r3, [pc, #364]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0f0      	beq.n	8005974 <HAL_RCC_OscConfig+0xc0>
 8005992:	e014      	b.n	80059be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005994:	f7fd fb36 	bl	8003004 <HAL_GetTick>
 8005998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800599a:	e008      	b.n	80059ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800599c:	f7fd fb32 	bl	8003004 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b64      	cmp	r3, #100	@ 0x64
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e1f3      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ae:	4b51      	ldr	r3, [pc, #324]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1f0      	bne.n	800599c <HAL_RCC_OscConfig+0xe8>
 80059ba:	e000      	b.n	80059be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d063      	beq.n	8005a92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80059ca:	4b4a      	ldr	r3, [pc, #296]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 030c 	and.w	r3, r3, #12
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00b      	beq.n	80059ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059d6:	4b47      	ldr	r3, [pc, #284]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80059de:	2b08      	cmp	r3, #8
 80059e0:	d11c      	bne.n	8005a1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059e2:	4b44      	ldr	r3, [pc, #272]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d116      	bne.n	8005a1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ee:	4b41      	ldr	r3, [pc, #260]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d005      	beq.n	8005a06 <HAL_RCC_OscConfig+0x152>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d001      	beq.n	8005a06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e1c7      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a06:	4b3b      	ldr	r3, [pc, #236]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	4937      	ldr	r1, [pc, #220]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a1a:	e03a      	b.n	8005a92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d020      	beq.n	8005a66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a24:	4b34      	ldr	r3, [pc, #208]	@ (8005af8 <HAL_RCC_OscConfig+0x244>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2a:	f7fd faeb 	bl	8003004 <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a32:	f7fd fae7 	bl	8003004 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e1a8      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a44:	4b2b      	ldr	r3, [pc, #172]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0f0      	beq.n	8005a32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a50:	4b28      	ldr	r3, [pc, #160]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	4925      	ldr	r1, [pc, #148]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	600b      	str	r3, [r1, #0]
 8005a64:	e015      	b.n	8005a92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a66:	4b24      	ldr	r3, [pc, #144]	@ (8005af8 <HAL_RCC_OscConfig+0x244>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fd faca 	bl	8003004 <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a74:	f7fd fac6 	bl	8003004 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e187      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a86:	4b1b      	ldr	r3, [pc, #108]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0308 	and.w	r3, r3, #8
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d036      	beq.n	8005b0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d016      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aa6:	4b15      	ldr	r3, [pc, #84]	@ (8005afc <HAL_RCC_OscConfig+0x248>)
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aac:	f7fd faaa 	bl	8003004 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ab4:	f7fd faa6 	bl	8003004 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e167      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f0      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x200>
 8005ad2:	e01b      	b.n	8005b0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ad4:	4b09      	ldr	r3, [pc, #36]	@ (8005afc <HAL_RCC_OscConfig+0x248>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ada:	f7fd fa93 	bl	8003004 <HAL_GetTick>
 8005ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ae0:	e00e      	b.n	8005b00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ae2:	f7fd fa8f 	bl	8003004 <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d907      	bls.n	8005b00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e150      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
 8005af4:	40023800 	.word	0x40023800
 8005af8:	42470000 	.word	0x42470000
 8005afc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b00:	4b88      	ldr	r3, [pc, #544]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1ea      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8097 	beq.w	8005c48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b1e:	4b81      	ldr	r3, [pc, #516]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10f      	bne.n	8005b4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60bb      	str	r3, [r7, #8]
 8005b2e:	4b7d      	ldr	r3, [pc, #500]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b32:	4a7c      	ldr	r2, [pc, #496]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b3a:	4b7a      	ldr	r3, [pc, #488]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b42:	60bb      	str	r3, [r7, #8]
 8005b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b46:	2301      	movs	r3, #1
 8005b48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b4a:	4b77      	ldr	r3, [pc, #476]	@ (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d118      	bne.n	8005b88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b56:	4b74      	ldr	r3, [pc, #464]	@ (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a73      	ldr	r2, [pc, #460]	@ (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b62:	f7fd fa4f 	bl	8003004 <HAL_GetTick>
 8005b66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b68:	e008      	b.n	8005b7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b6a:	f7fd fa4b 	bl	8003004 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e10c      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b7c:	4b6a      	ldr	r3, [pc, #424]	@ (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0f0      	beq.n	8005b6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d106      	bne.n	8005b9e <HAL_RCC_OscConfig+0x2ea>
 8005b90:	4b64      	ldr	r3, [pc, #400]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b94:	4a63      	ldr	r2, [pc, #396]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b96:	f043 0301 	orr.w	r3, r3, #1
 8005b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b9c:	e01c      	b.n	8005bd8 <HAL_RCC_OscConfig+0x324>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2b05      	cmp	r3, #5
 8005ba4:	d10c      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x30c>
 8005ba6:	4b5f      	ldr	r3, [pc, #380]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005baa:	4a5e      	ldr	r2, [pc, #376]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bac:	f043 0304 	orr.w	r3, r3, #4
 8005bb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bb6:	4a5b      	ldr	r2, [pc, #364]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bbe:	e00b      	b.n	8005bd8 <HAL_RCC_OscConfig+0x324>
 8005bc0:	4b58      	ldr	r3, [pc, #352]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bc4:	4a57      	ldr	r2, [pc, #348]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bc6:	f023 0301 	bic.w	r3, r3, #1
 8005bca:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bcc:	4b55      	ldr	r3, [pc, #340]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd0:	4a54      	ldr	r2, [pc, #336]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bd2:	f023 0304 	bic.w	r3, r3, #4
 8005bd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d015      	beq.n	8005c0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be0:	f7fd fa10 	bl	8003004 <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be6:	e00a      	b.n	8005bfe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005be8:	f7fd fa0c 	bl	8003004 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e0cb      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfe:	4b49      	ldr	r3, [pc, #292]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0ee      	beq.n	8005be8 <HAL_RCC_OscConfig+0x334>
 8005c0a:	e014      	b.n	8005c36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c0c:	f7fd f9fa 	bl	8003004 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c12:	e00a      	b.n	8005c2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c14:	f7fd f9f6 	bl	8003004 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e0b5      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1ee      	bne.n	8005c14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c36:	7dfb      	ldrb	r3, [r7, #23]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d105      	bne.n	8005c48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3c:	4b39      	ldr	r3, [pc, #228]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c40:	4a38      	ldr	r2, [pc, #224]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 80a1 	beq.w	8005d94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c52:	4b34      	ldr	r3, [pc, #208]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d05c      	beq.n	8005d18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d141      	bne.n	8005cea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c66:	4b31      	ldr	r3, [pc, #196]	@ (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6c:	f7fd f9ca 	bl	8003004 <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c74:	f7fd f9c6 	bl	8003004 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e087      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c86:	4b27      	ldr	r3, [pc, #156]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	69da      	ldr	r2, [r3, #28]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	431a      	orrs	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca0:	019b      	lsls	r3, r3, #6
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca8:	085b      	lsrs	r3, r3, #1
 8005caa:	3b01      	subs	r3, #1
 8005cac:	041b      	lsls	r3, r3, #16
 8005cae:	431a      	orrs	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb4:	061b      	lsls	r3, r3, #24
 8005cb6:	491b      	ldr	r1, [pc, #108]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fd f99f 	bl	8003004 <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc8:	e008      	b.n	8005cdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cca:	f7fd f99b 	bl	8003004 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e05c      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cdc:	4b11      	ldr	r3, [pc, #68]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f0      	beq.n	8005cca <HAL_RCC_OscConfig+0x416>
 8005ce8:	e054      	b.n	8005d94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cea:	4b10      	ldr	r3, [pc, #64]	@ (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf0:	f7fd f988 	bl	8003004 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf8:	f7fd f984 	bl	8003004 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e045      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d0a:	4b06      	ldr	r3, [pc, #24]	@ (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f0      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x444>
 8005d16:	e03d      	b.n	8005d94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d107      	bne.n	8005d30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e038      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
 8005d24:	40023800 	.word	0x40023800
 8005d28:	40007000 	.word	0x40007000
 8005d2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d30:	4b1b      	ldr	r3, [pc, #108]	@ (8005da0 <HAL_RCC_OscConfig+0x4ec>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d028      	beq.n	8005d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d121      	bne.n	8005d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d11a      	bne.n	8005d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d60:	4013      	ands	r3, r2
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d111      	bne.n	8005d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d76:	085b      	lsrs	r3, r3, #1
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d107      	bne.n	8005d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d001      	beq.n	8005d94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e000      	b.n	8005d96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3718      	adds	r7, #24
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	40023800 	.word	0x40023800

08005da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e0cc      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005db8:	4b68      	ldr	r3, [pc, #416]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 030f 	and.w	r3, r3, #15
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d90c      	bls.n	8005de0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc6:	4b65      	ldr	r3, [pc, #404]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dce:	4b63      	ldr	r3, [pc, #396]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d001      	beq.n	8005de0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0b8      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d020      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005df8:	4b59      	ldr	r3, [pc, #356]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	4a58      	ldr	r2, [pc, #352]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e10:	4b53      	ldr	r3, [pc, #332]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	4a52      	ldr	r2, [pc, #328]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e1c:	4b50      	ldr	r3, [pc, #320]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	494d      	ldr	r1, [pc, #308]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d044      	beq.n	8005ec4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d107      	bne.n	8005e52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e42:	4b47      	ldr	r3, [pc, #284]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d119      	bne.n	8005e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e07f      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d003      	beq.n	8005e62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d107      	bne.n	8005e72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e62:	4b3f      	ldr	r3, [pc, #252]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d109      	bne.n	8005e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e06f      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e72:	4b3b      	ldr	r3, [pc, #236]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e067      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e82:	4b37      	ldr	r3, [pc, #220]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f023 0203 	bic.w	r2, r3, #3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	4934      	ldr	r1, [pc, #208]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005e90:	4313      	orrs	r3, r2
 8005e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e94:	f7fd f8b6 	bl	8003004 <HAL_GetTick>
 8005e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e9a:	e00a      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e9c:	f7fd f8b2 	bl	8003004 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e04f      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 020c 	and.w	r2, r3, #12
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d1eb      	bne.n	8005e9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ec4:	4b25      	ldr	r3, [pc, #148]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 030f 	and.w	r3, r3, #15
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d20c      	bcs.n	8005eec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ed2:	4b22      	ldr	r3, [pc, #136]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	b2d2      	uxtb	r2, r2
 8005ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eda:	4b20      	ldr	r3, [pc, #128]	@ (8005f5c <HAL_RCC_ClockConfig+0x1b8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d001      	beq.n	8005eec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e032      	b.n	8005f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d008      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ef8:	4b19      	ldr	r3, [pc, #100]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	4916      	ldr	r1, [pc, #88]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0308 	and.w	r3, r3, #8
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d009      	beq.n	8005f2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f16:	4b12      	ldr	r3, [pc, #72]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	490e      	ldr	r1, [pc, #56]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f2a:	f000 f821 	bl	8005f70 <HAL_RCC_GetSysClockFreq>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	4b0b      	ldr	r3, [pc, #44]	@ (8005f60 <HAL_RCC_ClockConfig+0x1bc>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	091b      	lsrs	r3, r3, #4
 8005f36:	f003 030f 	and.w	r3, r3, #15
 8005f3a:	490a      	ldr	r1, [pc, #40]	@ (8005f64 <HAL_RCC_ClockConfig+0x1c0>)
 8005f3c:	5ccb      	ldrb	r3, [r1, r3]
 8005f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f42:	4a09      	ldr	r2, [pc, #36]	@ (8005f68 <HAL_RCC_ClockConfig+0x1c4>)
 8005f44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005f46:	4b09      	ldr	r3, [pc, #36]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c8>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7fb f9a4 	bl	8001298 <HAL_InitTick>

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023c00 	.word	0x40023c00
 8005f60:	40023800 	.word	0x40023800
 8005f64:	0801143c 	.word	0x0801143c
 8005f68:	20000000 	.word	0x20000000
 8005f6c:	20000080 	.word	0x20000080

08005f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f74:	b094      	sub	sp, #80	@ 0x50
 8005f76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005f80:	2300      	movs	r3, #0
 8005f82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f88:	4b79      	ldr	r3, [pc, #484]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f003 030c 	and.w	r3, r3, #12
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d00d      	beq.n	8005fb0 <HAL_RCC_GetSysClockFreq+0x40>
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	f200 80e1 	bhi.w	800615c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d002      	beq.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x34>
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d003      	beq.n	8005faa <HAL_RCC_GetSysClockFreq+0x3a>
 8005fa2:	e0db      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fa4:	4b73      	ldr	r3, [pc, #460]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005fa8:	e0db      	b.n	8006162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005faa:	4b73      	ldr	r3, [pc, #460]	@ (8006178 <HAL_RCC_GetSysClockFreq+0x208>)
 8005fac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005fae:	e0d8      	b.n	8006162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fb8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fba:	4b6d      	ldr	r3, [pc, #436]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d063      	beq.n	800608e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fc6:	4b6a      	ldr	r3, [pc, #424]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	099b      	lsrs	r3, r3, #6
 8005fcc:	2200      	movs	r2, #0
 8005fce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fda:	2300      	movs	r3, #0
 8005fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005fe2:	4622      	mov	r2, r4
 8005fe4:	462b      	mov	r3, r5
 8005fe6:	f04f 0000 	mov.w	r0, #0
 8005fea:	f04f 0100 	mov.w	r1, #0
 8005fee:	0159      	lsls	r1, r3, #5
 8005ff0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ff4:	0150      	lsls	r0, r2, #5
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	1a51      	subs	r1, r2, r1
 8005ffe:	6139      	str	r1, [r7, #16]
 8006000:	4629      	mov	r1, r5
 8006002:	eb63 0301 	sbc.w	r3, r3, r1
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	f04f 0200 	mov.w	r2, #0
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006014:	4659      	mov	r1, fp
 8006016:	018b      	lsls	r3, r1, #6
 8006018:	4651      	mov	r1, sl
 800601a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800601e:	4651      	mov	r1, sl
 8006020:	018a      	lsls	r2, r1, #6
 8006022:	4651      	mov	r1, sl
 8006024:	ebb2 0801 	subs.w	r8, r2, r1
 8006028:	4659      	mov	r1, fp
 800602a:	eb63 0901 	sbc.w	r9, r3, r1
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	f04f 0300 	mov.w	r3, #0
 8006036:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800603a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800603e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006042:	4690      	mov	r8, r2
 8006044:	4699      	mov	r9, r3
 8006046:	4623      	mov	r3, r4
 8006048:	eb18 0303 	adds.w	r3, r8, r3
 800604c:	60bb      	str	r3, [r7, #8]
 800604e:	462b      	mov	r3, r5
 8006050:	eb49 0303 	adc.w	r3, r9, r3
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	f04f 0200 	mov.w	r2, #0
 800605a:	f04f 0300 	mov.w	r3, #0
 800605e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006062:	4629      	mov	r1, r5
 8006064:	024b      	lsls	r3, r1, #9
 8006066:	4621      	mov	r1, r4
 8006068:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800606c:	4621      	mov	r1, r4
 800606e:	024a      	lsls	r2, r1, #9
 8006070:	4610      	mov	r0, r2
 8006072:	4619      	mov	r1, r3
 8006074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006076:	2200      	movs	r2, #0
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
 800607a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800607c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006080:	f7fa fda2 	bl	8000bc8 <__aeabi_uldivmod>
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	4613      	mov	r3, r2
 800608a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800608c:	e058      	b.n	8006140 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800608e:	4b38      	ldr	r3, [pc, #224]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	099b      	lsrs	r3, r3, #6
 8006094:	2200      	movs	r2, #0
 8006096:	4618      	mov	r0, r3
 8006098:	4611      	mov	r1, r2
 800609a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800609e:	623b      	str	r3, [r7, #32]
 80060a0:	2300      	movs	r3, #0
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060a8:	4642      	mov	r2, r8
 80060aa:	464b      	mov	r3, r9
 80060ac:	f04f 0000 	mov.w	r0, #0
 80060b0:	f04f 0100 	mov.w	r1, #0
 80060b4:	0159      	lsls	r1, r3, #5
 80060b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060ba:	0150      	lsls	r0, r2, #5
 80060bc:	4602      	mov	r2, r0
 80060be:	460b      	mov	r3, r1
 80060c0:	4641      	mov	r1, r8
 80060c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80060c6:	4649      	mov	r1, r9
 80060c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80060cc:	f04f 0200 	mov.w	r2, #0
 80060d0:	f04f 0300 	mov.w	r3, #0
 80060d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060e0:	ebb2 040a 	subs.w	r4, r2, sl
 80060e4:	eb63 050b 	sbc.w	r5, r3, fp
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	f04f 0300 	mov.w	r3, #0
 80060f0:	00eb      	lsls	r3, r5, #3
 80060f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060f6:	00e2      	lsls	r2, r4, #3
 80060f8:	4614      	mov	r4, r2
 80060fa:	461d      	mov	r5, r3
 80060fc:	4643      	mov	r3, r8
 80060fe:	18e3      	adds	r3, r4, r3
 8006100:	603b      	str	r3, [r7, #0]
 8006102:	464b      	mov	r3, r9
 8006104:	eb45 0303 	adc.w	r3, r5, r3
 8006108:	607b      	str	r3, [r7, #4]
 800610a:	f04f 0200 	mov.w	r2, #0
 800610e:	f04f 0300 	mov.w	r3, #0
 8006112:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006116:	4629      	mov	r1, r5
 8006118:	028b      	lsls	r3, r1, #10
 800611a:	4621      	mov	r1, r4
 800611c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006120:	4621      	mov	r1, r4
 8006122:	028a      	lsls	r2, r1, #10
 8006124:	4610      	mov	r0, r2
 8006126:	4619      	mov	r1, r3
 8006128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800612a:	2200      	movs	r2, #0
 800612c:	61bb      	str	r3, [r7, #24]
 800612e:	61fa      	str	r2, [r7, #28]
 8006130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006134:	f7fa fd48 	bl	8000bc8 <__aeabi_uldivmod>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	4613      	mov	r3, r2
 800613e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006140:	4b0b      	ldr	r3, [pc, #44]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x200>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	0c1b      	lsrs	r3, r3, #16
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	3301      	adds	r3, #1
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006150:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006154:	fbb2 f3f3 	udiv	r3, r2, r3
 8006158:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800615a:	e002      	b.n	8006162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800615c:	4b05      	ldr	r3, [pc, #20]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x204>)
 800615e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006160:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006164:	4618      	mov	r0, r3
 8006166:	3750      	adds	r7, #80	@ 0x50
 8006168:	46bd      	mov	sp, r7
 800616a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800616e:	bf00      	nop
 8006170:	40023800 	.word	0x40023800
 8006174:	00f42400 	.word	0x00f42400
 8006178:	007a1200 	.word	0x007a1200

0800617c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006180:	4b03      	ldr	r3, [pc, #12]	@ (8006190 <HAL_RCC_GetHCLKFreq+0x14>)
 8006182:	681b      	ldr	r3, [r3, #0]
}
 8006184:	4618      	mov	r0, r3
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20000000 	.word	0x20000000

08006194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006198:	f7ff fff0 	bl	800617c <HAL_RCC_GetHCLKFreq>
 800619c:	4602      	mov	r2, r0
 800619e:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	0a9b      	lsrs	r3, r3, #10
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	4903      	ldr	r1, [pc, #12]	@ (80061b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061aa:	5ccb      	ldrb	r3, [r1, r3]
 80061ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40023800 	.word	0x40023800
 80061b8:	0801144c 	.word	0x0801144c

080061bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	220f      	movs	r2, #15
 80061ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061cc:	4b12      	ldr	r3, [pc, #72]	@ (8006218 <HAL_RCC_GetClockConfig+0x5c>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 0203 	and.w	r2, r3, #3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80061d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006218 <HAL_RCC_GetClockConfig+0x5c>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80061e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006218 <HAL_RCC_GetClockConfig+0x5c>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80061f0:	4b09      	ldr	r3, [pc, #36]	@ (8006218 <HAL_RCC_GetClockConfig+0x5c>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	08db      	lsrs	r3, r3, #3
 80061f6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80061fe:	4b07      	ldr	r3, [pc, #28]	@ (800621c <HAL_RCC_GetClockConfig+0x60>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 020f 	and.w	r2, r3, #15
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	601a      	str	r2, [r3, #0]
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40023800 	.word	0x40023800
 800621c:	40023c00 	.word	0x40023c00

08006220 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d10b      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006244:	2b00      	cmp	r3, #0
 8006246:	d105      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006250:	2b00      	cmp	r3, #0
 8006252:	d075      	beq.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006254:	4b91      	ldr	r3, [pc, #580]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006256:	2200      	movs	r2, #0
 8006258:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800625a:	f7fc fed3 	bl	8003004 <HAL_GetTick>
 800625e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006260:	e008      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006262:	f7fc fecf 	bl	8003004 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	2b02      	cmp	r3, #2
 800626e:	d901      	bls.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e189      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006274:	4b8a      	ldr	r3, [pc, #552]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1f0      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b00      	cmp	r3, #0
 800628a:	d009      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	019a      	lsls	r2, r3, #6
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	071b      	lsls	r3, r3, #28
 8006298:	4981      	ldr	r1, [pc, #516]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800629a:	4313      	orrs	r3, r2
 800629c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0302 	and.w	r3, r3, #2
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d01f      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80062ac:	4b7c      	ldr	r3, [pc, #496]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062b2:	0f1b      	lsrs	r3, r3, #28
 80062b4:	f003 0307 	and.w	r3, r3, #7
 80062b8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	019a      	lsls	r2, r3, #6
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	061b      	lsls	r3, r3, #24
 80062c6:	431a      	orrs	r2, r3
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	071b      	lsls	r3, r3, #28
 80062cc:	4974      	ldr	r1, [pc, #464]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80062d4:	4b72      	ldr	r3, [pc, #456]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062da:	f023 021f 	bic.w	r2, r3, #31
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	496e      	ldr	r1, [pc, #440]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00d      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	019a      	lsls	r2, r3, #6
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	061b      	lsls	r3, r3, #24
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	071b      	lsls	r3, r3, #28
 800630c:	4964      	ldr	r1, [pc, #400]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006314:	4b61      	ldr	r3, [pc, #388]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006316:	2201      	movs	r2, #1
 8006318:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800631a:	f7fc fe73 	bl	8003004 <HAL_GetTick>
 800631e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006320:	e008      	b.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006322:	f7fc fe6f 	bl	8003004 <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	2b02      	cmp	r3, #2
 800632e:	d901      	bls.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e129      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006334:	4b5a      	ldr	r3, [pc, #360]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d0f0      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	d105      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006354:	2b00      	cmp	r3, #0
 8006356:	d079      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006358:	4b52      	ldr	r3, [pc, #328]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800635a:	2200      	movs	r2, #0
 800635c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800635e:	f7fc fe51 	bl	8003004 <HAL_GetTick>
 8006362:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006364:	e008      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006366:	f7fc fe4d 	bl	8003004 <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d901      	bls.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e107      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006378:	4b49      	ldr	r3, [pc, #292]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006384:	d0ef      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b00      	cmp	r3, #0
 8006390:	d020      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006392:	4b43      	ldr	r3, [pc, #268]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006398:	0f1b      	lsrs	r3, r3, #28
 800639a:	f003 0307 	and.w	r3, r3, #7
 800639e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	019a      	lsls	r2, r3, #6
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	061b      	lsls	r3, r3, #24
 80063ac:	431a      	orrs	r2, r3
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	071b      	lsls	r3, r3, #28
 80063b2:	493b      	ldr	r1, [pc, #236]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80063ba:	4b39      	ldr	r3, [pc, #228]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063c0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a1b      	ldr	r3, [r3, #32]
 80063c8:	3b01      	subs	r3, #1
 80063ca:	021b      	lsls	r3, r3, #8
 80063cc:	4934      	ldr	r1, [pc, #208]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0308 	and.w	r3, r3, #8
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01e      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063e0:	4b2f      	ldr	r3, [pc, #188]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e6:	0e1b      	lsrs	r3, r3, #24
 80063e8:	f003 030f 	and.w	r3, r3, #15
 80063ec:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	019a      	lsls	r2, r3, #6
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	061b      	lsls	r3, r3, #24
 80063f8:	431a      	orrs	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	071b      	lsls	r3, r3, #28
 8006400:	4927      	ldr	r1, [pc, #156]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006408:	4b25      	ldr	r3, [pc, #148]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800640a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800640e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006416:	4922      	ldr	r1, [pc, #136]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800641e:	4b21      	ldr	r3, [pc, #132]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006420:	2201      	movs	r2, #1
 8006422:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006424:	f7fc fdee 	bl	8003004 <HAL_GetTick>
 8006428:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800642a:	e008      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800642c:	f7fc fdea 	bl	8003004 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e0a4      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800643e:	4b18      	ldr	r3, [pc, #96]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006446:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800644a:	d1ef      	bne.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0320 	and.w	r3, r3, #32
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 808b 	beq.w	8006570 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800645a:	2300      	movs	r3, #0
 800645c:	60fb      	str	r3, [r7, #12]
 800645e:	4b10      	ldr	r3, [pc, #64]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006462:	4a0f      	ldr	r2, [pc, #60]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006468:	6413      	str	r3, [r2, #64]	@ 0x40
 800646a:	4b0d      	ldr	r3, [pc, #52]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800646c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006472:	60fb      	str	r3, [r7, #12]
 8006474:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006476:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a0b      	ldr	r2, [pc, #44]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800647c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006480:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006482:	f7fc fdbf 	bl	8003004 <HAL_GetTick>
 8006486:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006488:	e010      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800648a:	f7fc fdbb 	bl	8003004 <HAL_GetTick>
 800648e:	4602      	mov	r2, r0
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	2b02      	cmp	r3, #2
 8006496:	d909      	bls.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e075      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800649c:	42470068 	.word	0x42470068
 80064a0:	40023800 	.word	0x40023800
 80064a4:	42470070 	.word	0x42470070
 80064a8:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80064ac:	4b38      	ldr	r3, [pc, #224]	@ (8006590 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d0e8      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064b8:	4b36      	ldr	r3, [pc, #216]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064c0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d02f      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d028      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064de:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064e0:	4b2d      	ldr	r3, [pc, #180]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80064e2:	2201      	movs	r2, #1
 80064e4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80064ec:	4a29      	ldr	r2, [pc, #164]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80064f2:	4b28      	ldr	r3, [pc, #160]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d114      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80064fe:	f7fc fd81 	bl	8003004 <HAL_GetTick>
 8006502:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006504:	e00a      	b.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006506:	f7fc fd7d 	bl	8003004 <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006514:	4293      	cmp	r3, r2
 8006516:	d901      	bls.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e035      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800651c:	4b1d      	ldr	r3, [pc, #116]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800651e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006520:	f003 0302 	and.w	r3, r3, #2
 8006524:	2b00      	cmp	r3, #0
 8006526:	d0ee      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006530:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006534:	d10d      	bne.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006536:	4b17      	ldr	r3, [pc, #92]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006542:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800654a:	4912      	ldr	r1, [pc, #72]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800654c:	4313      	orrs	r3, r2
 800654e:	608b      	str	r3, [r1, #8]
 8006550:	e005      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006552:	4b10      	ldr	r3, [pc, #64]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	4a0f      	ldr	r2, [pc, #60]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006558:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800655c:	6093      	str	r3, [r2, #8]
 800655e:	4b0d      	ldr	r3, [pc, #52]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006560:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800656a:	490a      	ldr	r1, [pc, #40]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800656c:	4313      	orrs	r3, r2
 800656e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0310 	and.w	r3, r3, #16
 8006578:	2b00      	cmp	r3, #0
 800657a:	d004      	beq.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006582:	4b06      	ldr	r3, [pc, #24]	@ (800659c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006584:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3718      	adds	r7, #24
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40007000 	.word	0x40007000
 8006594:	40023800 	.word	0x40023800
 8006598:	42470e40 	.word	0x42470e40
 800659c:	424711e0 	.word	0x424711e0

080065a0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e025      	b.n	8006600 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d106      	bne.n	80065ce <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f81d 	bl	8006608 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	3304      	adds	r3, #4
 80065de:	4619      	mov	r1, r3
 80065e0:	4610      	mov	r0, r2
 80065e2:	f001 f935 	bl	8007850 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6818      	ldr	r0, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	461a      	mov	r2, r3
 80065f0:	6839      	ldr	r1, [r7, #0]
 80065f2:	f001 f98a 	bl	800790a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800662e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006630:	7dfb      	ldrb	r3, [r7, #23]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d101      	bne.n	800663a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006636:	2302      	movs	r3, #2
 8006638:	e021      	b.n	800667e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800663a:	7dfb      	ldrb	r3, [r7, #23]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d002      	beq.n	8006646 <HAL_SDRAM_SendCommand+0x2a>
 8006640:	7dfb      	ldrb	r3, [r7, #23]
 8006642:	2b05      	cmp	r3, #5
 8006644:	d118      	bne.n	8006678 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2202      	movs	r2, #2
 800664a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	68b9      	ldr	r1, [r7, #8]
 8006656:	4618      	mov	r0, r3
 8006658:	f001 f9c0 	bl	80079dc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b02      	cmp	r3, #2
 8006662:	d104      	bne.n	800666e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2205      	movs	r2, #5
 8006668:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800666c:	e006      	b.n	800667c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006676:	e001      	b.n	800667c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e000      	b.n	800667e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3718      	adds	r7, #24
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b082      	sub	sp, #8
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d101      	bne.n	80066a0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800669c:	2302      	movs	r3, #2
 800669e:	e016      	b.n	80066ce <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d10f      	bne.n	80066cc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6839      	ldr	r1, [r7, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f001 f9cb 	bl	8007a56 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
 80066ca:	e000      	b.n	80066ce <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3708      	adds	r7, #8
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b082      	sub	sp, #8
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e07b      	b.n	80067e0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d108      	bne.n	8006702 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f8:	d009      	beq.n	800670e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	61da      	str	r2, [r3, #28]
 8006700:	e005      	b.n	800670e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b00      	cmp	r3, #0
 800671e:	d106      	bne.n	800672e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f885 	bl	8006838 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2202      	movs	r2, #2
 8006732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006744:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	431a      	orrs	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	431a      	orrs	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	69db      	ldr	r3, [r3, #28]
 8006784:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006788:	431a      	orrs	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006792:	ea42 0103 	orr.w	r1, r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800679a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	0c1b      	lsrs	r3, r3, #16
 80067ac:	f003 0104 	and.w	r1, r3, #4
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b4:	f003 0210 	and.w	r2, r3, #16
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69da      	ldr	r2, [r3, #28]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e01a      	b.n	8006830 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2202      	movs	r2, #2
 80067fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006810:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f81a 	bl	800684c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	603b      	str	r3, [r7, #0]
 800686c:	4613      	mov	r3, r2
 800686e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006870:	f7fc fbc8 	bl	8003004 <HAL_GetTick>
 8006874:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006876:	88fb      	ldrh	r3, [r7, #6]
 8006878:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b01      	cmp	r3, #1
 8006884:	d001      	beq.n	800688a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006886:	2302      	movs	r3, #2
 8006888:	e12a      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d002      	beq.n	8006896 <HAL_SPI_Transmit+0x36>
 8006890:	88fb      	ldrh	r3, [r7, #6]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e122      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_SPI_Transmit+0x48>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e11b      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2203      	movs	r2, #3
 80068b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2200      	movs	r2, #0
 80068bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	88fa      	ldrh	r2, [r7, #6]
 80068c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	88fa      	ldrh	r2, [r7, #6]
 80068ce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2200      	movs	r2, #0
 80068d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2200      	movs	r2, #0
 80068ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068f6:	d10f      	bne.n	8006918 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006906:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006916:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006922:	2b40      	cmp	r3, #64	@ 0x40
 8006924:	d007      	beq.n	8006936 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006934:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800693e:	d152      	bne.n	80069e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <HAL_SPI_Transmit+0xee>
 8006948:	8b7b      	ldrh	r3, [r7, #26]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d145      	bne.n	80069da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006952:	881a      	ldrh	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006968:	b29b      	uxth	r3, r3
 800696a:	3b01      	subs	r3, #1
 800696c:	b29a      	uxth	r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006972:	e032      	b.n	80069da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b02      	cmp	r3, #2
 8006980:	d112      	bne.n	80069a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006986:	881a      	ldrh	r2, [r3, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006992:	1c9a      	adds	r2, r3, #2
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800699c:	b29b      	uxth	r3, r3
 800699e:	3b01      	subs	r3, #1
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80069a6:	e018      	b.n	80069da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069a8:	f7fc fb2c 	bl	8003004 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d803      	bhi.n	80069c0 <HAL_SPI_Transmit+0x160>
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069be:	d102      	bne.n	80069c6 <HAL_SPI_Transmit+0x166>
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d109      	bne.n	80069da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e082      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069de:	b29b      	uxth	r3, r3
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1c7      	bne.n	8006974 <HAL_SPI_Transmit+0x114>
 80069e4:	e053      	b.n	8006a8e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d002      	beq.n	80069f4 <HAL_SPI_Transmit+0x194>
 80069ee:	8b7b      	ldrh	r3, [r7, #26]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d147      	bne.n	8006a84 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	330c      	adds	r3, #12
 80069fe:	7812      	ldrb	r2, [r2, #0]
 8006a00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a06:	1c5a      	adds	r2, r3, #1
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	3b01      	subs	r3, #1
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a1a:	e033      	b.n	8006a84 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	f003 0302 	and.w	r3, r3, #2
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d113      	bne.n	8006a52 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	330c      	adds	r3, #12
 8006a34:	7812      	ldrb	r2, [r2, #0]
 8006a36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006a50:	e018      	b.n	8006a84 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a52:	f7fc fad7 	bl	8003004 <HAL_GetTick>
 8006a56:	4602      	mov	r2, r0
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d803      	bhi.n	8006a6a <HAL_SPI_Transmit+0x20a>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a68:	d102      	bne.n	8006a70 <HAL_SPI_Transmit+0x210>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d109      	bne.n	8006a84 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e02d      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1c6      	bne.n	8006a1c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a8e:	69fa      	ldr	r2, [r7, #28]
 8006a90:	6839      	ldr	r1, [r7, #0]
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fbe6 	bl	8007264 <SPI_EndRxTxTransaction>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d10a      	bne.n	8006ac2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aac:	2300      	movs	r3, #0
 8006aae:	617b      	str	r3, [r7, #20]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	617b      	str	r3, [r7, #20]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d001      	beq.n	8006ade <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e000      	b.n	8006ae0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006ade:	2300      	movs	r3, #0
  }
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3720      	adds	r7, #32
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	603b      	str	r3, [r7, #0]
 8006af4:	4613      	mov	r3, r2
 8006af6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d001      	beq.n	8006b08 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006b04:	2302      	movs	r3, #2
 8006b06:	e104      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b10:	d112      	bne.n	8006b38 <HAL_SPI_Receive+0x50>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10e      	bne.n	8006b38 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2204      	movs	r2, #4
 8006b1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b22:	88fa      	ldrh	r2, [r7, #6]
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	68b9      	ldr	r1, [r7, #8]
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 f8f3 	bl	8006d1a <HAL_SPI_TransmitReceive>
 8006b34:	4603      	mov	r3, r0
 8006b36:	e0ec      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b38:	f7fc fa64 	bl	8003004 <HAL_GetTick>
 8006b3c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <HAL_SPI_Receive+0x62>
 8006b44:	88fb      	ldrh	r3, [r7, #6]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e0e1      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d101      	bne.n	8006b5c <HAL_SPI_Receive+0x74>
 8006b58:	2302      	movs	r3, #2
 8006b5a:	e0da      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2204      	movs	r2, #4
 8006b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	88fa      	ldrh	r2, [r7, #6]
 8006b7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	88fa      	ldrh	r2, [r7, #6]
 8006b82:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006baa:	d10f      	bne.n	8006bcc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd6:	2b40      	cmp	r3, #64	@ 0x40
 8006bd8:	d007      	beq.n	8006bea <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006be8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d170      	bne.n	8006cd4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006bf2:	e035      	b.n	8006c60 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d115      	bne.n	8006c2e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f103 020c 	add.w	r2, r3, #12
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0e:	7812      	ldrb	r2, [r2, #0]
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c2c:	e018      	b.n	8006c60 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c2e:	f7fc f9e9 	bl	8003004 <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d803      	bhi.n	8006c46 <HAL_SPI_Receive+0x15e>
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c44:	d102      	bne.n	8006c4c <HAL_SPI_Receive+0x164>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d109      	bne.n	8006c60 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	e058      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1c4      	bne.n	8006bf4 <HAL_SPI_Receive+0x10c>
 8006c6a:	e038      	b.n	8006cde <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d113      	bne.n	8006ca2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68da      	ldr	r2, [r3, #12]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c84:	b292      	uxth	r2, r2
 8006c86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8c:	1c9a      	adds	r2, r3, #2
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ca0:	e018      	b.n	8006cd4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ca2:	f7fc f9af 	bl	8003004 <HAL_GetTick>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	1ad3      	subs	r3, r2, r3
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d803      	bhi.n	8006cba <HAL_SPI_Receive+0x1d2>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb8:	d102      	bne.n	8006cc0 <HAL_SPI_Receive+0x1d8>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d109      	bne.n	8006cd4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	e01e      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1c6      	bne.n	8006c6c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	6839      	ldr	r1, [r7, #0]
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 fa58 	bl	8007198 <SPI_EndRxTransaction>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2220      	movs	r2, #32
 8006cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e000      	b.n	8006d12 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006d10:	2300      	movs	r3, #0
  }
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3718      	adds	r7, #24
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b08a      	sub	sp, #40	@ 0x28
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	60f8      	str	r0, [r7, #12]
 8006d22:	60b9      	str	r1, [r7, #8]
 8006d24:	607a      	str	r2, [r7, #4]
 8006d26:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d2c:	f7fc f96a 	bl	8003004 <HAL_GetTick>
 8006d30:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d38:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006d40:	887b      	ldrh	r3, [r7, #2]
 8006d42:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d44:	7ffb      	ldrb	r3, [r7, #31]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d00c      	beq.n	8006d64 <HAL_SPI_TransmitReceive+0x4a>
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d50:	d106      	bne.n	8006d60 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d102      	bne.n	8006d60 <HAL_SPI_TransmitReceive+0x46>
 8006d5a:	7ffb      	ldrb	r3, [r7, #31]
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d001      	beq.n	8006d64 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8006d60:	2302      	movs	r3, #2
 8006d62:	e17f      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d005      	beq.n	8006d76 <HAL_SPI_TransmitReceive+0x5c>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <HAL_SPI_TransmitReceive+0x5c>
 8006d70:	887b      	ldrh	r3, [r7, #2]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e174      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d101      	bne.n	8006d88 <HAL_SPI_TransmitReceive+0x6e>
 8006d84:	2302      	movs	r3, #2
 8006d86:	e16d      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b04      	cmp	r3, #4
 8006d9a:	d003      	beq.n	8006da4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2205      	movs	r2, #5
 8006da0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	887a      	ldrh	r2, [r7, #2]
 8006db4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	887a      	ldrh	r2, [r7, #2]
 8006dba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	887a      	ldrh	r2, [r7, #2]
 8006dc6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	887a      	ldrh	r2, [r7, #2]
 8006dcc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de4:	2b40      	cmp	r3, #64	@ 0x40
 8006de6:	d007      	beq.n	8006df8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006df6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e00:	d17e      	bne.n	8006f00 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d002      	beq.n	8006e10 <HAL_SPI_TransmitReceive+0xf6>
 8006e0a:	8afb      	ldrh	r3, [r7, #22]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d16c      	bne.n	8006eea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e14:	881a      	ldrh	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e20:	1c9a      	adds	r2, r3, #2
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e34:	e059      	b.n	8006eea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d11b      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x162>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d016      	beq.n	8006e7c <HAL_SPI_TransmitReceive+0x162>
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d113      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e58:	881a      	ldrh	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e64:	1c9a      	adds	r2, r3, #2
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d119      	bne.n	8006ebe <HAL_SPI_TransmitReceive+0x1a4>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d014      	beq.n	8006ebe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68da      	ldr	r2, [r3, #12]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9e:	b292      	uxth	r2, r2
 8006ea0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea6:	1c9a      	adds	r2, r3, #2
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ebe:	f7fc f8a1 	bl	8003004 <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d80d      	bhi.n	8006eea <HAL_SPI_TransmitReceive+0x1d0>
 8006ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed4:	d009      	beq.n	8006eea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e0bc      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1a0      	bne.n	8006e36 <HAL_SPI_TransmitReceive+0x11c>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d19b      	bne.n	8006e36 <HAL_SPI_TransmitReceive+0x11c>
 8006efe:	e082      	b.n	8007006 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d002      	beq.n	8006f0e <HAL_SPI_TransmitReceive+0x1f4>
 8006f08:	8afb      	ldrh	r3, [r7, #22]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d171      	bne.n	8006ff2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	330c      	adds	r3, #12
 8006f18:	7812      	ldrb	r2, [r2, #0]
 8006f1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f34:	e05d      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d11c      	bne.n	8006f7e <HAL_SPI_TransmitReceive+0x264>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d017      	beq.n	8006f7e <HAL_SPI_TransmitReceive+0x264>
 8006f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d114      	bne.n	8006f7e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	330c      	adds	r3, #12
 8006f5e:	7812      	ldrb	r2, [r2, #0]
 8006f60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	3b01      	subs	r3, #1
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d119      	bne.n	8006fc0 <HAL_SPI_TransmitReceive+0x2a6>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d014      	beq.n	8006fc0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	68da      	ldr	r2, [r3, #12]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa0:	b2d2      	uxtb	r2, r2
 8006fa2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fc0:	f7fc f820 	bl	8003004 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d803      	bhi.n	8006fd8 <HAL_SPI_TransmitReceive+0x2be>
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd6:	d102      	bne.n	8006fde <HAL_SPI_TransmitReceive+0x2c4>
 8006fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d109      	bne.n	8006ff2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e038      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d19c      	bne.n	8006f36 <HAL_SPI_TransmitReceive+0x21c>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007000:	b29b      	uxth	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d197      	bne.n	8006f36 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007006:	6a3a      	ldr	r2, [r7, #32]
 8007008:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 f92a 	bl	8007264 <SPI_EndRxTxTransaction>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d008      	beq.n	8007028 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2220      	movs	r2, #32
 800701a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e01d      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10a      	bne.n	8007046 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007030:	2300      	movs	r3, #0
 8007032:	613b      	str	r3, [r7, #16]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	613b      	str	r3, [r7, #16]
 8007044:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2201      	movs	r2, #1
 800704a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800705a:	2b00      	cmp	r3, #0
 800705c:	d001      	beq.n	8007062 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e000      	b.n	8007064 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007062:	2300      	movs	r3, #0
  }
}
 8007064:	4618      	mov	r0, r3
 8007066:	3728      	adds	r7, #40	@ 0x28
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800707a:	b2db      	uxtb	r3, r3
}
 800707c:	4618      	mov	r0, r3
 800707e:	370c      	adds	r7, #12
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b088      	sub	sp, #32
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	603b      	str	r3, [r7, #0]
 8007094:	4613      	mov	r3, r2
 8007096:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007098:	f7fb ffb4 	bl	8003004 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a0:	1a9b      	subs	r3, r3, r2
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	4413      	add	r3, r2
 80070a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80070a8:	f7fb ffac 	bl	8003004 <HAL_GetTick>
 80070ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070ae:	4b39      	ldr	r3, [pc, #228]	@ (8007194 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	015b      	lsls	r3, r3, #5
 80070b4:	0d1b      	lsrs	r3, r3, #20
 80070b6:	69fa      	ldr	r2, [r7, #28]
 80070b8:	fb02 f303 	mul.w	r3, r2, r3
 80070bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070be:	e054      	b.n	800716a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c6:	d050      	beq.n	800716a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070c8:	f7fb ff9c 	bl	8003004 <HAL_GetTick>
 80070cc:	4602      	mov	r2, r0
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	69fa      	ldr	r2, [r7, #28]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d902      	bls.n	80070de <SPI_WaitFlagStateUntilTimeout+0x56>
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d13d      	bne.n	800715a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685a      	ldr	r2, [r3, #4]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070f6:	d111      	bne.n	800711c <SPI_WaitFlagStateUntilTimeout+0x94>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007100:	d004      	beq.n	800710c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800710a:	d107      	bne.n	800711c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800711a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007120:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007124:	d10f      	bne.n	8007146 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007144:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e017      	b.n	800718a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007160:	2300      	movs	r3, #0
 8007162:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	3b01      	subs	r3, #1
 8007168:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	4013      	ands	r3, r2
 8007174:	68ba      	ldr	r2, [r7, #8]
 8007176:	429a      	cmp	r2, r3
 8007178:	bf0c      	ite	eq
 800717a:	2301      	moveq	r3, #1
 800717c:	2300      	movne	r3, #0
 800717e:	b2db      	uxtb	r3, r3
 8007180:	461a      	mov	r2, r3
 8007182:	79fb      	ldrb	r3, [r7, #7]
 8007184:	429a      	cmp	r2, r3
 8007186:	d19b      	bne.n	80070c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007188:	2300      	movs	r3, #0
}
 800718a:	4618      	mov	r0, r3
 800718c:	3720      	adds	r7, #32
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000000 	.word	0x20000000

08007198 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b086      	sub	sp, #24
 800719c:	af02      	add	r7, sp, #8
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071ac:	d111      	bne.n	80071d2 <SPI_EndRxTransaction+0x3a>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071b6:	d004      	beq.n	80071c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c0:	d107      	bne.n	80071d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071da:	d12a      	bne.n	8007232 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071e4:	d012      	beq.n	800720c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	2200      	movs	r2, #0
 80071ee:	2180      	movs	r1, #128	@ 0x80
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f7ff ff49 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d02d      	beq.n	8007258 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007200:	f043 0220 	orr.w	r2, r3, #32
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007208:	2303      	movs	r3, #3
 800720a:	e026      	b.n	800725a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	2200      	movs	r2, #0
 8007214:	2101      	movs	r1, #1
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f7ff ff36 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d01a      	beq.n	8007258 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007226:	f043 0220 	orr.w	r2, r3, #32
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e013      	b.n	800725a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	2200      	movs	r2, #0
 800723a:	2101      	movs	r1, #1
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f7ff ff23 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d007      	beq.n	8007258 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724c:	f043 0220 	orr.w	r2, r3, #32
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e000      	b.n	800725a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3710      	adds	r7, #16
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
	...

08007264 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b088      	sub	sp, #32
 8007268:	af02      	add	r7, sp, #8
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2201      	movs	r2, #1
 8007278:	2102      	movs	r1, #2
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f7ff ff04 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d007      	beq.n	8007296 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800728a:	f043 0220 	orr.w	r2, r3, #32
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e032      	b.n	80072fc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007296:	4b1b      	ldr	r3, [pc, #108]	@ (8007304 <SPI_EndRxTxTransaction+0xa0>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a1b      	ldr	r2, [pc, #108]	@ (8007308 <SPI_EndRxTxTransaction+0xa4>)
 800729c:	fba2 2303 	umull	r2, r3, r2, r3
 80072a0:	0d5b      	lsrs	r3, r3, #21
 80072a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80072a6:	fb02 f303 	mul.w	r3, r2, r3
 80072aa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072b4:	d112      	bne.n	80072dc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	9300      	str	r3, [sp, #0]
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	2200      	movs	r2, #0
 80072be:	2180      	movs	r1, #128	@ 0x80
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f7ff fee1 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d016      	beq.n	80072fa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072d0:	f043 0220 	orr.w	r2, r3, #32
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	e00f      	b.n	80072fc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d00a      	beq.n	80072f8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	3b01      	subs	r3, #1
 80072e6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072f2:	2b80      	cmp	r3, #128	@ 0x80
 80072f4:	d0f2      	beq.n	80072dc <SPI_EndRxTxTransaction+0x78>
 80072f6:	e000      	b.n	80072fa <SPI_EndRxTxTransaction+0x96>
        break;
 80072f8:	bf00      	nop
  }

  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	20000000 	.word	0x20000000
 8007308:	165e9f81 	.word	0x165e9f81

0800730c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e041      	b.n	80073a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b00      	cmp	r3, #0
 8007328:	d106      	bne.n	8007338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f839 	bl	80073aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2202      	movs	r2, #2
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3304      	adds	r3, #4
 8007348:	4619      	mov	r1, r3
 800734a:	4610      	mov	r0, r2
 800734c:	f000 f9c0 	bl	80076d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr
	...

080073c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d001      	beq.n	80073d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e04e      	b.n	8007476 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2202      	movs	r2, #2
 80073dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f042 0201 	orr.w	r2, r2, #1
 80073ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a23      	ldr	r2, [pc, #140]	@ (8007484 <HAL_TIM_Base_Start_IT+0xc4>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d022      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007402:	d01d      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a1f      	ldr	r2, [pc, #124]	@ (8007488 <HAL_TIM_Base_Start_IT+0xc8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d018      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a1e      	ldr	r2, [pc, #120]	@ (800748c <HAL_TIM_Base_Start_IT+0xcc>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d013      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a1c      	ldr	r2, [pc, #112]	@ (8007490 <HAL_TIM_Base_Start_IT+0xd0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d00e      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a1b      	ldr	r2, [pc, #108]	@ (8007494 <HAL_TIM_Base_Start_IT+0xd4>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d009      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a19      	ldr	r2, [pc, #100]	@ (8007498 <HAL_TIM_Base_Start_IT+0xd8>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d004      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x80>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a18      	ldr	r2, [pc, #96]	@ (800749c <HAL_TIM_Base_Start_IT+0xdc>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d111      	bne.n	8007464 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b06      	cmp	r3, #6
 8007450:	d010      	beq.n	8007474 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f042 0201 	orr.w	r2, r2, #1
 8007460:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007462:	e007      	b.n	8007474 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0201 	orr.w	r2, r2, #1
 8007472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	40010000 	.word	0x40010000
 8007488:	40000400 	.word	0x40000400
 800748c:	40000800 	.word	0x40000800
 8007490:	40000c00 	.word	0x40000c00
 8007494:	40010400 	.word	0x40010400
 8007498:	40014000 	.word	0x40014000
 800749c:	40001800 	.word	0x40001800

080074a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d020      	beq.n	8007504 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f003 0302 	and.w	r3, r3, #2
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d01b      	beq.n	8007504 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f06f 0202 	mvn.w	r2, #2
 80074d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	f003 0303 	and.w	r3, r3, #3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d003      	beq.n	80074f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f8d2 	bl	8007694 <HAL_TIM_IC_CaptureCallback>
 80074f0:	e005      	b.n	80074fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f8c4 	bl	8007680 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 f8d5 	bl	80076a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	f003 0304 	and.w	r3, r3, #4
 800750a:	2b00      	cmp	r3, #0
 800750c:	d020      	beq.n	8007550 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f003 0304 	and.w	r3, r3, #4
 8007514:	2b00      	cmp	r3, #0
 8007516:	d01b      	beq.n	8007550 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f06f 0204 	mvn.w	r2, #4
 8007520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2202      	movs	r2, #2
 8007526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007532:	2b00      	cmp	r3, #0
 8007534:	d003      	beq.n	800753e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f8ac 	bl	8007694 <HAL_TIM_IC_CaptureCallback>
 800753c:	e005      	b.n	800754a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 f89e 	bl	8007680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 f8af 	bl	80076a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	f003 0308 	and.w	r3, r3, #8
 8007556:	2b00      	cmp	r3, #0
 8007558:	d020      	beq.n	800759c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f003 0308 	and.w	r3, r3, #8
 8007560:	2b00      	cmp	r3, #0
 8007562:	d01b      	beq.n	800759c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f06f 0208 	mvn.w	r2, #8
 800756c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2204      	movs	r2, #4
 8007572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	f003 0303 	and.w	r3, r3, #3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f886 	bl	8007694 <HAL_TIM_IC_CaptureCallback>
 8007588:	e005      	b.n	8007596 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f878 	bl	8007680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f889 	bl	80076a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	f003 0310 	and.w	r3, r3, #16
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d020      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f003 0310 	and.w	r3, r3, #16
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d01b      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f06f 0210 	mvn.w	r2, #16
 80075b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2208      	movs	r2, #8
 80075be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d003      	beq.n	80075d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f860 	bl	8007694 <HAL_TIM_IC_CaptureCallback>
 80075d4:	e005      	b.n	80075e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f852 	bl	8007680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 f863 	bl	80076a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00c      	beq.n	800760c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d007      	beq.n	800760c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f06f 0201 	mvn.w	r2, #1
 8007604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7f9 fe02 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007612:	2b00      	cmp	r3, #0
 8007614:	d00c      	beq.n	8007630 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800761c:	2b00      	cmp	r3, #0
 800761e:	d007      	beq.n	8007630 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f906 	bl	800783c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00c      	beq.n	8007654 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007640:	2b00      	cmp	r3, #0
 8007642:	d007      	beq.n	8007654 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800764c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f834 	bl	80076bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00c      	beq.n	8007678 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f003 0320 	and.w	r3, r3, #32
 8007664:	2b00      	cmp	r3, #0
 8007666:	d007      	beq.n	8007678 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f06f 0220 	mvn.w	r2, #32
 8007670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f8d8 	bl	8007828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007678:	bf00      	nop
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a46      	ldr	r2, [pc, #280]	@ (80077fc <TIM_Base_SetConfig+0x12c>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d013      	beq.n	8007710 <TIM_Base_SetConfig+0x40>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076ee:	d00f      	beq.n	8007710 <TIM_Base_SetConfig+0x40>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a43      	ldr	r2, [pc, #268]	@ (8007800 <TIM_Base_SetConfig+0x130>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d00b      	beq.n	8007710 <TIM_Base_SetConfig+0x40>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a42      	ldr	r2, [pc, #264]	@ (8007804 <TIM_Base_SetConfig+0x134>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d007      	beq.n	8007710 <TIM_Base_SetConfig+0x40>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a41      	ldr	r2, [pc, #260]	@ (8007808 <TIM_Base_SetConfig+0x138>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <TIM_Base_SetConfig+0x40>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a40      	ldr	r2, [pc, #256]	@ (800780c <TIM_Base_SetConfig+0x13c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d108      	bne.n	8007722 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007716:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4313      	orrs	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a35      	ldr	r2, [pc, #212]	@ (80077fc <TIM_Base_SetConfig+0x12c>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d02b      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007730:	d027      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a32      	ldr	r2, [pc, #200]	@ (8007800 <TIM_Base_SetConfig+0x130>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d023      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a31      	ldr	r2, [pc, #196]	@ (8007804 <TIM_Base_SetConfig+0x134>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d01f      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a30      	ldr	r2, [pc, #192]	@ (8007808 <TIM_Base_SetConfig+0x138>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d01b      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a2f      	ldr	r2, [pc, #188]	@ (800780c <TIM_Base_SetConfig+0x13c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d017      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a2e      	ldr	r2, [pc, #184]	@ (8007810 <TIM_Base_SetConfig+0x140>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d013      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a2d      	ldr	r2, [pc, #180]	@ (8007814 <TIM_Base_SetConfig+0x144>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d00f      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a2c      	ldr	r2, [pc, #176]	@ (8007818 <TIM_Base_SetConfig+0x148>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d00b      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a2b      	ldr	r2, [pc, #172]	@ (800781c <TIM_Base_SetConfig+0x14c>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d007      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a2a      	ldr	r2, [pc, #168]	@ (8007820 <TIM_Base_SetConfig+0x150>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d003      	beq.n	8007782 <TIM_Base_SetConfig+0xb2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a29      	ldr	r2, [pc, #164]	@ (8007824 <TIM_Base_SetConfig+0x154>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d108      	bne.n	8007794 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	4313      	orrs	r3, r2
 8007792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a10      	ldr	r2, [pc, #64]	@ (80077fc <TIM_Base_SetConfig+0x12c>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d003      	beq.n	80077c8 <TIM_Base_SetConfig+0xf8>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4a12      	ldr	r2, [pc, #72]	@ (800780c <TIM_Base_SetConfig+0x13c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d103      	bne.n	80077d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	691a      	ldr	r2, [r3, #16]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	691b      	ldr	r3, [r3, #16]
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d105      	bne.n	80077ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	f023 0201 	bic.w	r2, r3, #1
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	611a      	str	r2, [r3, #16]
  }
}
 80077ee:	bf00      	nop
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	40010000 	.word	0x40010000
 8007800:	40000400 	.word	0x40000400
 8007804:	40000800 	.word	0x40000800
 8007808:	40000c00 	.word	0x40000c00
 800780c:	40010400 	.word	0x40010400
 8007810:	40014000 	.word	0x40014000
 8007814:	40014400 	.word	0x40014400
 8007818:	40014800 	.word	0x40014800
 800781c:	40001800 	.word	0x40001800
 8007820:	40001c00 	.word	0x40001c00
 8007824:	40002000 	.word	0x40002000

08007828 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d123      	bne.n	80078aa <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800786a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	6851      	ldr	r1, [r2, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	6892      	ldr	r2, [r2, #8]
 8007876:	4311      	orrs	r1, r2
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	68d2      	ldr	r2, [r2, #12]
 800787c:	4311      	orrs	r1, r2
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	6912      	ldr	r2, [r2, #16]
 8007882:	4311      	orrs	r1, r2
 8007884:	683a      	ldr	r2, [r7, #0]
 8007886:	6952      	ldr	r2, [r2, #20]
 8007888:	4311      	orrs	r1, r2
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	6992      	ldr	r2, [r2, #24]
 800788e:	4311      	orrs	r1, r2
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	69d2      	ldr	r2, [r2, #28]
 8007894:	4311      	orrs	r1, r2
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	6a12      	ldr	r2, [r2, #32]
 800789a:	4311      	orrs	r1, r2
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80078a0:	430a      	orrs	r2, r1
 80078a2:	431a      	orrs	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	601a      	str	r2, [r3, #0]
 80078a8:	e028      	b.n	80078fc <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	69d9      	ldr	r1, [r3, #28]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	4319      	orrs	r1, r3
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c0:	430b      	orrs	r3, r1
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80078d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	6851      	ldr	r1, [r2, #4]
 80078d8:	683a      	ldr	r2, [r7, #0]
 80078da:	6892      	ldr	r2, [r2, #8]
 80078dc:	4311      	orrs	r1, r2
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	68d2      	ldr	r2, [r2, #12]
 80078e2:	4311      	orrs	r1, r2
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	6912      	ldr	r2, [r2, #16]
 80078e8:	4311      	orrs	r1, r2
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	6952      	ldr	r2, [r2, #20]
 80078ee:	4311      	orrs	r1, r2
 80078f0:	683a      	ldr	r2, [r7, #0]
 80078f2:	6992      	ldr	r2, [r2, #24]
 80078f4:	430a      	orrs	r2, r1
 80078f6:	431a      	orrs	r2, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800790a:	b480      	push	{r7}
 800790c:	b085      	sub	sp, #20
 800790e:	af00      	add	r7, sp, #0
 8007910:	60f8      	str	r0, [r7, #12]
 8007912:	60b9      	str	r1, [r7, #8]
 8007914:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d128      	bne.n	800796e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	1e59      	subs	r1, r3, #1
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	3b01      	subs	r3, #1
 8007930:	011b      	lsls	r3, r3, #4
 8007932:	4319      	orrs	r1, r3
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	3b01      	subs	r3, #1
 800793a:	021b      	lsls	r3, r3, #8
 800793c:	4319      	orrs	r1, r3
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	3b01      	subs	r3, #1
 8007944:	031b      	lsls	r3, r3, #12
 8007946:	4319      	orrs	r1, r3
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	3b01      	subs	r3, #1
 800794e:	041b      	lsls	r3, r3, #16
 8007950:	4319      	orrs	r1, r3
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	695b      	ldr	r3, [r3, #20]
 8007956:	3b01      	subs	r3, #1
 8007958:	051b      	lsls	r3, r3, #20
 800795a:	4319      	orrs	r1, r3
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	3b01      	subs	r3, #1
 8007962:	061b      	lsls	r3, r3, #24
 8007964:	430b      	orrs	r3, r1
 8007966:	431a      	orrs	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	609a      	str	r2, [r3, #8]
 800796c:	e02f      	b.n	80079ce <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007976:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800797a:	68ba      	ldr	r2, [r7, #8]
 800797c:	68d2      	ldr	r2, [r2, #12]
 800797e:	3a01      	subs	r2, #1
 8007980:	0311      	lsls	r1, r2, #12
 8007982:	68ba      	ldr	r2, [r7, #8]
 8007984:	6952      	ldr	r2, [r2, #20]
 8007986:	3a01      	subs	r2, #1
 8007988:	0512      	lsls	r2, r2, #20
 800798a:	430a      	orrs	r2, r1
 800798c:	431a      	orrs	r2, r3
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	1e59      	subs	r1, r3, #1
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	3b01      	subs	r3, #1
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	4319      	orrs	r1, r3
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	3b01      	subs	r3, #1
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	4319      	orrs	r1, r3
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	3b01      	subs	r3, #1
 80079ba:	041b      	lsls	r3, r3, #16
 80079bc:	4319      	orrs	r1, r3
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	061b      	lsls	r3, r3, #24
 80079c6:	430b      	orrs	r3, r1
 80079c8:	431a      	orrs	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80079e8:	2300      	movs	r3, #0
 80079ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	0d9b      	lsrs	r3, r3, #22
 80079f2:	059b      	lsls	r3, r3, #22
 80079f4:	68ba      	ldr	r2, [r7, #8]
 80079f6:	6811      	ldr	r1, [r2, #0]
 80079f8:	68ba      	ldr	r2, [r7, #8]
 80079fa:	6852      	ldr	r2, [r2, #4]
 80079fc:	4311      	orrs	r1, r2
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	6892      	ldr	r2, [r2, #8]
 8007a02:	3a01      	subs	r2, #1
 8007a04:	0152      	lsls	r2, r2, #5
 8007a06:	4311      	orrs	r1, r2
 8007a08:	68ba      	ldr	r2, [r7, #8]
 8007a0a:	68d2      	ldr	r2, [r2, #12]
 8007a0c:	0252      	lsls	r2, r2, #9
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	431a      	orrs	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8007a16:	f7fb faf5 	bl	8003004 <HAL_GetTick>
 8007a1a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007a1c:	e010      	b.n	8007a40 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a24:	d00c      	beq.n	8007a40 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d007      	beq.n	8007a3c <FMC_SDRAM_SendCommand+0x60>
 8007a2c:	f7fb faea 	bl	8003004 <HAL_GetTick>
 8007a30:	4602      	mov	r2, r0
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d201      	bcs.n	8007a40 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e006      	b.n	8007a4e <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b20      	cmp	r3, #32
 8007a4a:	d0e8      	beq.n	8007a1e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3718      	adds	r7, #24
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b083      	sub	sp, #12
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	695b      	ldr	r3, [r3, #20]
 8007a64:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007a68:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8007a6c:	683a      	ldr	r2, [r7, #0]
 8007a6e:	0052      	lsls	r2, r2, #1
 8007a70:	431a      	orrs	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a84:	b084      	sub	sp, #16
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b084      	sub	sp, #16
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	f107 001c 	add.w	r0, r7, #28
 8007a92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a96:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d123      	bne.n	8007ae6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007ab2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ac6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d105      	bne.n	8007ada <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f001 fae8 	bl	80090b0 <USB_CoreReset>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	73fb      	strb	r3, [r7, #15]
 8007ae4:	e01b      	b.n	8007b1e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f001 fadc 	bl	80090b0 <USB_CoreReset>
 8007af8:	4603      	mov	r3, r0
 8007afa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007afc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d106      	bne.n	8007b12 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007b10:	e005      	b.n	8007b1e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007b1e:	7fbb      	ldrb	r3, [r7, #30]
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d10b      	bne.n	8007b3c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f043 0206 	orr.w	r2, r3, #6
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f043 0220 	orr.w	r2, r3, #32
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b48:	b004      	add	sp, #16
 8007b4a:	4770      	bx	lr

08007b4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	4613      	mov	r3, r2
 8007b58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b5a:	79fb      	ldrb	r3, [r7, #7]
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d165      	bne.n	8007c2c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	4a41      	ldr	r2, [pc, #260]	@ (8007c68 <USB_SetTurnaroundTime+0x11c>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d906      	bls.n	8007b76 <USB_SetTurnaroundTime+0x2a>
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	4a40      	ldr	r2, [pc, #256]	@ (8007c6c <USB_SetTurnaroundTime+0x120>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d202      	bcs.n	8007b76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b70:	230f      	movs	r3, #15
 8007b72:	617b      	str	r3, [r7, #20]
 8007b74:	e062      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	4a3c      	ldr	r2, [pc, #240]	@ (8007c6c <USB_SetTurnaroundTime+0x120>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d306      	bcc.n	8007b8c <USB_SetTurnaroundTime+0x40>
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	4a3b      	ldr	r2, [pc, #236]	@ (8007c70 <USB_SetTurnaroundTime+0x124>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d202      	bcs.n	8007b8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b86:	230e      	movs	r3, #14
 8007b88:	617b      	str	r3, [r7, #20]
 8007b8a:	e057      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	4a38      	ldr	r2, [pc, #224]	@ (8007c70 <USB_SetTurnaroundTime+0x124>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d306      	bcc.n	8007ba2 <USB_SetTurnaroundTime+0x56>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	4a37      	ldr	r2, [pc, #220]	@ (8007c74 <USB_SetTurnaroundTime+0x128>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d202      	bcs.n	8007ba2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007b9c:	230d      	movs	r3, #13
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	e04c      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	4a33      	ldr	r2, [pc, #204]	@ (8007c74 <USB_SetTurnaroundTime+0x128>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d306      	bcc.n	8007bb8 <USB_SetTurnaroundTime+0x6c>
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	4a32      	ldr	r2, [pc, #200]	@ (8007c78 <USB_SetTurnaroundTime+0x12c>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d802      	bhi.n	8007bb8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bb2:	230c      	movs	r3, #12
 8007bb4:	617b      	str	r3, [r7, #20]
 8007bb6:	e041      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	4a2f      	ldr	r2, [pc, #188]	@ (8007c78 <USB_SetTurnaroundTime+0x12c>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d906      	bls.n	8007bce <USB_SetTurnaroundTime+0x82>
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	4a2e      	ldr	r2, [pc, #184]	@ (8007c7c <USB_SetTurnaroundTime+0x130>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d802      	bhi.n	8007bce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007bc8:	230b      	movs	r3, #11
 8007bca:	617b      	str	r3, [r7, #20]
 8007bcc:	e036      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	4a2a      	ldr	r2, [pc, #168]	@ (8007c7c <USB_SetTurnaroundTime+0x130>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d906      	bls.n	8007be4 <USB_SetTurnaroundTime+0x98>
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	4a29      	ldr	r2, [pc, #164]	@ (8007c80 <USB_SetTurnaroundTime+0x134>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d802      	bhi.n	8007be4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007bde:	230a      	movs	r3, #10
 8007be0:	617b      	str	r3, [r7, #20]
 8007be2:	e02b      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	4a26      	ldr	r2, [pc, #152]	@ (8007c80 <USB_SetTurnaroundTime+0x134>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d906      	bls.n	8007bfa <USB_SetTurnaroundTime+0xae>
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	4a25      	ldr	r2, [pc, #148]	@ (8007c84 <USB_SetTurnaroundTime+0x138>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d202      	bcs.n	8007bfa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007bf4:	2309      	movs	r3, #9
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	e020      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	4a21      	ldr	r2, [pc, #132]	@ (8007c84 <USB_SetTurnaroundTime+0x138>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d306      	bcc.n	8007c10 <USB_SetTurnaroundTime+0xc4>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	4a20      	ldr	r2, [pc, #128]	@ (8007c88 <USB_SetTurnaroundTime+0x13c>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d802      	bhi.n	8007c10 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c0a:	2308      	movs	r3, #8
 8007c0c:	617b      	str	r3, [r7, #20]
 8007c0e:	e015      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	4a1d      	ldr	r2, [pc, #116]	@ (8007c88 <USB_SetTurnaroundTime+0x13c>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d906      	bls.n	8007c26 <USB_SetTurnaroundTime+0xda>
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8007c8c <USB_SetTurnaroundTime+0x140>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d202      	bcs.n	8007c26 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c20:	2307      	movs	r3, #7
 8007c22:	617b      	str	r3, [r7, #20]
 8007c24:	e00a      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c26:	2306      	movs	r3, #6
 8007c28:	617b      	str	r3, [r7, #20]
 8007c2a:	e007      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c2c:	79fb      	ldrb	r3, [r7, #7]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d102      	bne.n	8007c38 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c32:	2309      	movs	r3, #9
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	e001      	b.n	8007c3c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c38:	2309      	movs	r3, #9
 8007c3a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	68da      	ldr	r2, [r3, #12]
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	029b      	lsls	r3, r3, #10
 8007c50:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007c54:	431a      	orrs	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	00d8acbf 	.word	0x00d8acbf
 8007c6c:	00e4e1c0 	.word	0x00e4e1c0
 8007c70:	00f42400 	.word	0x00f42400
 8007c74:	01067380 	.word	0x01067380
 8007c78:	011a499f 	.word	0x011a499f
 8007c7c:	01312cff 	.word	0x01312cff
 8007c80:	014ca43f 	.word	0x014ca43f
 8007c84:	016e3600 	.word	0x016e3600
 8007c88:	01a6ab1f 	.word	0x01a6ab1f
 8007c8c:	01e84800 	.word	0x01e84800

08007c90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	f043 0201 	orr.w	r2, r3, #1
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb2:	b480      	push	{r7}
 8007cb4:	b083      	sub	sp, #12
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f023 0201 	bic.w	r2, r3, #1
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007cf0:	78fb      	ldrb	r3, [r7, #3]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d115      	bne.n	8007d22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d02:	200a      	movs	r0, #10
 8007d04:	f7fb f98a 	bl	800301c <HAL_Delay>
      ms += 10U;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	330a      	adds	r3, #10
 8007d0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f001 f93f 	bl	8008f92 <USB_GetMode>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d01e      	beq.n	8007d58 <USB_SetCurrentMode+0x84>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d1e:	d9f0      	bls.n	8007d02 <USB_SetCurrentMode+0x2e>
 8007d20:	e01a      	b.n	8007d58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d22:	78fb      	ldrb	r3, [r7, #3]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d115      	bne.n	8007d54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d34:	200a      	movs	r0, #10
 8007d36:	f7fb f971 	bl	800301c <HAL_Delay>
      ms += 10U;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	330a      	adds	r3, #10
 8007d3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f001 f926 	bl	8008f92 <USB_GetMode>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d005      	beq.n	8007d58 <USB_SetCurrentMode+0x84>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d50:	d9f0      	bls.n	8007d34 <USB_SetCurrentMode+0x60>
 8007d52:	e001      	b.n	8007d58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e005      	b.n	8007d64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2bc8      	cmp	r3, #200	@ 0xc8
 8007d5c:	d101      	bne.n	8007d62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e000      	b.n	8007d64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3710      	adds	r7, #16
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b086      	sub	sp, #24
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007d7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	e009      	b.n	8007da0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	3340      	adds	r3, #64	@ 0x40
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	4413      	add	r3, r2
 8007d96:	2200      	movs	r2, #0
 8007d98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	613b      	str	r3, [r7, #16]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	2b0e      	cmp	r3, #14
 8007da4:	d9f2      	bls.n	8007d8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007da6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d11c      	bne.n	8007de8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dbc:	f043 0302 	orr.w	r3, r3, #2
 8007dc0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dde:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	639a      	str	r2, [r3, #56]	@ 0x38
 8007de6:	e00b      	b.n	8007e00 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e06:	461a      	mov	r2, r3
 8007e08:	2300      	movs	r3, #0
 8007e0a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d10d      	bne.n	8007e30 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d104      	bne.n	8007e26 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f968 	bl	80080f4 <USB_SetDevSpeed>
 8007e24:	e008      	b.n	8007e38 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e26:	2101      	movs	r1, #1
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 f963 	bl	80080f4 <USB_SetDevSpeed>
 8007e2e:	e003      	b.n	8007e38 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e30:	2103      	movs	r1, #3
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 f95e 	bl	80080f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e38:	2110      	movs	r1, #16
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f8fa 	bl	8008034 <USB_FlushTxFifo>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f924 	bl	8008098 <USB_FlushRxFifo>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e60:	461a      	mov	r2, r3
 8007e62:	2300      	movs	r3, #0
 8007e64:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	2300      	movs	r3, #0
 8007e70:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e78:	461a      	mov	r2, r3
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e7e:	2300      	movs	r3, #0
 8007e80:	613b      	str	r3, [r7, #16]
 8007e82:	e043      	b.n	8007f0c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	015a      	lsls	r2, r3, #5
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e9a:	d118      	bne.n	8007ece <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10a      	bne.n	8007eb8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007eb4:	6013      	str	r3, [r2, #0]
 8007eb6:	e013      	b.n	8007ee0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007eca:	6013      	str	r3, [r2, #0]
 8007ecc:	e008      	b.n	8007ee0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	015a      	lsls	r2, r3, #5
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eda:	461a      	mov	r2, r3
 8007edc:	2300      	movs	r3, #0
 8007ede:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eec:	461a      	mov	r2, r3
 8007eee:	2300      	movs	r3, #0
 8007ef0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	015a      	lsls	r2, r3, #5
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	4413      	add	r3, r2
 8007efa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007efe:	461a      	mov	r2, r3
 8007f00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	613b      	str	r3, [r7, #16]
 8007f0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f10:	461a      	mov	r2, r3
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d3b5      	bcc.n	8007e84 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f18:	2300      	movs	r3, #0
 8007f1a:	613b      	str	r3, [r7, #16]
 8007f1c:	e043      	b.n	8007fa6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	015a      	lsls	r2, r3, #5
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	4413      	add	r3, r2
 8007f26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f34:	d118      	bne.n	8007f68 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10a      	bne.n	8007f52 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f48:	461a      	mov	r2, r3
 8007f4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f4e:	6013      	str	r3, [r2, #0]
 8007f50:	e013      	b.n	8007f7a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f64:	6013      	str	r3, [r2, #0]
 8007f66:	e008      	b.n	8007f7a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f74:	461a      	mov	r2, r3
 8007f76:	2300      	movs	r3, #0
 8007f78:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	015a      	lsls	r2, r3, #5
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f86:	461a      	mov	r2, r3
 8007f88:	2300      	movs	r3, #0
 8007f8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f98:	461a      	mov	r2, r3
 8007f9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	613b      	str	r3, [r7, #16]
 8007fa6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007faa:	461a      	mov	r2, r3
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d3b5      	bcc.n	8007f1e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fc4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007fd2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007fd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d105      	bne.n	8007fe8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	699b      	ldr	r3, [r3, #24]
 8007fe0:	f043 0210 	orr.w	r2, r3, #16
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	4b10      	ldr	r3, [pc, #64]	@ (8008030 <USB_DevInit+0x2c4>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ff4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d005      	beq.n	8008008 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	f043 0208 	orr.w	r2, r3, #8
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008008:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800800c:	2b01      	cmp	r3, #1
 800800e:	d107      	bne.n	8008020 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	699b      	ldr	r3, [r3, #24]
 8008014:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008018:	f043 0304 	orr.w	r3, r3, #4
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008020:	7dfb      	ldrb	r3, [r7, #23]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800802c:	b004      	add	sp, #16
 800802e:	4770      	bx	lr
 8008030:	803c3800 	.word	0x803c3800

08008034 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800803e:	2300      	movs	r3, #0
 8008040:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3301      	adds	r3, #1
 8008046:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800804e:	d901      	bls.n	8008054 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e01b      	b.n	800808c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	daf2      	bge.n	8008042 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800805c:	2300      	movs	r3, #0
 800805e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	019b      	lsls	r3, r3, #6
 8008064:	f043 0220 	orr.w	r2, r3, #32
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	3301      	adds	r3, #1
 8008070:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008078:	d901      	bls.n	800807e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800807a:	2303      	movs	r3, #3
 800807c:	e006      	b.n	800808c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	f003 0320 	and.w	r3, r3, #32
 8008086:	2b20      	cmp	r3, #32
 8008088:	d0f0      	beq.n	800806c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800808a:	2300      	movs	r3, #0
}
 800808c:	4618      	mov	r0, r3
 800808e:	3714      	adds	r7, #20
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	3301      	adds	r3, #1
 80080a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080b0:	d901      	bls.n	80080b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080b2:	2303      	movs	r3, #3
 80080b4:	e018      	b.n	80080e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	daf2      	bge.n	80080a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2210      	movs	r2, #16
 80080c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	3301      	adds	r3, #1
 80080cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080d4:	d901      	bls.n	80080da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e006      	b.n	80080e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	691b      	ldr	r3, [r3, #16]
 80080de:	f003 0310 	and.w	r3, r3, #16
 80080e2:	2b10      	cmp	r3, #16
 80080e4:	d0f0      	beq.n	80080c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3714      	adds	r7, #20
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	460b      	mov	r3, r1
 80080fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	78fb      	ldrb	r3, [r7, #3]
 800810e:	68f9      	ldr	r1, [r7, #12]
 8008110:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008114:	4313      	orrs	r3, r2
 8008116:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3714      	adds	r7, #20
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008126:	b480      	push	{r7}
 8008128:	b087      	sub	sp, #28
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f003 0306 	and.w	r3, r3, #6
 800813e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d102      	bne.n	800814c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008146:	2300      	movs	r3, #0
 8008148:	75fb      	strb	r3, [r7, #23]
 800814a:	e00a      	b.n	8008162 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2b02      	cmp	r3, #2
 8008150:	d002      	beq.n	8008158 <USB_GetDevSpeed+0x32>
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b06      	cmp	r3, #6
 8008156:	d102      	bne.n	800815e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008158:	2302      	movs	r3, #2
 800815a:	75fb      	strb	r3, [r7, #23]
 800815c:	e001      	b.n	8008162 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800815e:	230f      	movs	r3, #15
 8008160:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008162:	7dfb      	ldrb	r3, [r7, #23]
}
 8008164:	4618      	mov	r0, r3
 8008166:	371c      	adds	r7, #28
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	785b      	ldrb	r3, [r3, #1]
 8008188:	2b01      	cmp	r3, #1
 800818a:	d13a      	bne.n	8008202 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008192:	69da      	ldr	r2, [r3, #28]
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	f003 030f 	and.w	r3, r3, #15
 800819c:	2101      	movs	r1, #1
 800819e:	fa01 f303 	lsl.w	r3, r1, r3
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	68f9      	ldr	r1, [r7, #12]
 80081a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081aa:	4313      	orrs	r3, r2
 80081ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	015a      	lsls	r2, r3, #5
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	4413      	add	r3, r2
 80081b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d155      	bne.n	8008270 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	015a      	lsls	r2, r3, #5
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	4413      	add	r3, r2
 80081cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	791b      	ldrb	r3, [r3, #4]
 80081de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	059b      	lsls	r3, r3, #22
 80081e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081e8:	4313      	orrs	r3, r2
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	0151      	lsls	r1, r2, #5
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	440a      	add	r2, r1
 80081f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081fe:	6013      	str	r3, [r2, #0]
 8008200:	e036      	b.n	8008270 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008208:	69da      	ldr	r2, [r3, #28]
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	f003 030f 	and.w	r3, r3, #15
 8008212:	2101      	movs	r1, #1
 8008214:	fa01 f303 	lsl.w	r3, r1, r3
 8008218:	041b      	lsls	r3, r3, #16
 800821a:	68f9      	ldr	r1, [r7, #12]
 800821c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008220:	4313      	orrs	r3, r2
 8008222:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d11a      	bne.n	8008270 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	4413      	add	r3, r2
 8008242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	791b      	ldrb	r3, [r3, #4]
 8008254:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008256:	430b      	orrs	r3, r1
 8008258:	4313      	orrs	r3, r2
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	0151      	lsls	r1, r2, #5
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	440a      	add	r2, r1
 8008262:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800826a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800826e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
	...

08008280 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	785b      	ldrb	r3, [r3, #1]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d161      	bne.n	8008360 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b2:	d11f      	bne.n	80082f4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	0151      	lsls	r1, r2, #5
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	440a      	add	r2, r1
 80082ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80082d2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	0151      	lsls	r1, r2, #5
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	440a      	add	r2, r1
 80082ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	f003 030f 	and.w	r3, r3, #15
 8008304:	2101      	movs	r1, #1
 8008306:	fa01 f303 	lsl.w	r3, r1, r3
 800830a:	b29b      	uxth	r3, r3
 800830c:	43db      	mvns	r3, r3
 800830e:	68f9      	ldr	r1, [r7, #12]
 8008310:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008314:	4013      	ands	r3, r2
 8008316:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	781b      	ldrb	r3, [r3, #0]
 8008324:	f003 030f 	and.w	r3, r3, #15
 8008328:	2101      	movs	r1, #1
 800832a:	fa01 f303 	lsl.w	r3, r1, r3
 800832e:	b29b      	uxth	r3, r3
 8008330:	43db      	mvns	r3, r3
 8008332:	68f9      	ldr	r1, [r7, #12]
 8008334:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008338:	4013      	ands	r3, r2
 800833a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	015a      	lsls	r2, r3, #5
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	4413      	add	r3, r2
 8008344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	0159      	lsls	r1, r3, #5
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	440b      	add	r3, r1
 8008352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008356:	4619      	mov	r1, r3
 8008358:	4b35      	ldr	r3, [pc, #212]	@ (8008430 <USB_DeactivateEndpoint+0x1b0>)
 800835a:	4013      	ands	r3, r2
 800835c:	600b      	str	r3, [r1, #0]
 800835e:	e060      	b.n	8008422 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	015a      	lsls	r2, r3, #5
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4413      	add	r3, r2
 8008368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008372:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008376:	d11f      	bne.n	80083b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	015a      	lsls	r2, r3, #5
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	0151      	lsls	r1, r2, #5
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	440a      	add	r2, r1
 800838e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008392:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008396:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68ba      	ldr	r2, [r7, #8]
 80083a8:	0151      	lsls	r1, r2, #5
 80083aa:	68fa      	ldr	r2, [r7, #12]
 80083ac:	440a      	add	r2, r1
 80083ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	f003 030f 	and.w	r3, r3, #15
 80083c8:	2101      	movs	r1, #1
 80083ca:	fa01 f303 	lsl.w	r3, r1, r3
 80083ce:	041b      	lsls	r3, r3, #16
 80083d0:	43db      	mvns	r3, r3
 80083d2:	68f9      	ldr	r1, [r7, #12]
 80083d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083d8:	4013      	ands	r3, r2
 80083da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e2:	69da      	ldr	r2, [r3, #28]
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	f003 030f 	and.w	r3, r3, #15
 80083ec:	2101      	movs	r1, #1
 80083ee:	fa01 f303 	lsl.w	r3, r1, r3
 80083f2:	041b      	lsls	r3, r3, #16
 80083f4:	43db      	mvns	r3, r3
 80083f6:	68f9      	ldr	r1, [r7, #12]
 80083f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083fc:	4013      	ands	r3, r2
 80083fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	0159      	lsls	r1, r3, #5
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	440b      	add	r3, r1
 8008416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800841a:	4619      	mov	r1, r3
 800841c:	4b05      	ldr	r3, [pc, #20]	@ (8008434 <USB_DeactivateEndpoint+0x1b4>)
 800841e:	4013      	ands	r3, r2
 8008420:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	ec337800 	.word	0xec337800
 8008434:	eff37800 	.word	0xeff37800

08008438 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b08a      	sub	sp, #40	@ 0x28
 800843c:	af02      	add	r7, sp, #8
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	4613      	mov	r3, r2
 8008444:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	785b      	ldrb	r3, [r3, #1]
 8008454:	2b01      	cmp	r3, #1
 8008456:	f040 817f 	bne.w	8008758 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d132      	bne.n	80084c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	4413      	add	r3, r2
 800846a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	69ba      	ldr	r2, [r7, #24]
 8008472:	0151      	lsls	r1, r2, #5
 8008474:	69fa      	ldr	r2, [r7, #28]
 8008476:	440a      	add	r2, r1
 8008478:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800847c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008480:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008484:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	69ba      	ldr	r2, [r7, #24]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	69fa      	ldr	r2, [r7, #28]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	69ba      	ldr	r2, [r7, #24]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	69fa      	ldr	r2, [r7, #28]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084c0:	0cdb      	lsrs	r3, r3, #19
 80084c2:	04db      	lsls	r3, r3, #19
 80084c4:	6113      	str	r3, [r2, #16]
 80084c6:	e097      	b.n	80085f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	69ba      	ldr	r2, [r7, #24]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084e2:	0cdb      	lsrs	r3, r3, #19
 80084e4:	04db      	lsls	r3, r3, #19
 80084e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	69ba      	ldr	r2, [r7, #24]
 80084f8:	0151      	lsls	r1, r2, #5
 80084fa:	69fa      	ldr	r2, [r7, #28]
 80084fc:	440a      	add	r2, r1
 80084fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008502:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008506:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800850a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d11a      	bne.n	8008548 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	691a      	ldr	r2, [r3, #16]
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	429a      	cmp	r2, r3
 800851c:	d903      	bls.n	8008526 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	689a      	ldr	r2, [r3, #8]
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	015a      	lsls	r2, r3, #5
 800852a:	69fb      	ldr	r3, [r7, #28]
 800852c:	4413      	add	r3, r2
 800852e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	69ba      	ldr	r2, [r7, #24]
 8008536:	0151      	lsls	r1, r2, #5
 8008538:	69fa      	ldr	r2, [r7, #28]
 800853a:	440a      	add	r2, r1
 800853c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008540:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008544:	6113      	str	r3, [r2, #16]
 8008546:	e044      	b.n	80085d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	691a      	ldr	r2, [r3, #16]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	4413      	add	r3, r2
 8008552:	1e5a      	subs	r2, r3, #1
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	fbb2 f3f3 	udiv	r3, r2, r3
 800855c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800855e:	69bb      	ldr	r3, [r7, #24]
 8008560:	015a      	lsls	r2, r3, #5
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	4413      	add	r3, r2
 8008566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856a:	691a      	ldr	r2, [r3, #16]
 800856c:	8afb      	ldrh	r3, [r7, #22]
 800856e:	04d9      	lsls	r1, r3, #19
 8008570:	4ba4      	ldr	r3, [pc, #656]	@ (8008804 <USB_EPStartXfer+0x3cc>)
 8008572:	400b      	ands	r3, r1
 8008574:	69b9      	ldr	r1, [r7, #24]
 8008576:	0148      	lsls	r0, r1, #5
 8008578:	69f9      	ldr	r1, [r7, #28]
 800857a:	4401      	add	r1, r0
 800857c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008580:	4313      	orrs	r3, r2
 8008582:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	791b      	ldrb	r3, [r3, #4]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d122      	bne.n	80085d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	69ba      	ldr	r2, [r7, #24]
 800859c:	0151      	lsls	r1, r2, #5
 800859e:	69fa      	ldr	r2, [r7, #28]
 80085a0:	440a      	add	r2, r1
 80085a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80085aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	015a      	lsls	r2, r3, #5
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	4413      	add	r3, r2
 80085b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085b8:	691a      	ldr	r2, [r3, #16]
 80085ba:	8afb      	ldrh	r3, [r7, #22]
 80085bc:	075b      	lsls	r3, r3, #29
 80085be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80085c2:	69b9      	ldr	r1, [r7, #24]
 80085c4:	0148      	lsls	r0, r1, #5
 80085c6:	69f9      	ldr	r1, [r7, #28]
 80085c8:	4401      	add	r1, r0
 80085ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085ce:	4313      	orrs	r3, r2
 80085d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085de:	691a      	ldr	r2, [r3, #16]
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085e8:	69b9      	ldr	r1, [r7, #24]
 80085ea:	0148      	lsls	r0, r1, #5
 80085ec:	69f9      	ldr	r1, [r7, #28]
 80085ee:	4401      	add	r1, r0
 80085f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085f4:	4313      	orrs	r3, r2
 80085f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80085f8:	79fb      	ldrb	r3, [r7, #7]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d14b      	bne.n	8008696 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d009      	beq.n	800861a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	4413      	add	r3, r2
 800860e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008612:	461a      	mov	r2, r3
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	69db      	ldr	r3, [r3, #28]
 8008618:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	791b      	ldrb	r3, [r3, #4]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d128      	bne.n	8008674 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862e:	2b00      	cmp	r3, #0
 8008630:	d110      	bne.n	8008654 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	4413      	add	r3, r2
 800863a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	69ba      	ldr	r2, [r7, #24]
 8008642:	0151      	lsls	r1, r2, #5
 8008644:	69fa      	ldr	r2, [r7, #28]
 8008646:	440a      	add	r2, r1
 8008648:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800864c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008650:	6013      	str	r3, [r2, #0]
 8008652:	e00f      	b.n	8008674 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	015a      	lsls	r2, r3, #5
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	4413      	add	r3, r2
 800865c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	69ba      	ldr	r2, [r7, #24]
 8008664:	0151      	lsls	r1, r2, #5
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	440a      	add	r2, r1
 800866a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800866e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008672:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	015a      	lsls	r2, r3, #5
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	4413      	add	r3, r2
 800867c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	0151      	lsls	r1, r2, #5
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	440a      	add	r2, r1
 800868a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800868e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008692:	6013      	str	r3, [r2, #0]
 8008694:	e166      	b.n	8008964 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	4413      	add	r3, r2
 800869e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	69ba      	ldr	r2, [r7, #24]
 80086a6:	0151      	lsls	r1, r2, #5
 80086a8:	69fa      	ldr	r2, [r7, #28]
 80086aa:	440a      	add	r2, r1
 80086ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	791b      	ldrb	r3, [r3, #4]
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d015      	beq.n	80086ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	f000 814e 	beq.w	8008964 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	2101      	movs	r1, #1
 80086da:	fa01 f303 	lsl.w	r3, r1, r3
 80086de:	69f9      	ldr	r1, [r7, #28]
 80086e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086e4:	4313      	orrs	r3, r2
 80086e6:	634b      	str	r3, [r1, #52]	@ 0x34
 80086e8:	e13c      	b.n	8008964 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d110      	bne.n	800871c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	69fb      	ldr	r3, [r7, #28]
 8008700:	4413      	add	r3, r2
 8008702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	69ba      	ldr	r2, [r7, #24]
 800870a:	0151      	lsls	r1, r2, #5
 800870c:	69fa      	ldr	r2, [r7, #28]
 800870e:	440a      	add	r2, r1
 8008710:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008714:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	e00f      	b.n	800873c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	015a      	lsls	r2, r3, #5
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	4413      	add	r3, r2
 8008724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	69ba      	ldr	r2, [r7, #24]
 800872c:	0151      	lsls	r1, r2, #5
 800872e:	69fa      	ldr	r2, [r7, #28]
 8008730:	440a      	add	r2, r1
 8008732:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800873a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	68d9      	ldr	r1, [r3, #12]
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	781a      	ldrb	r2, [r3, #0]
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	b298      	uxth	r0, r3
 800874a:	79fb      	ldrb	r3, [r7, #7]
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	4603      	mov	r3, r0
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 f9b9 	bl	8008ac8 <USB_WritePacket>
 8008756:	e105      	b.n	8008964 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	015a      	lsls	r2, r3, #5
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	4413      	add	r3, r2
 8008760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008764:	691b      	ldr	r3, [r3, #16]
 8008766:	69ba      	ldr	r2, [r7, #24]
 8008768:	0151      	lsls	r1, r2, #5
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	440a      	add	r2, r1
 800876e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008772:	0cdb      	lsrs	r3, r3, #19
 8008774:	04db      	lsls	r3, r3, #19
 8008776:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	0151      	lsls	r1, r2, #5
 800878a:	69fa      	ldr	r2, [r7, #28]
 800878c:	440a      	add	r2, r1
 800878e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008792:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008796:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800879a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d132      	bne.n	8008808 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	691b      	ldr	r3, [r3, #16]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	689a      	ldr	r2, [r3, #8]
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	689a      	ldr	r2, [r3, #8]
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	015a      	lsls	r2, r3, #5
 80087be:	69fb      	ldr	r3, [r7, #28]
 80087c0:	4413      	add	r3, r2
 80087c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087c6:	691a      	ldr	r2, [r3, #16]
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	6a1b      	ldr	r3, [r3, #32]
 80087cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087d0:	69b9      	ldr	r1, [r7, #24]
 80087d2:	0148      	lsls	r0, r1, #5
 80087d4:	69f9      	ldr	r1, [r7, #28]
 80087d6:	4401      	add	r1, r0
 80087d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80087dc:	4313      	orrs	r3, r2
 80087de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087ec:	691b      	ldr	r3, [r3, #16]
 80087ee:	69ba      	ldr	r2, [r7, #24]
 80087f0:	0151      	lsls	r1, r2, #5
 80087f2:	69fa      	ldr	r2, [r7, #28]
 80087f4:	440a      	add	r2, r1
 80087f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087fe:	6113      	str	r3, [r2, #16]
 8008800:	e062      	b.n	80088c8 <USB_EPStartXfer+0x490>
 8008802:	bf00      	nop
 8008804:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d123      	bne.n	8008858 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	015a      	lsls	r2, r3, #5
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	4413      	add	r3, r2
 8008818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881c:	691a      	ldr	r2, [r3, #16]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008826:	69b9      	ldr	r1, [r7, #24]
 8008828:	0148      	lsls	r0, r1, #5
 800882a:	69f9      	ldr	r1, [r7, #28]
 800882c:	4401      	add	r1, r0
 800882e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008832:	4313      	orrs	r3, r2
 8008834:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	015a      	lsls	r2, r3, #5
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	4413      	add	r3, r2
 800883e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008842:	691b      	ldr	r3, [r3, #16]
 8008844:	69ba      	ldr	r2, [r7, #24]
 8008846:	0151      	lsls	r1, r2, #5
 8008848:	69fa      	ldr	r2, [r7, #28]
 800884a:	440a      	add	r2, r1
 800884c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008850:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008854:	6113      	str	r3, [r2, #16]
 8008856:	e037      	b.n	80088c8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	691a      	ldr	r2, [r3, #16]
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	4413      	add	r3, r2
 8008862:	1e5a      	subs	r2, r3, #1
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	fbb2 f3f3 	udiv	r3, r2, r3
 800886c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	8afa      	ldrh	r2, [r7, #22]
 8008874:	fb03 f202 	mul.w	r2, r3, r2
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	015a      	lsls	r2, r3, #5
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	4413      	add	r3, r2
 8008884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008888:	691a      	ldr	r2, [r3, #16]
 800888a:	8afb      	ldrh	r3, [r7, #22]
 800888c:	04d9      	lsls	r1, r3, #19
 800888e:	4b38      	ldr	r3, [pc, #224]	@ (8008970 <USB_EPStartXfer+0x538>)
 8008890:	400b      	ands	r3, r1
 8008892:	69b9      	ldr	r1, [r7, #24]
 8008894:	0148      	lsls	r0, r1, #5
 8008896:	69f9      	ldr	r1, [r7, #28]
 8008898:	4401      	add	r1, r0
 800889a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800889e:	4313      	orrs	r3, r2
 80088a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	015a      	lsls	r2, r3, #5
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	4413      	add	r3, r2
 80088aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088ae:	691a      	ldr	r2, [r3, #16]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088b8:	69b9      	ldr	r1, [r7, #24]
 80088ba:	0148      	lsls	r0, r1, #5
 80088bc:	69f9      	ldr	r1, [r7, #28]
 80088be:	4401      	add	r1, r0
 80088c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088c4:	4313      	orrs	r3, r2
 80088c6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80088c8:	79fb      	ldrb	r3, [r7, #7]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d10d      	bne.n	80088ea <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d009      	beq.n	80088ea <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	68d9      	ldr	r1, [r3, #12]
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	015a      	lsls	r2, r3, #5
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	4413      	add	r3, r2
 80088e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088e6:	460a      	mov	r2, r1
 80088e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	791b      	ldrb	r3, [r3, #4]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d128      	bne.n	8008944 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d110      	bne.n	8008924 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69ba      	ldr	r2, [r7, #24]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	69fa      	ldr	r2, [r7, #28]
 8008916:	440a      	add	r2, r1
 8008918:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800891c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008920:	6013      	str	r3, [r2, #0]
 8008922:	e00f      	b.n	8008944 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	69fa      	ldr	r2, [r7, #28]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800893e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008942:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	69ba      	ldr	r2, [r7, #24]
 8008954:	0151      	lsls	r1, r2, #5
 8008956:	69fa      	ldr	r2, [r7, #28]
 8008958:	440a      	add	r2, r1
 800895a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800895e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008962:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3720      	adds	r7, #32
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	1ff80000 	.word	0x1ff80000

08008974 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008974:	b480      	push	{r7}
 8008976:	b087      	sub	sp, #28
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800897e:	2300      	movs	r3, #0
 8008980:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	785b      	ldrb	r3, [r3, #1]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d14a      	bne.n	8008a28 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	4413      	add	r3, r2
 800899c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089aa:	f040 8086 	bne.w	8008aba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	7812      	ldrb	r2, [r2, #0]
 80089c2:	0151      	lsls	r1, r2, #5
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	440a      	add	r2, r1
 80089c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	683a      	ldr	r2, [r7, #0]
 80089e4:	7812      	ldrb	r2, [r2, #0]
 80089e6:	0151      	lsls	r1, r2, #5
 80089e8:	693a      	ldr	r2, [r7, #16]
 80089ea:	440a      	add	r2, r1
 80089ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3301      	adds	r3, #1
 80089fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d902      	bls.n	8008a0c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	75fb      	strb	r3, [r7, #23]
          break;
 8008a0a:	e056      	b.n	8008aba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a24:	d0e7      	beq.n	80089f6 <USB_EPStopXfer+0x82>
 8008a26:	e048      	b.n	8008aba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a40:	d13b      	bne.n	8008aba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	015a      	lsls	r2, r3, #5
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	683a      	ldr	r2, [r7, #0]
 8008a54:	7812      	ldrb	r2, [r2, #0]
 8008a56:	0151      	lsls	r1, r2, #5
 8008a58:	693a      	ldr	r2, [r7, #16]
 8008a5a:	440a      	add	r2, r1
 8008a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a64:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	015a      	lsls	r2, r3, #5
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	683a      	ldr	r2, [r7, #0]
 8008a78:	7812      	ldrb	r2, [r2, #0]
 8008a7a:	0151      	lsls	r1, r2, #5
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	440a      	add	r2, r1
 8008a80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d902      	bls.n	8008aa0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a9e:	e00c      	b.n	8008aba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ab8:	d0e7      	beq.n	8008a8a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	371c      	adds	r7, #28
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr

08008ac8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b089      	sub	sp, #36	@ 0x24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	71fb      	strb	r3, [r7, #7]
 8008ada:	4613      	mov	r3, r2
 8008adc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008ae6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d123      	bne.n	8008b36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008aee:	88bb      	ldrh	r3, [r7, #4]
 8008af0:	3303      	adds	r3, #3
 8008af2:	089b      	lsrs	r3, r3, #2
 8008af4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008af6:	2300      	movs	r3, #0
 8008af8:	61bb      	str	r3, [r7, #24]
 8008afa:	e018      	b.n	8008b2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008afc:	79fb      	ldrb	r3, [r7, #7]
 8008afe:	031a      	lsls	r2, r3, #12
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	4413      	add	r3, r2
 8008b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b08:	461a      	mov	r2, r3
 8008b0a:	69fb      	ldr	r3, [r7, #28]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	3301      	adds	r3, #1
 8008b14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	3301      	adds	r3, #1
 8008b26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	61bb      	str	r3, [r7, #24]
 8008b2e:	69ba      	ldr	r2, [r7, #24]
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d3e2      	bcc.n	8008afc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3724      	adds	r7, #36	@ 0x24
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b08b      	sub	sp, #44	@ 0x2c
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b5a:	88fb      	ldrh	r3, [r7, #6]
 8008b5c:	089b      	lsrs	r3, r3, #2
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b62:	88fb      	ldrh	r3, [r7, #6]
 8008b64:	f003 0303 	and.w	r3, r3, #3
 8008b68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	623b      	str	r3, [r7, #32]
 8008b6e:	e014      	b.n	8008b9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7a:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	3301      	adds	r3, #1
 8008b80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b84:	3301      	adds	r3, #1
 8008b86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	3301      	adds	r3, #1
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008b94:	6a3b      	ldr	r3, [r7, #32]
 8008b96:	3301      	adds	r3, #1
 8008b98:	623b      	str	r3, [r7, #32]
 8008b9a:	6a3a      	ldr	r2, [r7, #32]
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d3e6      	bcc.n	8008b70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008ba2:	8bfb      	ldrh	r3, [r7, #30]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d01e      	beq.n	8008be6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	f107 0310 	add.w	r3, r7, #16
 8008bb8:	6812      	ldr	r2, [r2, #0]
 8008bba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	6a3b      	ldr	r3, [r7, #32]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	00db      	lsls	r3, r3, #3
 8008bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc8:	b2da      	uxtb	r2, r3
 8008bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bcc:	701a      	strb	r2, [r3, #0]
      i++;
 8008bce:	6a3b      	ldr	r3, [r7, #32]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	623b      	str	r3, [r7, #32]
      pDest++;
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008bda:	8bfb      	ldrh	r3, [r7, #30]
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008be0:	8bfb      	ldrh	r3, [r7, #30]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d1ea      	bne.n	8008bbc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	372c      	adds	r7, #44	@ 0x2c
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	785b      	ldrb	r3, [r3, #1]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d12c      	bne.n	8008c6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	015a      	lsls	r2, r3, #5
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4413      	add	r3, r2
 8008c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	db12      	blt.n	8008c48 <USB_EPSetStall+0x54>
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00f      	beq.n	8008c48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	015a      	lsls	r2, r3, #5
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	4413      	add	r3, r2
 8008c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	0151      	lsls	r1, r2, #5
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	440a      	add	r2, r1
 8008c3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	0151      	lsls	r1, r2, #5
 8008c5a:	68fa      	ldr	r2, [r7, #12]
 8008c5c:	440a      	add	r2, r1
 8008c5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	e02b      	b.n	8008cc2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	015a      	lsls	r2, r3, #5
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	4413      	add	r3, r2
 8008c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	db12      	blt.n	8008ca2 <USB_EPSetStall+0xae>
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00f      	beq.n	8008ca2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68ba      	ldr	r2, [r7, #8]
 8008c92:	0151      	lsls	r1, r2, #5
 8008c94:	68fa      	ldr	r2, [r7, #12]
 8008c96:	440a      	add	r2, r1
 8008c98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008ca0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	0151      	lsls	r1, r2, #5
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	440a      	add	r2, r1
 8008cb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008cc0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	785b      	ldrb	r3, [r3, #1]
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d128      	bne.n	8008d3e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	015a      	lsls	r2, r3, #5
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	0151      	lsls	r1, r2, #5
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	440a      	add	r2, r1
 8008d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d0a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	791b      	ldrb	r3, [r3, #4]
 8008d10:	2b03      	cmp	r3, #3
 8008d12:	d003      	beq.n	8008d1c <USB_EPClearStall+0x4c>
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	791b      	ldrb	r3, [r3, #4]
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d138      	bne.n	8008d8e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	015a      	lsls	r2, r3, #5
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	4413      	add	r3, r2
 8008d24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	0151      	lsls	r1, r2, #5
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	440a      	add	r2, r1
 8008d32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	e027      	b.n	8008d8e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	0151      	lsls	r1, r2, #5
 8008d50:	68fa      	ldr	r2, [r7, #12]
 8008d52:	440a      	add	r2, r1
 8008d54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	791b      	ldrb	r3, [r3, #4]
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d003      	beq.n	8008d6e <USB_EPClearStall+0x9e>
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	791b      	ldrb	r3, [r3, #4]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d10f      	bne.n	8008d8e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	015a      	lsls	r2, r3, #5
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	4413      	add	r3, r2
 8008d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	68ba      	ldr	r2, [r7, #8]
 8008d7e:	0151      	lsls	r1, r2, #5
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	440a      	add	r2, r1
 8008d84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d8c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008dba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008dbe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	78fb      	ldrb	r3, [r7, #3]
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008dd0:	68f9      	ldr	r1, [r7, #12]
 8008dd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3714      	adds	r7, #20
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e02:	f023 0303 	bic.w	r3, r3, #3
 8008e06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e16:	f023 0302 	bic.w	r3, r3, #2
 8008e1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b085      	sub	sp, #20
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e44:	f023 0303 	bic.w	r3, r3, #3
 8008e48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e58:	f043 0302 	orr.w	r3, r3, #2
 8008e5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	695b      	ldr	r3, [r3, #20]
 8008e78:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	68fa      	ldr	r2, [r7, #12]
 8008e80:	4013      	ands	r3, r2
 8008e82:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e84:	68fb      	ldr	r3, [r7, #12]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3714      	adds	r7, #20
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e92:	b480      	push	{r7}
 8008e94:	b085      	sub	sp, #20
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	0c1b      	lsrs	r3, r3, #16
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr

08008ec6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ec6:	b480      	push	{r7}
 8008ec8:	b085      	sub	sp, #20
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ee2:	69db      	ldr	r3, [r3, #28]
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	b29b      	uxth	r3, r3
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008efa:	b480      	push	{r7}
 8008efc:	b085      	sub	sp, #20
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	460b      	mov	r3, r1
 8008f04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f0a:	78fb      	ldrb	r3, [r7, #3]
 8008f0c:	015a      	lsls	r2, r3, #5
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	4413      	add	r3, r2
 8008f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	68ba      	ldr	r2, [r7, #8]
 8008f24:	4013      	ands	r3, r2
 8008f26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f28:	68bb      	ldr	r3, [r7, #8]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3714      	adds	r7, #20
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr

08008f36 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f36:	b480      	push	{r7}
 8008f38:	b087      	sub	sp, #28
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6078      	str	r0, [r7, #4]
 8008f3e:	460b      	mov	r3, r1
 8008f40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f4c:	691b      	ldr	r3, [r3, #16]
 8008f4e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f58:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f5a:	78fb      	ldrb	r3, [r7, #3]
 8008f5c:	f003 030f 	and.w	r3, r3, #15
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	fa22 f303 	lsr.w	r3, r2, r3
 8008f66:	01db      	lsls	r3, r3, #7
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	693a      	ldr	r2, [r7, #16]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f70:	78fb      	ldrb	r3, [r7, #3]
 8008f72:	015a      	lsls	r2, r3, #5
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	4413      	add	r3, r2
 8008f78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	693a      	ldr	r2, [r7, #16]
 8008f80:	4013      	ands	r3, r2
 8008f82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f84:	68bb      	ldr	r3, [r7, #8]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	371c      	adds	r7, #28
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr

08008f92 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b083      	sub	sp, #12
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	f003 0301 	and.w	r3, r3, #1
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	370c      	adds	r7, #12
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr

08008fae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fae:	b480      	push	{r7}
 8008fb0:	b085      	sub	sp, #20
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fc8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008fcc:	f023 0307 	bic.w	r3, r3, #7
 8008fd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fe4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	607a      	str	r2, [r7, #4]
 8009000:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	333c      	adds	r3, #60	@ 0x3c
 800900a:	3304      	adds	r3, #4
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	4a26      	ldr	r2, [pc, #152]	@ (80090ac <USB_EP0_OutStart+0xb8>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d90a      	bls.n	800902e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009028:	d101      	bne.n	800902e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	e037      	b.n	800909e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009034:	461a      	mov	r2, r3
 8009036:	2300      	movs	r3, #0
 8009038:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	697a      	ldr	r2, [r7, #20]
 8009044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009048:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800904c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800905c:	f043 0318 	orr.w	r3, r3, #24
 8009060:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009070:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009074:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009076:	7afb      	ldrb	r3, [r7, #11]
 8009078:	2b01      	cmp	r3, #1
 800907a:	d10f      	bne.n	800909c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009082:	461a      	mov	r2, r3
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009096:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800909a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800909c:	2300      	movs	r3, #0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	371c      	adds	r7, #28
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	4f54300a 	.word	0x4f54300a

080090b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b085      	sub	sp, #20
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090b8:	2300      	movs	r3, #0
 80090ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	3301      	adds	r3, #1
 80090c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090c8:	d901      	bls.n	80090ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090ca:	2303      	movs	r3, #3
 80090cc:	e01b      	b.n	8009106 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	daf2      	bge.n	80090bc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090d6:	2300      	movs	r3, #0
 80090d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	f043 0201 	orr.w	r2, r3, #1
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3301      	adds	r3, #1
 80090ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090f2:	d901      	bls.n	80090f8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80090f4:	2303      	movs	r3, #3
 80090f6:	e006      	b.n	8009106 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	691b      	ldr	r3, [r3, #16]
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b01      	cmp	r3, #1
 8009102:	d0f0      	beq.n	80090e6 <USB_CoreReset+0x36>

  return HAL_OK;
 8009104:	2300      	movs	r3, #0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
	...

08009114 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	460b      	mov	r3, r1
 800911e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009120:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009124:	f005 fa68 	bl	800e5f8 <USBD_static_malloc>
 8009128:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d109      	bne.n	8009144 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	32b0      	adds	r2, #176	@ 0xb0
 800913a:	2100      	movs	r1, #0
 800913c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009140:	2302      	movs	r3, #2
 8009142:	e0d4      	b.n	80092ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009144:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009148:	2100      	movs	r1, #0
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f006 f815 	bl	800f17a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	32b0      	adds	r2, #176	@ 0xb0
 800915a:	68f9      	ldr	r1, [r7, #12]
 800915c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	32b0      	adds	r2, #176	@ 0xb0
 800916a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	7c1b      	ldrb	r3, [r3, #16]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d138      	bne.n	80091ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800917c:	4b5e      	ldr	r3, [pc, #376]	@ (80092f8 <USBD_CDC_Init+0x1e4>)
 800917e:	7819      	ldrb	r1, [r3, #0]
 8009180:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009184:	2202      	movs	r2, #2
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f005 f913 	bl	800e3b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800918c:	4b5a      	ldr	r3, [pc, #360]	@ (80092f8 <USBD_CDC_Init+0x1e4>)
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	f003 020f 	and.w	r2, r3, #15
 8009194:	6879      	ldr	r1, [r7, #4]
 8009196:	4613      	mov	r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	4413      	add	r3, r2
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	440b      	add	r3, r1
 80091a0:	3324      	adds	r3, #36	@ 0x24
 80091a2:	2201      	movs	r2, #1
 80091a4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80091a6:	4b55      	ldr	r3, [pc, #340]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 80091a8:	7819      	ldrb	r1, [r3, #0]
 80091aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091ae:	2202      	movs	r2, #2
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f005 f8fe 	bl	800e3b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80091b6:	4b51      	ldr	r3, [pc, #324]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 80091b8:	781b      	ldrb	r3, [r3, #0]
 80091ba:	f003 020f 	and.w	r2, r3, #15
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	4613      	mov	r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4413      	add	r3, r2
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	440b      	add	r3, r1
 80091ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80091ce:	2201      	movs	r2, #1
 80091d0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80091d2:	4b4b      	ldr	r3, [pc, #300]	@ (8009300 <USBD_CDC_Init+0x1ec>)
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	f003 020f 	and.w	r2, r3, #15
 80091da:	6879      	ldr	r1, [r7, #4]
 80091dc:	4613      	mov	r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4413      	add	r3, r2
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	440b      	add	r3, r1
 80091e6:	3326      	adds	r3, #38	@ 0x26
 80091e8:	2210      	movs	r2, #16
 80091ea:	801a      	strh	r2, [r3, #0]
 80091ec:	e035      	b.n	800925a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80091ee:	4b42      	ldr	r3, [pc, #264]	@ (80092f8 <USBD_CDC_Init+0x1e4>)
 80091f0:	7819      	ldrb	r1, [r3, #0]
 80091f2:	2340      	movs	r3, #64	@ 0x40
 80091f4:	2202      	movs	r2, #2
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f005 f8db 	bl	800e3b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80091fc:	4b3e      	ldr	r3, [pc, #248]	@ (80092f8 <USBD_CDC_Init+0x1e4>)
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	f003 020f 	and.w	r2, r3, #15
 8009204:	6879      	ldr	r1, [r7, #4]
 8009206:	4613      	mov	r3, r2
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	4413      	add	r3, r2
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	440b      	add	r3, r1
 8009210:	3324      	adds	r3, #36	@ 0x24
 8009212:	2201      	movs	r2, #1
 8009214:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009216:	4b39      	ldr	r3, [pc, #228]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 8009218:	7819      	ldrb	r1, [r3, #0]
 800921a:	2340      	movs	r3, #64	@ 0x40
 800921c:	2202      	movs	r2, #2
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f005 f8c7 	bl	800e3b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009224:	4b35      	ldr	r3, [pc, #212]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	f003 020f 	and.w	r2, r3, #15
 800922c:	6879      	ldr	r1, [r7, #4]
 800922e:	4613      	mov	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	4413      	add	r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	440b      	add	r3, r1
 8009238:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800923c:	2201      	movs	r2, #1
 800923e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009240:	4b2f      	ldr	r3, [pc, #188]	@ (8009300 <USBD_CDC_Init+0x1ec>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	f003 020f 	and.w	r2, r3, #15
 8009248:	6879      	ldr	r1, [r7, #4]
 800924a:	4613      	mov	r3, r2
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4413      	add	r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	440b      	add	r3, r1
 8009254:	3326      	adds	r3, #38	@ 0x26
 8009256:	2210      	movs	r2, #16
 8009258:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800925a:	4b29      	ldr	r3, [pc, #164]	@ (8009300 <USBD_CDC_Init+0x1ec>)
 800925c:	7819      	ldrb	r1, [r3, #0]
 800925e:	2308      	movs	r3, #8
 8009260:	2203      	movs	r2, #3
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f005 f8a5 	bl	800e3b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009268:	4b25      	ldr	r3, [pc, #148]	@ (8009300 <USBD_CDC_Init+0x1ec>)
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	f003 020f 	and.w	r2, r3, #15
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4613      	mov	r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	4413      	add	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	440b      	add	r3, r1
 800927c:	3324      	adds	r3, #36	@ 0x24
 800927e:	2201      	movs	r2, #1
 8009280:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2200      	movs	r2, #0
 8009286:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	33b0      	adds	r3, #176	@ 0xb0
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4413      	add	r3, r2
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80092b8:	2302      	movs	r3, #2
 80092ba:	e018      	b.n	80092ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	7c1b      	ldrb	r3, [r3, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10a      	bne.n	80092da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092c4:	4b0d      	ldr	r3, [pc, #52]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 80092c6:	7819      	ldrb	r1, [r3, #0]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80092ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f005 f95c 	bl	800e590 <USBD_LL_PrepareReceive>
 80092d8:	e008      	b.n	80092ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092da:	4b08      	ldr	r3, [pc, #32]	@ (80092fc <USBD_CDC_Init+0x1e8>)
 80092dc:	7819      	ldrb	r1, [r3, #0]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80092e4:	2340      	movs	r3, #64	@ 0x40
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f005 f952 	bl	800e590 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	2000010f 	.word	0x2000010f
 80092fc:	20000110 	.word	0x20000110
 8009300:	20000111 	.word	0x20000111

08009304 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	460b      	mov	r3, r1
 800930e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009310:	4b3a      	ldr	r3, [pc, #232]	@ (80093fc <USBD_CDC_DeInit+0xf8>)
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	4619      	mov	r1, r3
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f005 f871 	bl	800e3fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800931c:	4b37      	ldr	r3, [pc, #220]	@ (80093fc <USBD_CDC_DeInit+0xf8>)
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	f003 020f 	and.w	r2, r3, #15
 8009324:	6879      	ldr	r1, [r7, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	4413      	add	r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	440b      	add	r3, r1
 8009330:	3324      	adds	r3, #36	@ 0x24
 8009332:	2200      	movs	r2, #0
 8009334:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009336:	4b32      	ldr	r3, [pc, #200]	@ (8009400 <USBD_CDC_DeInit+0xfc>)
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	4619      	mov	r1, r3
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f005 f85e 	bl	800e3fe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009342:	4b2f      	ldr	r3, [pc, #188]	@ (8009400 <USBD_CDC_DeInit+0xfc>)
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	f003 020f 	and.w	r2, r3, #15
 800934a:	6879      	ldr	r1, [r7, #4]
 800934c:	4613      	mov	r3, r2
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	4413      	add	r3, r2
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	440b      	add	r3, r1
 8009356:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800935a:	2200      	movs	r2, #0
 800935c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800935e:	4b29      	ldr	r3, [pc, #164]	@ (8009404 <USBD_CDC_DeInit+0x100>)
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	4619      	mov	r1, r3
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f005 f84a 	bl	800e3fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800936a:	4b26      	ldr	r3, [pc, #152]	@ (8009404 <USBD_CDC_DeInit+0x100>)
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	f003 020f 	and.w	r2, r3, #15
 8009372:	6879      	ldr	r1, [r7, #4]
 8009374:	4613      	mov	r3, r2
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	4413      	add	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	440b      	add	r3, r1
 800937e:	3324      	adds	r3, #36	@ 0x24
 8009380:	2200      	movs	r2, #0
 8009382:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009384:	4b1f      	ldr	r3, [pc, #124]	@ (8009404 <USBD_CDC_DeInit+0x100>)
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	f003 020f 	and.w	r2, r3, #15
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	4613      	mov	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	4413      	add	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	3326      	adds	r3, #38	@ 0x26
 800939a:	2200      	movs	r2, #0
 800939c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	32b0      	adds	r2, #176	@ 0xb0
 80093a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01f      	beq.n	80093f0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	33b0      	adds	r3, #176	@ 0xb0
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	4413      	add	r3, r2
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	32b0      	adds	r2, #176	@ 0xb0
 80093ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f005 f91e 	bl	800e614 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	32b0      	adds	r2, #176	@ 0xb0
 80093e2:	2100      	movs	r1, #0
 80093e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3708      	adds	r7, #8
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	2000010f 	.word	0x2000010f
 8009400:	20000110 	.word	0x20000110
 8009404:	20000111 	.word	0x20000111

08009408 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b086      	sub	sp, #24
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	32b0      	adds	r2, #176	@ 0xb0
 800941c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009420:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009422:	2300      	movs	r3, #0
 8009424:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009426:	2300      	movs	r3, #0
 8009428:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800942a:	2300      	movs	r3, #0
 800942c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009434:	2303      	movs	r3, #3
 8009436:	e0bf      	b.n	80095b8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009440:	2b00      	cmp	r3, #0
 8009442:	d050      	beq.n	80094e6 <USBD_CDC_Setup+0xde>
 8009444:	2b20      	cmp	r3, #32
 8009446:	f040 80af 	bne.w	80095a8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	88db      	ldrh	r3, [r3, #6]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d03a      	beq.n	80094c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	b25b      	sxtb	r3, r3
 8009458:	2b00      	cmp	r3, #0
 800945a:	da1b      	bge.n	8009494 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	33b0      	adds	r3, #176	@ 0xb0
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4413      	add	r3, r2
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009472:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009474:	683a      	ldr	r2, [r7, #0]
 8009476:	88d2      	ldrh	r2, [r2, #6]
 8009478:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	88db      	ldrh	r3, [r3, #6]
 800947e:	2b07      	cmp	r3, #7
 8009480:	bf28      	it	cs
 8009482:	2307      	movcs	r3, #7
 8009484:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	89fa      	ldrh	r2, [r7, #14]
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f001 fd93 	bl	800afb8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009492:	e090      	b.n	80095b6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	785a      	ldrb	r2, [r3, #1]
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	88db      	ldrh	r3, [r3, #6]
 80094a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80094a4:	d803      	bhi.n	80094ae <USBD_CDC_Setup+0xa6>
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	88db      	ldrh	r3, [r3, #6]
 80094aa:	b2da      	uxtb	r2, r3
 80094ac:	e000      	b.n	80094b0 <USBD_CDC_Setup+0xa8>
 80094ae:	2240      	movs	r2, #64	@ 0x40
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80094b6:	6939      	ldr	r1, [r7, #16]
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80094be:	461a      	mov	r2, r3
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f001 fda5 	bl	800b010 <USBD_CtlPrepareRx>
      break;
 80094c6:	e076      	b.n	80095b6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	33b0      	adds	r3, #176	@ 0xb0
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	7850      	ldrb	r0, [r2, #1]
 80094de:	2200      	movs	r2, #0
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	4798      	blx	r3
      break;
 80094e4:	e067      	b.n	80095b6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	785b      	ldrb	r3, [r3, #1]
 80094ea:	2b0b      	cmp	r3, #11
 80094ec:	d851      	bhi.n	8009592 <USBD_CDC_Setup+0x18a>
 80094ee:	a201      	add	r2, pc, #4	@ (adr r2, 80094f4 <USBD_CDC_Setup+0xec>)
 80094f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f4:	08009525 	.word	0x08009525
 80094f8:	080095a1 	.word	0x080095a1
 80094fc:	08009593 	.word	0x08009593
 8009500:	08009593 	.word	0x08009593
 8009504:	08009593 	.word	0x08009593
 8009508:	08009593 	.word	0x08009593
 800950c:	08009593 	.word	0x08009593
 8009510:	08009593 	.word	0x08009593
 8009514:	08009593 	.word	0x08009593
 8009518:	08009593 	.word	0x08009593
 800951c:	0800954f 	.word	0x0800954f
 8009520:	08009579 	.word	0x08009579
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b03      	cmp	r3, #3
 800952e:	d107      	bne.n	8009540 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009530:	f107 030a 	add.w	r3, r7, #10
 8009534:	2202      	movs	r2, #2
 8009536:	4619      	mov	r1, r3
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f001 fd3d 	bl	800afb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800953e:	e032      	b.n	80095a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009540:	6839      	ldr	r1, [r7, #0]
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f001 fcbb 	bl	800aebe <USBD_CtlError>
            ret = USBD_FAIL;
 8009548:	2303      	movs	r3, #3
 800954a:	75fb      	strb	r3, [r7, #23]
          break;
 800954c:	e02b      	b.n	80095a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009554:	b2db      	uxtb	r3, r3
 8009556:	2b03      	cmp	r3, #3
 8009558:	d107      	bne.n	800956a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800955a:	f107 030d 	add.w	r3, r7, #13
 800955e:	2201      	movs	r2, #1
 8009560:	4619      	mov	r1, r3
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f001 fd28 	bl	800afb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009568:	e01d      	b.n	80095a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800956a:	6839      	ldr	r1, [r7, #0]
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f001 fca6 	bl	800aebe <USBD_CtlError>
            ret = USBD_FAIL;
 8009572:	2303      	movs	r3, #3
 8009574:	75fb      	strb	r3, [r7, #23]
          break;
 8009576:	e016      	b.n	80095a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800957e:	b2db      	uxtb	r3, r3
 8009580:	2b03      	cmp	r3, #3
 8009582:	d00f      	beq.n	80095a4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009584:	6839      	ldr	r1, [r7, #0]
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f001 fc99 	bl	800aebe <USBD_CtlError>
            ret = USBD_FAIL;
 800958c:	2303      	movs	r3, #3
 800958e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009590:	e008      	b.n	80095a4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009592:	6839      	ldr	r1, [r7, #0]
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f001 fc92 	bl	800aebe <USBD_CtlError>
          ret = USBD_FAIL;
 800959a:	2303      	movs	r3, #3
 800959c:	75fb      	strb	r3, [r7, #23]
          break;
 800959e:	e002      	b.n	80095a6 <USBD_CDC_Setup+0x19e>
          break;
 80095a0:	bf00      	nop
 80095a2:	e008      	b.n	80095b6 <USBD_CDC_Setup+0x1ae>
          break;
 80095a4:	bf00      	nop
      }
      break;
 80095a6:	e006      	b.n	80095b6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f001 fc87 	bl	800aebe <USBD_CtlError>
      ret = USBD_FAIL;
 80095b0:	2303      	movs	r3, #3
 80095b2:	75fb      	strb	r3, [r7, #23]
      break;
 80095b4:	bf00      	nop
  }

  return (uint8_t)ret;
 80095b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3718      	adds	r7, #24
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	32b0      	adds	r2, #176	@ 0xb0
 80095de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d101      	bne.n	80095ea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e065      	b.n	80096b6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	32b0      	adds	r2, #176	@ 0xb0
 80095f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80095fa:	78fb      	ldrb	r3, [r7, #3]
 80095fc:	f003 020f 	and.w	r2, r3, #15
 8009600:	6879      	ldr	r1, [r7, #4]
 8009602:	4613      	mov	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	4413      	add	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	440b      	add	r3, r1
 800960c:	3318      	adds	r3, #24
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d02f      	beq.n	8009674 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009614:	78fb      	ldrb	r3, [r7, #3]
 8009616:	f003 020f 	and.w	r2, r3, #15
 800961a:	6879      	ldr	r1, [r7, #4]
 800961c:	4613      	mov	r3, r2
 800961e:	009b      	lsls	r3, r3, #2
 8009620:	4413      	add	r3, r2
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	440b      	add	r3, r1
 8009626:	3318      	adds	r3, #24
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	78fb      	ldrb	r3, [r7, #3]
 800962c:	f003 010f 	and.w	r1, r3, #15
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	460b      	mov	r3, r1
 8009634:	00db      	lsls	r3, r3, #3
 8009636:	440b      	add	r3, r1
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	4403      	add	r3, r0
 800963c:	331c      	adds	r3, #28
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	fbb2 f1f3 	udiv	r1, r2, r3
 8009644:	fb01 f303 	mul.w	r3, r1, r3
 8009648:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800964a:	2b00      	cmp	r3, #0
 800964c:	d112      	bne.n	8009674 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800964e:	78fb      	ldrb	r3, [r7, #3]
 8009650:	f003 020f 	and.w	r2, r3, #15
 8009654:	6879      	ldr	r1, [r7, #4]
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	440b      	add	r3, r1
 8009660:	3318      	adds	r3, #24
 8009662:	2200      	movs	r2, #0
 8009664:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009666:	78f9      	ldrb	r1, [r7, #3]
 8009668:	2300      	movs	r3, #0
 800966a:	2200      	movs	r2, #0
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f004 ff6e 	bl	800e54e <USBD_LL_Transmit>
 8009672:	e01f      	b.n	80096b4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	2200      	movs	r2, #0
 8009678:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	33b0      	adds	r3, #176	@ 0xb0
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	4413      	add	r3, r2
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d010      	beq.n	80096b4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	33b0      	adds	r3, #176	@ 0xb0
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4413      	add	r3, r2
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	68ba      	ldr	r2, [r7, #8]
 80096a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80096b0:	78fa      	ldrb	r2, [r7, #3]
 80096b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80096b4:	2300      	movs	r3, #0
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b084      	sub	sp, #16
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	460b      	mov	r3, r1
 80096c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	32b0      	adds	r2, #176	@ 0xb0
 80096d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	32b0      	adds	r2, #176	@ 0xb0
 80096e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d101      	bne.n	80096f0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e01a      	b.n	8009726 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80096f0:	78fb      	ldrb	r3, [r7, #3]
 80096f2:	4619      	mov	r1, r3
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f004 ff6c 	bl	800e5d2 <USBD_LL_GetRxDataSize>
 80096fa:	4602      	mov	r2, r0
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	33b0      	adds	r3, #176	@ 0xb0
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	68fa      	ldr	r2, [r7, #12]
 8009716:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009720:	4611      	mov	r1, r2
 8009722:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3710      	adds	r7, #16
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b084      	sub	sp, #16
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	32b0      	adds	r2, #176	@ 0xb0
 8009740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009744:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d101      	bne.n	8009750 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800974c:	2303      	movs	r3, #3
 800974e:	e024      	b.n	800979a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	33b0      	adds	r3, #176	@ 0xb0
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	4413      	add	r3, r2
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d019      	beq.n	8009798 <USBD_CDC_EP0_RxReady+0x6a>
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800976a:	2bff      	cmp	r3, #255	@ 0xff
 800976c:	d014      	beq.n	8009798 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	33b0      	adds	r3, #176	@ 0xb0
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	4413      	add	r3, r2
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009786:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800978e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	22ff      	movs	r2, #255	@ 0xff
 8009794:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
	...

080097a4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80097ac:	2182      	movs	r1, #130	@ 0x82
 80097ae:	4818      	ldr	r0, [pc, #96]	@ (8009810 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097b0:	f000 fd4f 	bl	800a252 <USBD_GetEpDesc>
 80097b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80097b6:	2101      	movs	r1, #1
 80097b8:	4815      	ldr	r0, [pc, #84]	@ (8009810 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097ba:	f000 fd4a 	bl	800a252 <USBD_GetEpDesc>
 80097be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80097c0:	2181      	movs	r1, #129	@ 0x81
 80097c2:	4813      	ldr	r0, [pc, #76]	@ (8009810 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097c4:	f000 fd45 	bl	800a252 <USBD_GetEpDesc>
 80097c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	2210      	movs	r2, #16
 80097d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d006      	beq.n	80097ea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	2200      	movs	r2, #0
 80097e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097e4:	711a      	strb	r2, [r3, #4]
 80097e6:	2200      	movs	r2, #0
 80097e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d006      	beq.n	80097fe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097f8:	711a      	strb	r2, [r3, #4]
 80097fa:	2200      	movs	r2, #0
 80097fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2243      	movs	r2, #67	@ 0x43
 8009802:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009804:	4b02      	ldr	r3, [pc, #8]	@ (8009810 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009806:	4618      	mov	r0, r3
 8009808:	3718      	adds	r7, #24
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	200000cc 	.word	0x200000cc

08009814 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800981c:	2182      	movs	r1, #130	@ 0x82
 800981e:	4818      	ldr	r0, [pc, #96]	@ (8009880 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009820:	f000 fd17 	bl	800a252 <USBD_GetEpDesc>
 8009824:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009826:	2101      	movs	r1, #1
 8009828:	4815      	ldr	r0, [pc, #84]	@ (8009880 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800982a:	f000 fd12 	bl	800a252 <USBD_GetEpDesc>
 800982e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009830:	2181      	movs	r1, #129	@ 0x81
 8009832:	4813      	ldr	r0, [pc, #76]	@ (8009880 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009834:	f000 fd0d 	bl	800a252 <USBD_GetEpDesc>
 8009838:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	2210      	movs	r2, #16
 8009844:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d006      	beq.n	800985a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	2200      	movs	r2, #0
 8009850:	711a      	strb	r2, [r3, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	f042 0202 	orr.w	r2, r2, #2
 8009858:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d006      	beq.n	800986e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2200      	movs	r2, #0
 8009864:	711a      	strb	r2, [r3, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	f042 0202 	orr.w	r2, r2, #2
 800986c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2243      	movs	r2, #67	@ 0x43
 8009872:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009874:	4b02      	ldr	r3, [pc, #8]	@ (8009880 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009876:	4618      	mov	r0, r3
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	200000cc 	.word	0x200000cc

08009884 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b086      	sub	sp, #24
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800988c:	2182      	movs	r1, #130	@ 0x82
 800988e:	4818      	ldr	r0, [pc, #96]	@ (80098f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009890:	f000 fcdf 	bl	800a252 <USBD_GetEpDesc>
 8009894:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009896:	2101      	movs	r1, #1
 8009898:	4815      	ldr	r0, [pc, #84]	@ (80098f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800989a:	f000 fcda 	bl	800a252 <USBD_GetEpDesc>
 800989e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80098a0:	2181      	movs	r1, #129	@ 0x81
 80098a2:	4813      	ldr	r0, [pc, #76]	@ (80098f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098a4:	f000 fcd5 	bl	800a252 <USBD_GetEpDesc>
 80098a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d002      	beq.n	80098b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	2210      	movs	r2, #16
 80098b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d006      	beq.n	80098ca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	2200      	movs	r2, #0
 80098c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098c4:	711a      	strb	r2, [r3, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d006      	beq.n	80098de <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2200      	movs	r2, #0
 80098d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098d8:	711a      	strb	r2, [r3, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2243      	movs	r2, #67	@ 0x43
 80098e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80098e4:	4b02      	ldr	r3, [pc, #8]	@ (80098f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3718      	adds	r7, #24
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	200000cc 	.word	0x200000cc

080098f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	220a      	movs	r2, #10
 8009900:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009902:	4b03      	ldr	r3, [pc, #12]	@ (8009910 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009904:	4618      	mov	r0, r3
 8009906:	370c      	adds	r7, #12
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	20000088 	.word	0x20000088

08009914 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009914:	b480      	push	{r7}
 8009916:	b083      	sub	sp, #12
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d101      	bne.n	8009928 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009924:	2303      	movs	r3, #3
 8009926:	e009      	b.n	800993c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800992e:	687a      	ldr	r2, [r7, #4]
 8009930:	33b0      	adds	r3, #176	@ 0xb0
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	4413      	add	r3, r2
 8009936:	683a      	ldr	r2, [r7, #0]
 8009938:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009948:	b480      	push	{r7}
 800994a:	b087      	sub	sp, #28
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	32b0      	adds	r2, #176	@ 0xb0
 800995e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009962:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800996a:	2303      	movs	r3, #3
 800996c:	e008      	b.n	8009980 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	371c      	adds	r7, #28
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	32b0      	adds	r2, #176	@ 0xb0
 80099a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d101      	bne.n	80099b0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80099ac:	2303      	movs	r3, #3
 80099ae:	e004      	b.n	80099ba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	683a      	ldr	r2, [r7, #0]
 80099b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr
	...

080099c8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	32b0      	adds	r2, #176	@ 0xb0
 80099da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099de:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80099e0:	2301      	movs	r3, #1
 80099e2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e025      	b.n	8009a3a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d11f      	bne.n	8009a38 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009a00:	4b10      	ldr	r3, [pc, #64]	@ (8009a44 <USBD_CDC_TransmitPacket+0x7c>)
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	f003 020f 	and.w	r2, r3, #15
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	4613      	mov	r3, r2
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	4403      	add	r3, r0
 8009a1a:	3318      	adds	r3, #24
 8009a1c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009a1e:	4b09      	ldr	r3, [pc, #36]	@ (8009a44 <USBD_CDC_TransmitPacket+0x7c>)
 8009a20:	7819      	ldrb	r1, [r3, #0]
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f004 fd8d 	bl	800e54e <USBD_LL_Transmit>

    ret = USBD_OK;
 8009a34:	2300      	movs	r3, #0
 8009a36:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3710      	adds	r7, #16
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	2000010f 	.word	0x2000010f

08009a48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	32b0      	adds	r2, #176	@ 0xb0
 8009a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a5e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	32b0      	adds	r2, #176	@ 0xb0
 8009a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d101      	bne.n	8009a76 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009a72:	2303      	movs	r3, #3
 8009a74:	e018      	b.n	8009aa8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	7c1b      	ldrb	r3, [r3, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10a      	bne.n	8009a94 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab0 <USBD_CDC_ReceivePacket+0x68>)
 8009a80:	7819      	ldrb	r1, [r3, #0]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f004 fd7f 	bl	800e590 <USBD_LL_PrepareReceive>
 8009a92:	e008      	b.n	8009aa6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a94:	4b06      	ldr	r3, [pc, #24]	@ (8009ab0 <USBD_CDC_ReceivePacket+0x68>)
 8009a96:	7819      	ldrb	r1, [r3, #0]
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a9e:	2340      	movs	r3, #64	@ 0x40
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f004 fd75 	bl	800e590 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009aa6:	2300      	movs	r3, #0
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	20000110 	.word	0x20000110

08009ab4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	4613      	mov	r3, r2
 8009ac0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d101      	bne.n	8009acc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ac8:	2303      	movs	r3, #3
 8009aca:	e01f      	b.n	8009b0c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	79fa      	ldrb	r2, [r7, #7]
 8009afe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f004 fbe9 	bl	800e2d8 <USBD_LL_Init>
 8009b06:	4603      	mov	r3, r0
 8009b08:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3718      	adds	r7, #24
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d101      	bne.n	8009b2c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e025      	b.n	8009b78 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	683a      	ldr	r2, [r7, #0]
 8009b30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	32ae      	adds	r2, #174	@ 0xae
 8009b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d00f      	beq.n	8009b68 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	32ae      	adds	r2, #174	@ 0xae
 8009b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b58:	f107 020e 	add.w	r2, r7, #14
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	4798      	blx	r3
 8009b60:	4602      	mov	r2, r0
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b6e:	1c5a      	adds	r2, r3, #1
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3710      	adds	r7, #16
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f004 fbf7 	bl	800e37c <USBD_LL_Start>
 8009b8e:	4603      	mov	r3, r0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3708      	adds	r7, #8
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009ba0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	370c      	adds	r7, #12
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d009      	beq.n	8009bdc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	78fa      	ldrb	r2, [r7, #3]
 8009bd2:	4611      	mov	r1, r2
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	4798      	blx	r3
 8009bd8:	4603      	mov	r3, r0
 8009bda:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b084      	sub	sp, #16
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	6078      	str	r0, [r7, #4]
 8009bee:	460b      	mov	r3, r1
 8009bf0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	78fa      	ldrb	r2, [r7, #3]
 8009c00:	4611      	mov	r1, r2
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	4798      	blx	r3
 8009c06:	4603      	mov	r3, r0
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d001      	beq.n	8009c10 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3710      	adds	r7, #16
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b084      	sub	sp, #16
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
 8009c22:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f001 f90c 	bl	800ae4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009c40:	461a      	mov	r2, r3
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009c4e:	f003 031f 	and.w	r3, r3, #31
 8009c52:	2b02      	cmp	r3, #2
 8009c54:	d01a      	beq.n	8009c8c <USBD_LL_SetupStage+0x72>
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d822      	bhi.n	8009ca0 <USBD_LL_SetupStage+0x86>
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d002      	beq.n	8009c64 <USBD_LL_SetupStage+0x4a>
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d00a      	beq.n	8009c78 <USBD_LL_SetupStage+0x5e>
 8009c62:	e01d      	b.n	8009ca0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fb63 	bl	800a338 <USBD_StdDevReq>
 8009c72:	4603      	mov	r3, r0
 8009c74:	73fb      	strb	r3, [r7, #15]
      break;
 8009c76:	e020      	b.n	8009cba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c7e:	4619      	mov	r1, r3
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 fbcb 	bl	800a41c <USBD_StdItfReq>
 8009c86:	4603      	mov	r3, r0
 8009c88:	73fb      	strb	r3, [r7, #15]
      break;
 8009c8a:	e016      	b.n	8009cba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c92:	4619      	mov	r1, r3
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fc2d 	bl	800a4f4 <USBD_StdEPReq>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c9e:	e00c      	b.n	8009cba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009ca6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	4619      	mov	r1, r3
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f004 fbc4 	bl	800e43c <USBD_LL_StallEP>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb8:	bf00      	nop
  }

  return ret;
 8009cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b086      	sub	sp, #24
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	460b      	mov	r3, r1
 8009cce:	607a      	str	r2, [r7, #4]
 8009cd0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009cd6:	7afb      	ldrb	r3, [r7, #11]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d16e      	bne.n	8009dba <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009ce2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009cea:	2b03      	cmp	r3, #3
 8009cec:	f040 8098 	bne.w	8009e20 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	689a      	ldr	r2, [r3, #8]
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d913      	bls.n	8009d24 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	689a      	ldr	r2, [r3, #8]
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	68db      	ldr	r3, [r3, #12]
 8009d04:	1ad2      	subs	r2, r2, r3
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	68da      	ldr	r2, [r3, #12]
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	4293      	cmp	r3, r2
 8009d14:	bf28      	it	cs
 8009d16:	4613      	movcs	r3, r2
 8009d18:	461a      	mov	r2, r3
 8009d1a:	6879      	ldr	r1, [r7, #4]
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	f001 f994 	bl	800b04a <USBD_CtlContinueRx>
 8009d22:	e07d      	b.n	8009e20 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009d2a:	f003 031f 	and.w	r3, r3, #31
 8009d2e:	2b02      	cmp	r3, #2
 8009d30:	d014      	beq.n	8009d5c <USBD_LL_DataOutStage+0x98>
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	d81d      	bhi.n	8009d72 <USBD_LL_DataOutStage+0xae>
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d002      	beq.n	8009d40 <USBD_LL_DataOutStage+0x7c>
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d003      	beq.n	8009d46 <USBD_LL_DataOutStage+0x82>
 8009d3e:	e018      	b.n	8009d72 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009d40:	2300      	movs	r3, #0
 8009d42:	75bb      	strb	r3, [r7, #22]
            break;
 8009d44:	e018      	b.n	8009d78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	4619      	mov	r1, r3
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f000 fa64 	bl	800a21e <USBD_CoreFindIF>
 8009d56:	4603      	mov	r3, r0
 8009d58:	75bb      	strb	r3, [r7, #22]
            break;
 8009d5a:	e00d      	b.n	8009d78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	4619      	mov	r1, r3
 8009d66:	68f8      	ldr	r0, [r7, #12]
 8009d68:	f000 fa66 	bl	800a238 <USBD_CoreFindEP>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	75bb      	strb	r3, [r7, #22]
            break;
 8009d70:	e002      	b.n	8009d78 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009d72:	2300      	movs	r3, #0
 8009d74:	75bb      	strb	r3, [r7, #22]
            break;
 8009d76:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009d78:	7dbb      	ldrb	r3, [r7, #22]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d119      	bne.n	8009db2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b03      	cmp	r3, #3
 8009d88:	d113      	bne.n	8009db2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009d8a:	7dba      	ldrb	r2, [r7, #22]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	32ae      	adds	r2, #174	@ 0xae
 8009d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d94:	691b      	ldr	r3, [r3, #16]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00b      	beq.n	8009db2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009d9a:	7dba      	ldrb	r2, [r7, #22]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009da2:	7dba      	ldrb	r2, [r7, #22]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	32ae      	adds	r2, #174	@ 0xae
 8009da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009db2:	68f8      	ldr	r0, [r7, #12]
 8009db4:	f001 f95a 	bl	800b06c <USBD_CtlSendStatus>
 8009db8:	e032      	b.n	8009e20 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009dba:	7afb      	ldrb	r3, [r7, #11]
 8009dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	68f8      	ldr	r0, [r7, #12]
 8009dc6:	f000 fa37 	bl	800a238 <USBD_CoreFindEP>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009dce:	7dbb      	ldrb	r3, [r7, #22]
 8009dd0:	2bff      	cmp	r3, #255	@ 0xff
 8009dd2:	d025      	beq.n	8009e20 <USBD_LL_DataOutStage+0x15c>
 8009dd4:	7dbb      	ldrb	r3, [r7, #22]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d122      	bne.n	8009e20 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	2b03      	cmp	r3, #3
 8009de4:	d117      	bne.n	8009e16 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009de6:	7dba      	ldrb	r2, [r7, #22]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	32ae      	adds	r2, #174	@ 0xae
 8009dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009df0:	699b      	ldr	r3, [r3, #24]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d00f      	beq.n	8009e16 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009df6:	7dba      	ldrb	r2, [r7, #22]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009dfe:	7dba      	ldrb	r2, [r7, #22]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	32ae      	adds	r2, #174	@ 0xae
 8009e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e08:	699b      	ldr	r3, [r3, #24]
 8009e0a:	7afa      	ldrb	r2, [r7, #11]
 8009e0c:	4611      	mov	r1, r2
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	4798      	blx	r3
 8009e12:	4603      	mov	r3, r0
 8009e14:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009e16:	7dfb      	ldrb	r3, [r7, #23]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d001      	beq.n	8009e20 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009e1c:	7dfb      	ldrb	r3, [r7, #23]
 8009e1e:	e000      	b.n	8009e22 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3718      	adds	r7, #24
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b086      	sub	sp, #24
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	60f8      	str	r0, [r7, #12]
 8009e32:	460b      	mov	r3, r1
 8009e34:	607a      	str	r2, [r7, #4]
 8009e36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009e38:	7afb      	ldrb	r3, [r7, #11]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d16f      	bne.n	8009f1e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	3314      	adds	r3, #20
 8009e42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d15a      	bne.n	8009f04 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	689a      	ldr	r2, [r3, #8]
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d914      	bls.n	8009e84 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	689a      	ldr	r2, [r3, #8]
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	1ad2      	subs	r2, r2, r3
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f001 f8bc 	bl	800afee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e76:	2300      	movs	r3, #0
 8009e78:	2200      	movs	r2, #0
 8009e7a:	2100      	movs	r1, #0
 8009e7c:	68f8      	ldr	r0, [r7, #12]
 8009e7e:	f004 fb87 	bl	800e590 <USBD_LL_PrepareReceive>
 8009e82:	e03f      	b.n	8009f04 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	68da      	ldr	r2, [r3, #12]
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	429a      	cmp	r2, r3
 8009e8e:	d11c      	bne.n	8009eca <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	685a      	ldr	r2, [r3, #4]
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d316      	bcc.n	8009eca <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	685a      	ldr	r2, [r3, #4]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d20f      	bcs.n	8009eca <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009eaa:	2200      	movs	r2, #0
 8009eac:	2100      	movs	r1, #0
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f001 f89d 	bl	800afee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	68f8      	ldr	r0, [r7, #12]
 8009ec4:	f004 fb64 	bl	800e590 <USBD_LL_PrepareReceive>
 8009ec8:	e01c      	b.n	8009f04 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b03      	cmp	r3, #3
 8009ed4:	d10f      	bne.n	8009ef6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d009      	beq.n	8009ef6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ef6:	2180      	movs	r1, #128	@ 0x80
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f004 fa9f 	bl	800e43c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f001 f8c7 	bl	800b092 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d03a      	beq.n	8009f84 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009f0e:	68f8      	ldr	r0, [r7, #12]
 8009f10:	f7ff fe42 	bl	8009b98 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009f1c:	e032      	b.n	8009f84 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009f1e:	7afb      	ldrb	r3, [r7, #11]
 8009f20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	4619      	mov	r1, r3
 8009f28:	68f8      	ldr	r0, [r7, #12]
 8009f2a:	f000 f985 	bl	800a238 <USBD_CoreFindEP>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f32:	7dfb      	ldrb	r3, [r7, #23]
 8009f34:	2bff      	cmp	r3, #255	@ 0xff
 8009f36:	d025      	beq.n	8009f84 <USBD_LL_DataInStage+0x15a>
 8009f38:	7dfb      	ldrb	r3, [r7, #23]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d122      	bne.n	8009f84 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	2b03      	cmp	r3, #3
 8009f48:	d11c      	bne.n	8009f84 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009f4a:	7dfa      	ldrb	r2, [r7, #23]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	32ae      	adds	r2, #174	@ 0xae
 8009f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d014      	beq.n	8009f84 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009f5a:	7dfa      	ldrb	r2, [r7, #23]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009f62:	7dfa      	ldrb	r2, [r7, #23]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	32ae      	adds	r2, #174	@ 0xae
 8009f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	7afa      	ldrb	r2, [r7, #11]
 8009f70:	4611      	mov	r1, r2
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	4798      	blx	r3
 8009f76:	4603      	mov	r3, r0
 8009f78:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009f7a:	7dbb      	ldrb	r3, [r7, #22]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d001      	beq.n	8009f84 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009f80:	7dbb      	ldrb	r3, [r7, #22]
 8009f82:	e000      	b.n	8009f86 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3718      	adds	r7, #24
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b084      	sub	sp, #16
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f96:	2300      	movs	r3, #0
 8009f98:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d014      	beq.n	8009ff4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d00e      	beq.n	8009ff4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	6852      	ldr	r2, [r2, #4]
 8009fe2:	b2d2      	uxtb	r2, r2
 8009fe4:	4611      	mov	r1, r2
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	4798      	blx	r3
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d001      	beq.n	8009ff4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ff4:	2340      	movs	r3, #64	@ 0x40
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f004 f9d9 	bl	800e3b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2240      	movs	r2, #64	@ 0x40
 800a00c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a010:	2340      	movs	r3, #64	@ 0x40
 800a012:	2200      	movs	r2, #0
 800a014:	2180      	movs	r1, #128	@ 0x80
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f004 f9cb 	bl	800e3b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2240      	movs	r2, #64	@ 0x40
 800a026:	621a      	str	r2, [r3, #32]

  return ret;
 800a028:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a032:	b480      	push	{r7}
 800a034:	b083      	sub	sp, #12
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	460b      	mov	r3, r1
 800a03c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	78fa      	ldrb	r2, [r7, #3]
 800a042:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a044:	2300      	movs	r3, #0
}
 800a046:	4618      	mov	r0, r3
 800a048:	370c      	adds	r7, #12
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a052:	b480      	push	{r7}
 800a054:	b083      	sub	sp, #12
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a060:	b2db      	uxtb	r3, r3
 800a062:	2b04      	cmp	r3, #4
 800a064:	d006      	beq.n	800a074 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a06c:	b2da      	uxtb	r2, r3
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2204      	movs	r2, #4
 800a078:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a08a:	b480      	push	{r7}
 800a08c:	b083      	sub	sp, #12
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	2b04      	cmp	r3, #4
 800a09c:	d106      	bne.n	800a0ac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	370c      	adds	r7, #12
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr

0800a0ba <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b082      	sub	sp, #8
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b03      	cmp	r3, #3
 800a0cc:	d110      	bne.n	800a0f0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00b      	beq.n	800a0f0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d005      	beq.n	800a0f0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0ea:	69db      	ldr	r3, [r3, #28]
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a0f0:	2300      	movs	r3, #0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3708      	adds	r7, #8
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b082      	sub	sp, #8
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
 800a102:	460b      	mov	r3, r1
 800a104:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	32ae      	adds	r2, #174	@ 0xae
 800a110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d101      	bne.n	800a11c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a118:	2303      	movs	r3, #3
 800a11a:	e01c      	b.n	800a156 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b03      	cmp	r3, #3
 800a126:	d115      	bne.n	800a154 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	32ae      	adds	r2, #174	@ 0xae
 800a132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a136:	6a1b      	ldr	r3, [r3, #32]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d00b      	beq.n	800a154 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	32ae      	adds	r2, #174	@ 0xae
 800a146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a14a:	6a1b      	ldr	r3, [r3, #32]
 800a14c:	78fa      	ldrb	r2, [r7, #3]
 800a14e:	4611      	mov	r1, r2
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3708      	adds	r7, #8
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a15e:	b580      	push	{r7, lr}
 800a160:	b082      	sub	sp, #8
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]
 800a166:	460b      	mov	r3, r1
 800a168:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	32ae      	adds	r2, #174	@ 0xae
 800a174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a17c:	2303      	movs	r3, #3
 800a17e:	e01c      	b.n	800a1ba <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a186:	b2db      	uxtb	r3, r3
 800a188:	2b03      	cmp	r3, #3
 800a18a:	d115      	bne.n	800a1b8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	32ae      	adds	r2, #174	@ 0xae
 800a196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a19a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00b      	beq.n	800a1b8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	32ae      	adds	r2, #174	@ 0xae
 800a1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1b0:	78fa      	ldrb	r2, [r7, #3]
 800a1b2:	4611      	mov	r1, r2
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3708      	adds	r7, #8
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}

0800a1c2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a1c2:	b480      	push	{r7}
 800a1c4:	b083      	sub	sp, #12
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d00e      	beq.n	800a214 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	6852      	ldr	r2, [r2, #4]
 800a202:	b2d2      	uxtb	r2, r2
 800a204:	4611      	mov	r1, r2
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	4798      	blx	r3
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a210:	2303      	movs	r3, #3
 800a212:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a214:	7bfb      	ldrb	r3, [r7, #15]
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}

0800a21e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a21e:	b480      	push	{r7}
 800a220:	b083      	sub	sp, #12
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	460b      	mov	r3, r1
 800a228:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a22a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	370c      	adds	r7, #12
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a238:	b480      	push	{r7}
 800a23a:	b083      	sub	sp, #12
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	460b      	mov	r3, r1
 800a242:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a244:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a246:	4618      	mov	r0, r3
 800a248:	370c      	adds	r7, #12
 800a24a:	46bd      	mov	sp, r7
 800a24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a250:	4770      	bx	lr

0800a252 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b086      	sub	sp, #24
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
 800a25a:	460b      	mov	r3, r1
 800a25c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a266:	2300      	movs	r3, #0
 800a268:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	885b      	ldrh	r3, [r3, #2]
 800a26e:	b29b      	uxth	r3, r3
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	7812      	ldrb	r2, [r2, #0]
 800a274:	4293      	cmp	r3, r2
 800a276:	d91f      	bls.n	800a2b8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a27e:	e013      	b.n	800a2a8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a280:	f107 030a 	add.w	r3, r7, #10
 800a284:	4619      	mov	r1, r3
 800a286:	6978      	ldr	r0, [r7, #20]
 800a288:	f000 f81b 	bl	800a2c2 <USBD_GetNextDesc>
 800a28c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	785b      	ldrb	r3, [r3, #1]
 800a292:	2b05      	cmp	r3, #5
 800a294:	d108      	bne.n	800a2a8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	789b      	ldrb	r3, [r3, #2]
 800a29e:	78fa      	ldrb	r2, [r7, #3]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d008      	beq.n	800a2b6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	885b      	ldrh	r3, [r3, #2]
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	897b      	ldrh	r3, [r7, #10]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d8e5      	bhi.n	800a280 <USBD_GetEpDesc+0x2e>
 800a2b4:	e000      	b.n	800a2b8 <USBD_GetEpDesc+0x66>
          break;
 800a2b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a2b8:	693b      	ldr	r3, [r7, #16]
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3718      	adds	r7, #24
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b085      	sub	sp, #20
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	881b      	ldrh	r3, [r3, #0]
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	7812      	ldrb	r2, [r2, #0]
 800a2d8:	4413      	add	r3, r2
 800a2da:	b29a      	uxth	r2, r3
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	781b      	ldrb	r3, [r3, #0]
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4413      	add	r3, r2
 800a2ea:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3714      	adds	r7, #20
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	b087      	sub	sp, #28
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	3301      	adds	r3, #1
 800a310:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a318:	8a3b      	ldrh	r3, [r7, #16]
 800a31a:	021b      	lsls	r3, r3, #8
 800a31c:	b21a      	sxth	r2, r3
 800a31e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a322:	4313      	orrs	r3, r2
 800a324:	b21b      	sxth	r3, r3
 800a326:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a328:	89fb      	ldrh	r3, [r7, #14]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	371c      	adds	r7, #28
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr
	...

0800a338 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a342:	2300      	movs	r3, #0
 800a344:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a34e:	2b40      	cmp	r3, #64	@ 0x40
 800a350:	d005      	beq.n	800a35e <USBD_StdDevReq+0x26>
 800a352:	2b40      	cmp	r3, #64	@ 0x40
 800a354:	d857      	bhi.n	800a406 <USBD_StdDevReq+0xce>
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00f      	beq.n	800a37a <USBD_StdDevReq+0x42>
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	d153      	bne.n	800a406 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	32ae      	adds	r2, #174	@ 0xae
 800a368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	6839      	ldr	r1, [r7, #0]
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	4798      	blx	r3
 800a374:	4603      	mov	r3, r0
 800a376:	73fb      	strb	r3, [r7, #15]
      break;
 800a378:	e04a      	b.n	800a410 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	785b      	ldrb	r3, [r3, #1]
 800a37e:	2b09      	cmp	r3, #9
 800a380:	d83b      	bhi.n	800a3fa <USBD_StdDevReq+0xc2>
 800a382:	a201      	add	r2, pc, #4	@ (adr r2, 800a388 <USBD_StdDevReq+0x50>)
 800a384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a388:	0800a3dd 	.word	0x0800a3dd
 800a38c:	0800a3f1 	.word	0x0800a3f1
 800a390:	0800a3fb 	.word	0x0800a3fb
 800a394:	0800a3e7 	.word	0x0800a3e7
 800a398:	0800a3fb 	.word	0x0800a3fb
 800a39c:	0800a3bb 	.word	0x0800a3bb
 800a3a0:	0800a3b1 	.word	0x0800a3b1
 800a3a4:	0800a3fb 	.word	0x0800a3fb
 800a3a8:	0800a3d3 	.word	0x0800a3d3
 800a3ac:	0800a3c5 	.word	0x0800a3c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fa3c 	bl	800a830 <USBD_GetDescriptor>
          break;
 800a3b8:	e024      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a3ba:	6839      	ldr	r1, [r7, #0]
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fba1 	bl	800ab04 <USBD_SetAddress>
          break;
 800a3c2:	e01f      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a3c4:	6839      	ldr	r1, [r7, #0]
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 fbe0 	bl	800ab8c <USBD_SetConfig>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	73fb      	strb	r3, [r7, #15]
          break;
 800a3d0:	e018      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a3d2:	6839      	ldr	r1, [r7, #0]
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 fc83 	bl	800ace0 <USBD_GetConfig>
          break;
 800a3da:	e013      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a3dc:	6839      	ldr	r1, [r7, #0]
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f000 fcb4 	bl	800ad4c <USBD_GetStatus>
          break;
 800a3e4:	e00e      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a3e6:	6839      	ldr	r1, [r7, #0]
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fce3 	bl	800adb4 <USBD_SetFeature>
          break;
 800a3ee:	e009      	b.n	800a404 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a3f0:	6839      	ldr	r1, [r7, #0]
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 fd07 	bl	800ae06 <USBD_ClrFeature>
          break;
 800a3f8:	e004      	b.n	800a404 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a3fa:	6839      	ldr	r1, [r7, #0]
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fd5e 	bl	800aebe <USBD_CtlError>
          break;
 800a402:	bf00      	nop
      }
      break;
 800a404:	e004      	b.n	800a410 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a406:	6839      	ldr	r1, [r7, #0]
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 fd58 	bl	800aebe <USBD_CtlError>
      break;
 800a40e:	bf00      	nop
  }

  return ret;
 800a410:	7bfb      	ldrb	r3, [r7, #15]
}
 800a412:	4618      	mov	r0, r3
 800a414:	3710      	adds	r7, #16
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop

0800a41c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b084      	sub	sp, #16
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a426:	2300      	movs	r3, #0
 800a428:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a432:	2b40      	cmp	r3, #64	@ 0x40
 800a434:	d005      	beq.n	800a442 <USBD_StdItfReq+0x26>
 800a436:	2b40      	cmp	r3, #64	@ 0x40
 800a438:	d852      	bhi.n	800a4e0 <USBD_StdItfReq+0xc4>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <USBD_StdItfReq+0x26>
 800a43e:	2b20      	cmp	r3, #32
 800a440:	d14e      	bne.n	800a4e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a448:	b2db      	uxtb	r3, r3
 800a44a:	3b01      	subs	r3, #1
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d840      	bhi.n	800a4d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	889b      	ldrh	r3, [r3, #4]
 800a454:	b2db      	uxtb	r3, r3
 800a456:	2b01      	cmp	r3, #1
 800a458:	d836      	bhi.n	800a4c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	889b      	ldrh	r3, [r3, #4]
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	4619      	mov	r1, r3
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f7ff fedb 	bl	800a21e <USBD_CoreFindIF>
 800a468:	4603      	mov	r3, r0
 800a46a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a46c:	7bbb      	ldrb	r3, [r7, #14]
 800a46e:	2bff      	cmp	r3, #255	@ 0xff
 800a470:	d01d      	beq.n	800a4ae <USBD_StdItfReq+0x92>
 800a472:	7bbb      	ldrb	r3, [r7, #14]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d11a      	bne.n	800a4ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a478:	7bba      	ldrb	r2, [r7, #14]
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	32ae      	adds	r2, #174	@ 0xae
 800a47e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00f      	beq.n	800a4a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a488:	7bba      	ldrb	r2, [r7, #14]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a490:	7bba      	ldrb	r2, [r7, #14]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	32ae      	adds	r2, #174	@ 0xae
 800a496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	6839      	ldr	r1, [r7, #0]
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	4798      	blx	r3
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4a6:	e004      	b.n	800a4b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a4a8:	2303      	movs	r3, #3
 800a4aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4ac:	e001      	b.n	800a4b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	88db      	ldrh	r3, [r3, #6]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d110      	bne.n	800a4dc <USBD_StdItfReq+0xc0>
 800a4ba:	7bfb      	ldrb	r3, [r7, #15]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d10d      	bne.n	800a4dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 fdd3 	bl	800b06c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a4c6:	e009      	b.n	800a4dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a4c8:	6839      	ldr	r1, [r7, #0]
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 fcf7 	bl	800aebe <USBD_CtlError>
          break;
 800a4d0:	e004      	b.n	800a4dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a4d2:	6839      	ldr	r1, [r7, #0]
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 fcf2 	bl	800aebe <USBD_CtlError>
          break;
 800a4da:	e000      	b.n	800a4de <USBD_StdItfReq+0xc2>
          break;
 800a4dc:	bf00      	nop
      }
      break;
 800a4de:	e004      	b.n	800a4ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a4e0:	6839      	ldr	r1, [r7, #0]
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 fceb 	bl	800aebe <USBD_CtlError>
      break;
 800a4e8:	bf00      	nop
  }

  return ret;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b084      	sub	sp, #16
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a4fe:	2300      	movs	r3, #0
 800a500:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	889b      	ldrh	r3, [r3, #4]
 800a506:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a510:	2b40      	cmp	r3, #64	@ 0x40
 800a512:	d007      	beq.n	800a524 <USBD_StdEPReq+0x30>
 800a514:	2b40      	cmp	r3, #64	@ 0x40
 800a516:	f200 817f 	bhi.w	800a818 <USBD_StdEPReq+0x324>
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d02a      	beq.n	800a574 <USBD_StdEPReq+0x80>
 800a51e:	2b20      	cmp	r3, #32
 800a520:	f040 817a 	bne.w	800a818 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a524:	7bbb      	ldrb	r3, [r7, #14]
 800a526:	4619      	mov	r1, r3
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f7ff fe85 	bl	800a238 <USBD_CoreFindEP>
 800a52e:	4603      	mov	r3, r0
 800a530:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a532:	7b7b      	ldrb	r3, [r7, #13]
 800a534:	2bff      	cmp	r3, #255	@ 0xff
 800a536:	f000 8174 	beq.w	800a822 <USBD_StdEPReq+0x32e>
 800a53a:	7b7b      	ldrb	r3, [r7, #13]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f040 8170 	bne.w	800a822 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a542:	7b7a      	ldrb	r2, [r7, #13]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a54a:	7b7a      	ldrb	r2, [r7, #13]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	32ae      	adds	r2, #174	@ 0xae
 800a550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	2b00      	cmp	r3, #0
 800a558:	f000 8163 	beq.w	800a822 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a55c:	7b7a      	ldrb	r2, [r7, #13]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	32ae      	adds	r2, #174	@ 0xae
 800a562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	6839      	ldr	r1, [r7, #0]
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	4798      	blx	r3
 800a56e:	4603      	mov	r3, r0
 800a570:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a572:	e156      	b.n	800a822 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	785b      	ldrb	r3, [r3, #1]
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d008      	beq.n	800a58e <USBD_StdEPReq+0x9a>
 800a57c:	2b03      	cmp	r3, #3
 800a57e:	f300 8145 	bgt.w	800a80c <USBD_StdEPReq+0x318>
 800a582:	2b00      	cmp	r3, #0
 800a584:	f000 809b 	beq.w	800a6be <USBD_StdEPReq+0x1ca>
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d03c      	beq.n	800a606 <USBD_StdEPReq+0x112>
 800a58c:	e13e      	b.n	800a80c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a594:	b2db      	uxtb	r3, r3
 800a596:	2b02      	cmp	r3, #2
 800a598:	d002      	beq.n	800a5a0 <USBD_StdEPReq+0xac>
 800a59a:	2b03      	cmp	r3, #3
 800a59c:	d016      	beq.n	800a5cc <USBD_StdEPReq+0xd8>
 800a59e:	e02c      	b.n	800a5fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5a0:	7bbb      	ldrb	r3, [r7, #14]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00d      	beq.n	800a5c2 <USBD_StdEPReq+0xce>
 800a5a6:	7bbb      	ldrb	r3, [r7, #14]
 800a5a8:	2b80      	cmp	r3, #128	@ 0x80
 800a5aa:	d00a      	beq.n	800a5c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5ac:	7bbb      	ldrb	r3, [r7, #14]
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f003 ff43 	bl	800e43c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5b6:	2180      	movs	r1, #128	@ 0x80
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f003 ff3f 	bl	800e43c <USBD_LL_StallEP>
 800a5be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5c0:	e020      	b.n	800a604 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a5c2:	6839      	ldr	r1, [r7, #0]
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f000 fc7a 	bl	800aebe <USBD_CtlError>
              break;
 800a5ca:	e01b      	b.n	800a604 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	885b      	ldrh	r3, [r3, #2]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10e      	bne.n	800a5f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a5d4:	7bbb      	ldrb	r3, [r7, #14]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00b      	beq.n	800a5f2 <USBD_StdEPReq+0xfe>
 800a5da:	7bbb      	ldrb	r3, [r7, #14]
 800a5dc:	2b80      	cmp	r3, #128	@ 0x80
 800a5de:	d008      	beq.n	800a5f2 <USBD_StdEPReq+0xfe>
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	88db      	ldrh	r3, [r3, #6]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d104      	bne.n	800a5f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f003 ff25 	bl	800e43c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 fd3a 	bl	800b06c <USBD_CtlSendStatus>

              break;
 800a5f8:	e004      	b.n	800a604 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a5fa:	6839      	ldr	r1, [r7, #0]
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fc5e 	bl	800aebe <USBD_CtlError>
              break;
 800a602:	bf00      	nop
          }
          break;
 800a604:	e107      	b.n	800a816 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a60c:	b2db      	uxtb	r3, r3
 800a60e:	2b02      	cmp	r3, #2
 800a610:	d002      	beq.n	800a618 <USBD_StdEPReq+0x124>
 800a612:	2b03      	cmp	r3, #3
 800a614:	d016      	beq.n	800a644 <USBD_StdEPReq+0x150>
 800a616:	e04b      	b.n	800a6b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a618:	7bbb      	ldrb	r3, [r7, #14]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00d      	beq.n	800a63a <USBD_StdEPReq+0x146>
 800a61e:	7bbb      	ldrb	r3, [r7, #14]
 800a620:	2b80      	cmp	r3, #128	@ 0x80
 800a622:	d00a      	beq.n	800a63a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a624:	7bbb      	ldrb	r3, [r7, #14]
 800a626:	4619      	mov	r1, r3
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f003 ff07 	bl	800e43c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a62e:	2180      	movs	r1, #128	@ 0x80
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f003 ff03 	bl	800e43c <USBD_LL_StallEP>
 800a636:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a638:	e040      	b.n	800a6bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a63a:	6839      	ldr	r1, [r7, #0]
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 fc3e 	bl	800aebe <USBD_CtlError>
              break;
 800a642:	e03b      	b.n	800a6bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	885b      	ldrh	r3, [r3, #2]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d136      	bne.n	800a6ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a64c:	7bbb      	ldrb	r3, [r7, #14]
 800a64e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a652:	2b00      	cmp	r3, #0
 800a654:	d004      	beq.n	800a660 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a656:	7bbb      	ldrb	r3, [r7, #14]
 800a658:	4619      	mov	r1, r3
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f003 ff0d 	bl	800e47a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 fd03 	bl	800b06c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a666:	7bbb      	ldrb	r3, [r7, #14]
 800a668:	4619      	mov	r1, r3
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f7ff fde4 	bl	800a238 <USBD_CoreFindEP>
 800a670:	4603      	mov	r3, r0
 800a672:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a674:	7b7b      	ldrb	r3, [r7, #13]
 800a676:	2bff      	cmp	r3, #255	@ 0xff
 800a678:	d01f      	beq.n	800a6ba <USBD_StdEPReq+0x1c6>
 800a67a:	7b7b      	ldrb	r3, [r7, #13]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d11c      	bne.n	800a6ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a680:	7b7a      	ldrb	r2, [r7, #13]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a688:	7b7a      	ldrb	r2, [r7, #13]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	32ae      	adds	r2, #174	@ 0xae
 800a68e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d010      	beq.n	800a6ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a698:	7b7a      	ldrb	r2, [r7, #13]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	32ae      	adds	r2, #174	@ 0xae
 800a69e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	6839      	ldr	r1, [r7, #0]
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	4798      	blx	r3
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a6ae:	e004      	b.n	800a6ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a6b0:	6839      	ldr	r1, [r7, #0]
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fc03 	bl	800aebe <USBD_CtlError>
              break;
 800a6b8:	e000      	b.n	800a6bc <USBD_StdEPReq+0x1c8>
              break;
 800a6ba:	bf00      	nop
          }
          break;
 800a6bc:	e0ab      	b.n	800a816 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6c4:	b2db      	uxtb	r3, r3
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d002      	beq.n	800a6d0 <USBD_StdEPReq+0x1dc>
 800a6ca:	2b03      	cmp	r3, #3
 800a6cc:	d032      	beq.n	800a734 <USBD_StdEPReq+0x240>
 800a6ce:	e097      	b.n	800a800 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a6d0:	7bbb      	ldrb	r3, [r7, #14]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d007      	beq.n	800a6e6 <USBD_StdEPReq+0x1f2>
 800a6d6:	7bbb      	ldrb	r3, [r7, #14]
 800a6d8:	2b80      	cmp	r3, #128	@ 0x80
 800a6da:	d004      	beq.n	800a6e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a6dc:	6839      	ldr	r1, [r7, #0]
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 fbed 	bl	800aebe <USBD_CtlError>
                break;
 800a6e4:	e091      	b.n	800a80a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a6e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	da0b      	bge.n	800a706 <USBD_StdEPReq+0x212>
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
 800a6f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	009b      	lsls	r3, r3, #2
 800a6f8:	4413      	add	r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	3310      	adds	r3, #16
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	4413      	add	r3, r2
 800a702:	3304      	adds	r3, #4
 800a704:	e00b      	b.n	800a71e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a706:	7bbb      	ldrb	r3, [r7, #14]
 800a708:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a70c:	4613      	mov	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	4413      	add	r3, r2
 800a71c:	3304      	adds	r3, #4
 800a71e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	2202      	movs	r2, #2
 800a72a:	4619      	mov	r1, r3
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f000 fc43 	bl	800afb8 <USBD_CtlSendData>
              break;
 800a732:	e06a      	b.n	800a80a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a734:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	da11      	bge.n	800a760 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a73c:	7bbb      	ldrb	r3, [r7, #14]
 800a73e:	f003 020f 	and.w	r2, r3, #15
 800a742:	6879      	ldr	r1, [r7, #4]
 800a744:	4613      	mov	r3, r2
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	4413      	add	r3, r2
 800a74a:	009b      	lsls	r3, r3, #2
 800a74c:	440b      	add	r3, r1
 800a74e:	3324      	adds	r3, #36	@ 0x24
 800a750:	881b      	ldrh	r3, [r3, #0]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d117      	bne.n	800a786 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a756:	6839      	ldr	r1, [r7, #0]
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 fbb0 	bl	800aebe <USBD_CtlError>
                  break;
 800a75e:	e054      	b.n	800a80a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a760:	7bbb      	ldrb	r3, [r7, #14]
 800a762:	f003 020f 	and.w	r2, r3, #15
 800a766:	6879      	ldr	r1, [r7, #4]
 800a768:	4613      	mov	r3, r2
 800a76a:	009b      	lsls	r3, r3, #2
 800a76c:	4413      	add	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	440b      	add	r3, r1
 800a772:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a776:	881b      	ldrh	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d104      	bne.n	800a786 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a77c:	6839      	ldr	r1, [r7, #0]
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 fb9d 	bl	800aebe <USBD_CtlError>
                  break;
 800a784:	e041      	b.n	800a80a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a786:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	da0b      	bge.n	800a7a6 <USBD_StdEPReq+0x2b2>
 800a78e:	7bbb      	ldrb	r3, [r7, #14]
 800a790:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a794:	4613      	mov	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	3310      	adds	r3, #16
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	3304      	adds	r3, #4
 800a7a4:	e00b      	b.n	800a7be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a7a6:	7bbb      	ldrb	r3, [r7, #14]
 800a7a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7ac:	4613      	mov	r3, r2
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	4413      	add	r3, r2
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	3304      	adds	r3, #4
 800a7be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a7c0:	7bbb      	ldrb	r3, [r7, #14]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <USBD_StdEPReq+0x2d8>
 800a7c6:	7bbb      	ldrb	r3, [r7, #14]
 800a7c8:	2b80      	cmp	r3, #128	@ 0x80
 800a7ca:	d103      	bne.n	800a7d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	601a      	str	r2, [r3, #0]
 800a7d2:	e00e      	b.n	800a7f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a7d4:	7bbb      	ldrb	r3, [r7, #14]
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f003 fe6d 	bl	800e4b8 <USBD_LL_IsStallEP>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d003      	beq.n	800a7ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	601a      	str	r2, [r3, #0]
 800a7ea:	e002      	b.n	800a7f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	2202      	movs	r2, #2
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 fbdd 	bl	800afb8 <USBD_CtlSendData>
              break;
 800a7fe:	e004      	b.n	800a80a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a800:	6839      	ldr	r1, [r7, #0]
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 fb5b 	bl	800aebe <USBD_CtlError>
              break;
 800a808:	bf00      	nop
          }
          break;
 800a80a:	e004      	b.n	800a816 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 fb55 	bl	800aebe <USBD_CtlError>
          break;
 800a814:	bf00      	nop
      }
      break;
 800a816:	e005      	b.n	800a824 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a818:	6839      	ldr	r1, [r7, #0]
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 fb4f 	bl	800aebe <USBD_CtlError>
      break;
 800a820:	e000      	b.n	800a824 <USBD_StdEPReq+0x330>
      break;
 800a822:	bf00      	nop
  }

  return ret;
 800a824:	7bfb      	ldrb	r3, [r7, #15]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b084      	sub	sp, #16
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a83a:	2300      	movs	r3, #0
 800a83c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a83e:	2300      	movs	r3, #0
 800a840:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a842:	2300      	movs	r3, #0
 800a844:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	885b      	ldrh	r3, [r3, #2]
 800a84a:	0a1b      	lsrs	r3, r3, #8
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	3b01      	subs	r3, #1
 800a850:	2b06      	cmp	r3, #6
 800a852:	f200 8128 	bhi.w	800aaa6 <USBD_GetDescriptor+0x276>
 800a856:	a201      	add	r2, pc, #4	@ (adr r2, 800a85c <USBD_GetDescriptor+0x2c>)
 800a858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85c:	0800a879 	.word	0x0800a879
 800a860:	0800a891 	.word	0x0800a891
 800a864:	0800a8d1 	.word	0x0800a8d1
 800a868:	0800aaa7 	.word	0x0800aaa7
 800a86c:	0800aaa7 	.word	0x0800aaa7
 800a870:	0800aa47 	.word	0x0800aa47
 800a874:	0800aa73 	.word	0x0800aa73
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	7c12      	ldrb	r2, [r2, #16]
 800a884:	f107 0108 	add.w	r1, r7, #8
 800a888:	4610      	mov	r0, r2
 800a88a:	4798      	blx	r3
 800a88c:	60f8      	str	r0, [r7, #12]
      break;
 800a88e:	e112      	b.n	800aab6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	7c1b      	ldrb	r3, [r3, #16]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d10d      	bne.n	800a8b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a89e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a0:	f107 0208 	add.w	r2, r7, #8
 800a8a4:	4610      	mov	r0, r2
 800a8a6:	4798      	blx	r3
 800a8a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	2202      	movs	r2, #2
 800a8b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a8b2:	e100      	b.n	800aab6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8bc:	f107 0208 	add.w	r2, r7, #8
 800a8c0:	4610      	mov	r0, r2
 800a8c2:	4798      	blx	r3
 800a8c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	2202      	movs	r2, #2
 800a8cc:	701a      	strb	r2, [r3, #0]
      break;
 800a8ce:	e0f2      	b.n	800aab6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	885b      	ldrh	r3, [r3, #2]
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	2b05      	cmp	r3, #5
 800a8d8:	f200 80ac 	bhi.w	800aa34 <USBD_GetDescriptor+0x204>
 800a8dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e4 <USBD_GetDescriptor+0xb4>)
 800a8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e2:	bf00      	nop
 800a8e4:	0800a8fd 	.word	0x0800a8fd
 800a8e8:	0800a931 	.word	0x0800a931
 800a8ec:	0800a965 	.word	0x0800a965
 800a8f0:	0800a999 	.word	0x0800a999
 800a8f4:	0800a9cd 	.word	0x0800a9cd
 800a8f8:	0800aa01 	.word	0x0800aa01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d00b      	beq.n	800a920 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	7c12      	ldrb	r2, [r2, #16]
 800a914:	f107 0108 	add.w	r1, r7, #8
 800a918:	4610      	mov	r0, r2
 800a91a:	4798      	blx	r3
 800a91c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a91e:	e091      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a920:	6839      	ldr	r1, [r7, #0]
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 facb 	bl	800aebe <USBD_CtlError>
            err++;
 800a928:	7afb      	ldrb	r3, [r7, #11]
 800a92a:	3301      	adds	r3, #1
 800a92c:	72fb      	strb	r3, [r7, #11]
          break;
 800a92e:	e089      	b.n	800aa44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d00b      	beq.n	800a954 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	687a      	ldr	r2, [r7, #4]
 800a946:	7c12      	ldrb	r2, [r2, #16]
 800a948:	f107 0108 	add.w	r1, r7, #8
 800a94c:	4610      	mov	r0, r2
 800a94e:	4798      	blx	r3
 800a950:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a952:	e077      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a954:	6839      	ldr	r1, [r7, #0]
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 fab1 	bl	800aebe <USBD_CtlError>
            err++;
 800a95c:	7afb      	ldrb	r3, [r7, #11]
 800a95e:	3301      	adds	r3, #1
 800a960:	72fb      	strb	r3, [r7, #11]
          break;
 800a962:	e06f      	b.n	800aa44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a96a:	68db      	ldr	r3, [r3, #12]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00b      	beq.n	800a988 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a976:	68db      	ldr	r3, [r3, #12]
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	7c12      	ldrb	r2, [r2, #16]
 800a97c:	f107 0108 	add.w	r1, r7, #8
 800a980:	4610      	mov	r0, r2
 800a982:	4798      	blx	r3
 800a984:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a986:	e05d      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fa97 	bl	800aebe <USBD_CtlError>
            err++;
 800a990:	7afb      	ldrb	r3, [r7, #11]
 800a992:	3301      	adds	r3, #1
 800a994:	72fb      	strb	r3, [r7, #11]
          break;
 800a996:	e055      	b.n	800aa44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a99e:	691b      	ldr	r3, [r3, #16]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d00b      	beq.n	800a9bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9aa:	691b      	ldr	r3, [r3, #16]
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	7c12      	ldrb	r2, [r2, #16]
 800a9b0:	f107 0108 	add.w	r1, r7, #8
 800a9b4:	4610      	mov	r0, r2
 800a9b6:	4798      	blx	r3
 800a9b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9ba:	e043      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9bc:	6839      	ldr	r1, [r7, #0]
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 fa7d 	bl	800aebe <USBD_CtlError>
            err++;
 800a9c4:	7afb      	ldrb	r3, [r7, #11]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a9ca:	e03b      	b.n	800aa44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9d2:	695b      	ldr	r3, [r3, #20]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00b      	beq.n	800a9f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9de:	695b      	ldr	r3, [r3, #20]
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	7c12      	ldrb	r2, [r2, #16]
 800a9e4:	f107 0108 	add.w	r1, r7, #8
 800a9e8:	4610      	mov	r0, r2
 800a9ea:	4798      	blx	r3
 800a9ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9ee:	e029      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9f0:	6839      	ldr	r1, [r7, #0]
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 fa63 	bl	800aebe <USBD_CtlError>
            err++;
 800a9f8:	7afb      	ldrb	r3, [r7, #11]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a9fe:	e021      	b.n	800aa44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa06:	699b      	ldr	r3, [r3, #24]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00b      	beq.n	800aa24 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa12:	699b      	ldr	r3, [r3, #24]
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	7c12      	ldrb	r2, [r2, #16]
 800aa18:	f107 0108 	add.w	r1, r7, #8
 800aa1c:	4610      	mov	r0, r2
 800aa1e:	4798      	blx	r3
 800aa20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa22:	e00f      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aa24:	6839      	ldr	r1, [r7, #0]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fa49 	bl	800aebe <USBD_CtlError>
            err++;
 800aa2c:	7afb      	ldrb	r3, [r7, #11]
 800aa2e:	3301      	adds	r3, #1
 800aa30:	72fb      	strb	r3, [r7, #11]
          break;
 800aa32:	e007      	b.n	800aa44 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aa34:	6839      	ldr	r1, [r7, #0]
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 fa41 	bl	800aebe <USBD_CtlError>
          err++;
 800aa3c:	7afb      	ldrb	r3, [r7, #11]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aa42:	bf00      	nop
      }
      break;
 800aa44:	e037      	b.n	800aab6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	7c1b      	ldrb	r3, [r3, #16]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d109      	bne.n	800aa62 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa56:	f107 0208 	add.w	r2, r7, #8
 800aa5a:	4610      	mov	r0, r2
 800aa5c:	4798      	blx	r3
 800aa5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa60:	e029      	b.n	800aab6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa62:	6839      	ldr	r1, [r7, #0]
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f000 fa2a 	bl	800aebe <USBD_CtlError>
        err++;
 800aa6a:	7afb      	ldrb	r3, [r7, #11]
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	72fb      	strb	r3, [r7, #11]
      break;
 800aa70:	e021      	b.n	800aab6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	7c1b      	ldrb	r3, [r3, #16]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10d      	bne.n	800aa96 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa82:	f107 0208 	add.w	r2, r7, #8
 800aa86:	4610      	mov	r0, r2
 800aa88:	4798      	blx	r3
 800aa8a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	3301      	adds	r3, #1
 800aa90:	2207      	movs	r2, #7
 800aa92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa94:	e00f      	b.n	800aab6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa96:	6839      	ldr	r1, [r7, #0]
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fa10 	bl	800aebe <USBD_CtlError>
        err++;
 800aa9e:	7afb      	ldrb	r3, [r7, #11]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	72fb      	strb	r3, [r7, #11]
      break;
 800aaa4:	e007      	b.n	800aab6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aaa6:	6839      	ldr	r1, [r7, #0]
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f000 fa08 	bl	800aebe <USBD_CtlError>
      err++;
 800aaae:	7afb      	ldrb	r3, [r7, #11]
 800aab0:	3301      	adds	r3, #1
 800aab2:	72fb      	strb	r3, [r7, #11]
      break;
 800aab4:	bf00      	nop
  }

  if (err != 0U)
 800aab6:	7afb      	ldrb	r3, [r7, #11]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d11e      	bne.n	800aafa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	88db      	ldrh	r3, [r3, #6]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d016      	beq.n	800aaf2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800aac4:	893b      	ldrh	r3, [r7, #8]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d00e      	beq.n	800aae8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	88da      	ldrh	r2, [r3, #6]
 800aace:	893b      	ldrh	r3, [r7, #8]
 800aad0:	4293      	cmp	r3, r2
 800aad2:	bf28      	it	cs
 800aad4:	4613      	movcs	r3, r2
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aada:	893b      	ldrh	r3, [r7, #8]
 800aadc:	461a      	mov	r2, r3
 800aade:	68f9      	ldr	r1, [r7, #12]
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 fa69 	bl	800afb8 <USBD_CtlSendData>
 800aae6:	e009      	b.n	800aafc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800aae8:	6839      	ldr	r1, [r7, #0]
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f000 f9e7 	bl	800aebe <USBD_CtlError>
 800aaf0:	e004      	b.n	800aafc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 faba 	bl	800b06c <USBD_CtlSendStatus>
 800aaf8:	e000      	b.n	800aafc <USBD_GetDescriptor+0x2cc>
    return;
 800aafa:	bf00      	nop
  }
}
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop

0800ab04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	889b      	ldrh	r3, [r3, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d131      	bne.n	800ab7a <USBD_SetAddress+0x76>
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	88db      	ldrh	r3, [r3, #6]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d12d      	bne.n	800ab7a <USBD_SetAddress+0x76>
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	885b      	ldrh	r3, [r3, #2]
 800ab22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab24:	d829      	bhi.n	800ab7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	885b      	ldrh	r3, [r3, #2]
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b03      	cmp	r3, #3
 800ab3c:	d104      	bne.n	800ab48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ab3e:	6839      	ldr	r1, [r7, #0]
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f000 f9bc 	bl	800aebe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab46:	e01d      	b.n	800ab84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	7bfa      	ldrb	r2, [r7, #15]
 800ab4c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ab50:	7bfb      	ldrb	r3, [r7, #15]
 800ab52:	4619      	mov	r1, r3
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f003 fcdb 	bl	800e510 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f000 fa86 	bl	800b06c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ab60:	7bfb      	ldrb	r3, [r7, #15]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d004      	beq.n	800ab70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2202      	movs	r2, #2
 800ab6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab6e:	e009      	b.n	800ab84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab78:	e004      	b.n	800ab84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f000 f99e 	bl	800aebe <USBD_CtlError>
  }
}
 800ab82:	bf00      	nop
 800ab84:	bf00      	nop
 800ab86:	3710      	adds	r7, #16
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab96:	2300      	movs	r3, #0
 800ab98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	885b      	ldrh	r3, [r3, #2]
 800ab9e:	b2da      	uxtb	r2, r3
 800aba0:	4b4e      	ldr	r3, [pc, #312]	@ (800acdc <USBD_SetConfig+0x150>)
 800aba2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aba4:	4b4d      	ldr	r3, [pc, #308]	@ (800acdc <USBD_SetConfig+0x150>)
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d905      	bls.n	800abb8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 f985 	bl	800aebe <USBD_CtlError>
    return USBD_FAIL;
 800abb4:	2303      	movs	r3, #3
 800abb6:	e08c      	b.n	800acd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	2b02      	cmp	r3, #2
 800abc2:	d002      	beq.n	800abca <USBD_SetConfig+0x3e>
 800abc4:	2b03      	cmp	r3, #3
 800abc6:	d029      	beq.n	800ac1c <USBD_SetConfig+0x90>
 800abc8:	e075      	b.n	800acb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800abca:	4b44      	ldr	r3, [pc, #272]	@ (800acdc <USBD_SetConfig+0x150>)
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d020      	beq.n	800ac14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800abd2:	4b42      	ldr	r3, [pc, #264]	@ (800acdc <USBD_SetConfig+0x150>)
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	461a      	mov	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800abdc:	4b3f      	ldr	r3, [pc, #252]	@ (800acdc <USBD_SetConfig+0x150>)
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	4619      	mov	r1, r3
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f7fe ffe3 	bl	8009bae <USBD_SetClassConfig>
 800abe8:	4603      	mov	r3, r0
 800abea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800abec:	7bfb      	ldrb	r3, [r7, #15]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d008      	beq.n	800ac04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800abf2:	6839      	ldr	r1, [r7, #0]
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f962 	bl	800aebe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2202      	movs	r2, #2
 800abfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac02:	e065      	b.n	800acd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 fa31 	bl	800b06c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2203      	movs	r2, #3
 800ac0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ac12:	e05d      	b.n	800acd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fa29 	bl	800b06c <USBD_CtlSendStatus>
      break;
 800ac1a:	e059      	b.n	800acd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ac1c:	4b2f      	ldr	r3, [pc, #188]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d112      	bne.n	800ac4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2202      	movs	r2, #2
 800ac28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ac2c:	4b2b      	ldr	r3, [pc, #172]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	461a      	mov	r2, r3
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ac36:	4b29      	ldr	r3, [pc, #164]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f7fe ffd2 	bl	8009be6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 fa12 	bl	800b06c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac48:	e042      	b.n	800acd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ac4a:	4b24      	ldr	r3, [pc, #144]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	461a      	mov	r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d02a      	beq.n	800acae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	4619      	mov	r1, r3
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f7fe ffc0 	bl	8009be6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ac66:	4b1d      	ldr	r3, [pc, #116]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac70:	4b1a      	ldr	r3, [pc, #104]	@ (800acdc <USBD_SetConfig+0x150>)
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7fe ff99 	bl	8009bae <USBD_SetClassConfig>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ac80:	7bfb      	ldrb	r3, [r7, #15]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00f      	beq.n	800aca6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 f918 	bl	800aebe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	685b      	ldr	r3, [r3, #4]
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	4619      	mov	r1, r3
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f7fe ffa5 	bl	8009be6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2202      	movs	r2, #2
 800aca0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aca4:	e014      	b.n	800acd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 f9e0 	bl	800b06c <USBD_CtlSendStatus>
      break;
 800acac:	e010      	b.n	800acd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 f9dc 	bl	800b06c <USBD_CtlSendStatus>
      break;
 800acb4:	e00c      	b.n	800acd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800acb6:	6839      	ldr	r1, [r7, #0]
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f000 f900 	bl	800aebe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800acbe:	4b07      	ldr	r3, [pc, #28]	@ (800acdc <USBD_SetConfig+0x150>)
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	4619      	mov	r1, r3
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f7fe ff8e 	bl	8009be6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800acca:	2303      	movs	r3, #3
 800accc:	73fb      	strb	r3, [r7, #15]
      break;
 800acce:	bf00      	nop
  }

  return ret;
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3710      	adds	r7, #16
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
 800acda:	bf00      	nop
 800acdc:	20000654 	.word	0x20000654

0800ace0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b082      	sub	sp, #8
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	88db      	ldrh	r3, [r3, #6]
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d004      	beq.n	800acfc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800acf2:	6839      	ldr	r1, [r7, #0]
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 f8e2 	bl	800aebe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800acfa:	e023      	b.n	800ad44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	dc02      	bgt.n	800ad0e <USBD_GetConfig+0x2e>
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	dc03      	bgt.n	800ad14 <USBD_GetConfig+0x34>
 800ad0c:	e015      	b.n	800ad3a <USBD_GetConfig+0x5a>
 800ad0e:	2b03      	cmp	r3, #3
 800ad10:	d00b      	beq.n	800ad2a <USBD_GetConfig+0x4a>
 800ad12:	e012      	b.n	800ad3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2200      	movs	r2, #0
 800ad18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	3308      	adds	r3, #8
 800ad1e:	2201      	movs	r2, #1
 800ad20:	4619      	mov	r1, r3
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f000 f948 	bl	800afb8 <USBD_CtlSendData>
        break;
 800ad28:	e00c      	b.n	800ad44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	3304      	adds	r3, #4
 800ad2e:	2201      	movs	r2, #1
 800ad30:	4619      	mov	r1, r3
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 f940 	bl	800afb8 <USBD_CtlSendData>
        break;
 800ad38:	e004      	b.n	800ad44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ad3a:	6839      	ldr	r1, [r7, #0]
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f000 f8be 	bl	800aebe <USBD_CtlError>
        break;
 800ad42:	bf00      	nop
}
 800ad44:	bf00      	nop
 800ad46:	3708      	adds	r7, #8
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}

0800ad4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad5c:	b2db      	uxtb	r3, r3
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	2b02      	cmp	r3, #2
 800ad62:	d81e      	bhi.n	800ada2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	88db      	ldrh	r3, [r3, #6]
 800ad68:	2b02      	cmp	r3, #2
 800ad6a:	d004      	beq.n	800ad76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ad6c:	6839      	ldr	r1, [r7, #0]
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 f8a5 	bl	800aebe <USBD_CtlError>
        break;
 800ad74:	e01a      	b.n	800adac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d005      	beq.n	800ad92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	f043 0202 	orr.w	r2, r3, #2
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	330c      	adds	r3, #12
 800ad96:	2202      	movs	r2, #2
 800ad98:	4619      	mov	r1, r3
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f000 f90c 	bl	800afb8 <USBD_CtlSendData>
      break;
 800ada0:	e004      	b.n	800adac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ada2:	6839      	ldr	r1, [r7, #0]
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 f88a 	bl	800aebe <USBD_CtlError>
      break;
 800adaa:	bf00      	nop
  }
}
 800adac:	bf00      	nop
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	885b      	ldrh	r3, [r3, #2]
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d107      	bne.n	800add6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2201      	movs	r2, #1
 800adca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 f94c 	bl	800b06c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800add4:	e013      	b.n	800adfe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	885b      	ldrh	r3, [r3, #2]
 800adda:	2b02      	cmp	r3, #2
 800addc:	d10b      	bne.n	800adf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	889b      	ldrh	r3, [r3, #4]
 800ade2:	0a1b      	lsrs	r3, r3, #8
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	b2da      	uxtb	r2, r3
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f93c 	bl	800b06c <USBD_CtlSendStatus>
}
 800adf4:	e003      	b.n	800adfe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800adf6:	6839      	ldr	r1, [r7, #0]
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 f860 	bl	800aebe <USBD_CtlError>
}
 800adfe:	bf00      	nop
 800ae00:	3708      	adds	r7, #8
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}

0800ae06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b082      	sub	sp, #8
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
 800ae0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	3b01      	subs	r3, #1
 800ae1a:	2b02      	cmp	r3, #2
 800ae1c:	d80b      	bhi.n	800ae36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	885b      	ldrh	r3, [r3, #2]
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d10c      	bne.n	800ae40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 f91c 	bl	800b06c <USBD_CtlSendStatus>
      }
      break;
 800ae34:	e004      	b.n	800ae40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ae36:	6839      	ldr	r1, [r7, #0]
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f840 	bl	800aebe <USBD_CtlError>
      break;
 800ae3e:	e000      	b.n	800ae42 <USBD_ClrFeature+0x3c>
      break;
 800ae40:	bf00      	nop
  }
}
 800ae42:	bf00      	nop
 800ae44:	3708      	adds	r7, #8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}

0800ae4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ae4a:	b580      	push	{r7, lr}
 800ae4c:	b084      	sub	sp, #16
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
 800ae52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	781a      	ldrb	r2, [r3, #0]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	3301      	adds	r3, #1
 800ae64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	781a      	ldrb	r2, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	3301      	adds	r3, #1
 800ae72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ae74:	68f8      	ldr	r0, [r7, #12]
 800ae76:	f7ff fa40 	bl	800a2fa <SWAPBYTE>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	3301      	adds	r3, #1
 800ae86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ae8e:	68f8      	ldr	r0, [r7, #12]
 800ae90:	f7ff fa33 	bl	800a2fa <SWAPBYTE>
 800ae94:	4603      	mov	r3, r0
 800ae96:	461a      	mov	r2, r3
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	3301      	adds	r3, #1
 800aea6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aea8:	68f8      	ldr	r0, [r7, #12]
 800aeaa:	f7ff fa26 	bl	800a2fa <SWAPBYTE>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	80da      	strh	r2, [r3, #6]
}
 800aeb6:	bf00      	nop
 800aeb8:	3710      	adds	r7, #16
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}

0800aebe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aebe:	b580      	push	{r7, lr}
 800aec0:	b082      	sub	sp, #8
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	6078      	str	r0, [r7, #4]
 800aec6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aec8:	2180      	movs	r1, #128	@ 0x80
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f003 fab6 	bl	800e43c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aed0:	2100      	movs	r1, #0
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f003 fab2 	bl	800e43c <USBD_LL_StallEP>
}
 800aed8:	bf00      	nop
 800aeda:	3708      	adds	r7, #8
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aeec:	2300      	movs	r3, #0
 800aeee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d042      	beq.n	800af7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800aefa:	6938      	ldr	r0, [r7, #16]
 800aefc:	f000 f842 	bl	800af84 <USBD_GetLen>
 800af00:	4603      	mov	r3, r0
 800af02:	3301      	adds	r3, #1
 800af04:	005b      	lsls	r3, r3, #1
 800af06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af0a:	d808      	bhi.n	800af1e <USBD_GetString+0x3e>
 800af0c:	6938      	ldr	r0, [r7, #16]
 800af0e:	f000 f839 	bl	800af84 <USBD_GetLen>
 800af12:	4603      	mov	r3, r0
 800af14:	3301      	adds	r3, #1
 800af16:	b29b      	uxth	r3, r3
 800af18:	005b      	lsls	r3, r3, #1
 800af1a:	b29a      	uxth	r2, r3
 800af1c:	e001      	b.n	800af22 <USBD_GetString+0x42>
 800af1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800af26:	7dfb      	ldrb	r3, [r7, #23]
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	4413      	add	r3, r2
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	7812      	ldrb	r2, [r2, #0]
 800af30:	701a      	strb	r2, [r3, #0]
  idx++;
 800af32:	7dfb      	ldrb	r3, [r7, #23]
 800af34:	3301      	adds	r3, #1
 800af36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800af38:	7dfb      	ldrb	r3, [r7, #23]
 800af3a:	68ba      	ldr	r2, [r7, #8]
 800af3c:	4413      	add	r3, r2
 800af3e:	2203      	movs	r2, #3
 800af40:	701a      	strb	r2, [r3, #0]
  idx++;
 800af42:	7dfb      	ldrb	r3, [r7, #23]
 800af44:	3301      	adds	r3, #1
 800af46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800af48:	e013      	b.n	800af72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800af4a:	7dfb      	ldrb	r3, [r7, #23]
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	4413      	add	r3, r2
 800af50:	693a      	ldr	r2, [r7, #16]
 800af52:	7812      	ldrb	r2, [r2, #0]
 800af54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	3301      	adds	r3, #1
 800af5a:	613b      	str	r3, [r7, #16]
    idx++;
 800af5c:	7dfb      	ldrb	r3, [r7, #23]
 800af5e:	3301      	adds	r3, #1
 800af60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800af62:	7dfb      	ldrb	r3, [r7, #23]
 800af64:	68ba      	ldr	r2, [r7, #8]
 800af66:	4413      	add	r3, r2
 800af68:	2200      	movs	r2, #0
 800af6a:	701a      	strb	r2, [r3, #0]
    idx++;
 800af6c:	7dfb      	ldrb	r3, [r7, #23]
 800af6e:	3301      	adds	r3, #1
 800af70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1e7      	bne.n	800af4a <USBD_GetString+0x6a>
 800af7a:	e000      	b.n	800af7e <USBD_GetString+0x9e>
    return;
 800af7c:	bf00      	nop
  }
}
 800af7e:	3718      	adds	r7, #24
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800af84:	b480      	push	{r7}
 800af86:	b085      	sub	sp, #20
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800af8c:	2300      	movs	r3, #0
 800af8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800af94:	e005      	b.n	800afa2 <USBD_GetLen+0x1e>
  {
    len++;
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	3301      	adds	r3, #1
 800af9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	3301      	adds	r3, #1
 800afa0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d1f5      	bne.n	800af96 <USBD_GetLen+0x12>
  }

  return len;
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3714      	adds	r7, #20
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2202      	movs	r2, #2
 800afc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	687a      	ldr	r2, [r7, #4]
 800afd0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	687a      	ldr	r2, [r7, #4]
 800afd6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	68ba      	ldr	r2, [r7, #8]
 800afdc:	2100      	movs	r1, #0
 800afde:	68f8      	ldr	r0, [r7, #12]
 800afe0:	f003 fab5 	bl	800e54e <USBD_LL_Transmit>

  return USBD_OK;
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3710      	adds	r7, #16
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}

0800afee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800afee:	b580      	push	{r7, lr}
 800aff0:	b084      	sub	sp, #16
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	60f8      	str	r0, [r7, #12]
 800aff6:	60b9      	str	r1, [r7, #8]
 800aff8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	68ba      	ldr	r2, [r7, #8]
 800affe:	2100      	movs	r1, #0
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f003 faa4 	bl	800e54e <USBD_LL_Transmit>

  return USBD_OK;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3710      	adds	r7, #16
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	60f8      	str	r0, [r7, #12]
 800b018:	60b9      	str	r1, [r7, #8]
 800b01a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	2203      	movs	r2, #3
 800b020:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	68ba      	ldr	r2, [r7, #8]
 800b038:	2100      	movs	r1, #0
 800b03a:	68f8      	ldr	r0, [r7, #12]
 800b03c:	f003 faa8 	bl	800e590 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b040:	2300      	movs	r3, #0
}
 800b042:	4618      	mov	r0, r3
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b084      	sub	sp, #16
 800b04e:	af00      	add	r7, sp, #0
 800b050:	60f8      	str	r0, [r7, #12]
 800b052:	60b9      	str	r1, [r7, #8]
 800b054:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	68ba      	ldr	r2, [r7, #8]
 800b05a:	2100      	movs	r1, #0
 800b05c:	68f8      	ldr	r0, [r7, #12]
 800b05e:	f003 fa97 	bl	800e590 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}

0800b06c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2204      	movs	r2, #4
 800b078:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b07c:	2300      	movs	r3, #0
 800b07e:	2200      	movs	r2, #0
 800b080:	2100      	movs	r1, #0
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f003 fa63 	bl	800e54e <USBD_LL_Transmit>

  return USBD_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3708      	adds	r7, #8
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}

0800b092 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b082      	sub	sp, #8
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2205      	movs	r2, #5
 800b09e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f003 fa71 	bl	800e590 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b0ae:	2300      	movs	r3, #0
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3708      	adds	r7, #8
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <__NVIC_SetPriority>:
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	4603      	mov	r3, r0
 800b0c0:	6039      	str	r1, [r7, #0]
 800b0c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b0c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	db0a      	blt.n	800b0e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	b2da      	uxtb	r2, r3
 800b0d0:	490c      	ldr	r1, [pc, #48]	@ (800b104 <__NVIC_SetPriority+0x4c>)
 800b0d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0d6:	0112      	lsls	r2, r2, #4
 800b0d8:	b2d2      	uxtb	r2, r2
 800b0da:	440b      	add	r3, r1
 800b0dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b0e0:	e00a      	b.n	800b0f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	b2da      	uxtb	r2, r3
 800b0e6:	4908      	ldr	r1, [pc, #32]	@ (800b108 <__NVIC_SetPriority+0x50>)
 800b0e8:	79fb      	ldrb	r3, [r7, #7]
 800b0ea:	f003 030f 	and.w	r3, r3, #15
 800b0ee:	3b04      	subs	r3, #4
 800b0f0:	0112      	lsls	r2, r2, #4
 800b0f2:	b2d2      	uxtb	r2, r2
 800b0f4:	440b      	add	r3, r1
 800b0f6:	761a      	strb	r2, [r3, #24]
}
 800b0f8:	bf00      	nop
 800b0fa:	370c      	adds	r7, #12
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr
 800b104:	e000e100 	.word	0xe000e100
 800b108:	e000ed00 	.word	0xe000ed00

0800b10c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b10c:	b580      	push	{r7, lr}
 800b10e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b110:	4b05      	ldr	r3, [pc, #20]	@ (800b128 <SysTick_Handler+0x1c>)
 800b112:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b114:	f001 fd18 	bl	800cb48 <xTaskGetSchedulerState>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d001      	beq.n	800b122 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b11e:	f002 fb13 	bl	800d748 <xPortSysTickHandler>
  }
}
 800b122:	bf00      	nop
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	e000e010 	.word	0xe000e010

0800b12c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b12c:	b580      	push	{r7, lr}
 800b12e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b130:	2100      	movs	r1, #0
 800b132:	f06f 0004 	mvn.w	r0, #4
 800b136:	f7ff ffbf 	bl	800b0b8 <__NVIC_SetPriority>
#endif
}
 800b13a:	bf00      	nop
 800b13c:	bd80      	pop	{r7, pc}
	...

0800b140 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b140:	b480      	push	{r7}
 800b142:	b083      	sub	sp, #12
 800b144:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b146:	f3ef 8305 	mrs	r3, IPSR
 800b14a:	603b      	str	r3, [r7, #0]
  return(result);
 800b14c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d003      	beq.n	800b15a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b152:	f06f 0305 	mvn.w	r3, #5
 800b156:	607b      	str	r3, [r7, #4]
 800b158:	e00c      	b.n	800b174 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b15a:	4b0a      	ldr	r3, [pc, #40]	@ (800b184 <osKernelInitialize+0x44>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d105      	bne.n	800b16e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b162:	4b08      	ldr	r3, [pc, #32]	@ (800b184 <osKernelInitialize+0x44>)
 800b164:	2201      	movs	r2, #1
 800b166:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b168:	2300      	movs	r3, #0
 800b16a:	607b      	str	r3, [r7, #4]
 800b16c:	e002      	b.n	800b174 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b16e:	f04f 33ff 	mov.w	r3, #4294967295
 800b172:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b174:	687b      	ldr	r3, [r7, #4]
}
 800b176:	4618      	mov	r0, r3
 800b178:	370c      	adds	r7, #12
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
 800b182:	bf00      	nop
 800b184:	20000658 	.word	0x20000658

0800b188 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b18e:	f3ef 8305 	mrs	r3, IPSR
 800b192:	603b      	str	r3, [r7, #0]
  return(result);
 800b194:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b196:	2b00      	cmp	r3, #0
 800b198:	d003      	beq.n	800b1a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b19a:	f06f 0305 	mvn.w	r3, #5
 800b19e:	607b      	str	r3, [r7, #4]
 800b1a0:	e010      	b.n	800b1c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b1a2:	4b0b      	ldr	r3, [pc, #44]	@ (800b1d0 <osKernelStart+0x48>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d109      	bne.n	800b1be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b1aa:	f7ff ffbf 	bl	800b12c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b1ae:	4b08      	ldr	r3, [pc, #32]	@ (800b1d0 <osKernelStart+0x48>)
 800b1b0:	2202      	movs	r2, #2
 800b1b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b1b4:	f001 f87a 	bl	800c2ac <vTaskStartScheduler>
      stat = osOK;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	607b      	str	r3, [r7, #4]
 800b1bc:	e002      	b.n	800b1c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b1be:	f04f 33ff 	mov.w	r3, #4294967295
 800b1c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b1c4:	687b      	ldr	r3, [r7, #4]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20000658 	.word	0x20000658

0800b1d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b08e      	sub	sp, #56	@ 0x38
 800b1d8:	af04      	add	r7, sp, #16
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1e4:	f3ef 8305 	mrs	r3, IPSR
 800b1e8:	617b      	str	r3, [r7, #20]
  return(result);
 800b1ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d17e      	bne.n	800b2ee <osThreadNew+0x11a>
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d07b      	beq.n	800b2ee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b1f6:	2380      	movs	r3, #128	@ 0x80
 800b1f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b1fa:	2318      	movs	r3, #24
 800b1fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b1fe:	2300      	movs	r3, #0
 800b200:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b202:	f04f 33ff 	mov.w	r3, #4294967295
 800b206:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d045      	beq.n	800b29a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d002      	beq.n	800b21c <osThreadNew+0x48>
        name = attr->name;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	699b      	ldr	r3, [r3, #24]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d002      	beq.n	800b22a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	699b      	ldr	r3, [r3, #24]
 800b228:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b22a:	69fb      	ldr	r3, [r7, #28]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d008      	beq.n	800b242 <osThreadNew+0x6e>
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	2b38      	cmp	r3, #56	@ 0x38
 800b234:	d805      	bhi.n	800b242 <osThreadNew+0x6e>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	685b      	ldr	r3, [r3, #4]
 800b23a:	f003 0301 	and.w	r3, r3, #1
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d001      	beq.n	800b246 <osThreadNew+0x72>
        return (NULL);
 800b242:	2300      	movs	r3, #0
 800b244:	e054      	b.n	800b2f0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	695b      	ldr	r3, [r3, #20]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d003      	beq.n	800b256 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	695b      	ldr	r3, [r3, #20]
 800b252:	089b      	lsrs	r3, r3, #2
 800b254:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d00e      	beq.n	800b27c <osThreadNew+0xa8>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	68db      	ldr	r3, [r3, #12]
 800b262:	2b5b      	cmp	r3, #91	@ 0x5b
 800b264:	d90a      	bls.n	800b27c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d006      	beq.n	800b27c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	695b      	ldr	r3, [r3, #20]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d002      	beq.n	800b27c <osThreadNew+0xa8>
        mem = 1;
 800b276:	2301      	movs	r3, #1
 800b278:	61bb      	str	r3, [r7, #24]
 800b27a:	e010      	b.n	800b29e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d10c      	bne.n	800b29e <osThreadNew+0xca>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d108      	bne.n	800b29e <osThreadNew+0xca>
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	691b      	ldr	r3, [r3, #16]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d104      	bne.n	800b29e <osThreadNew+0xca>
          mem = 0;
 800b294:	2300      	movs	r3, #0
 800b296:	61bb      	str	r3, [r7, #24]
 800b298:	e001      	b.n	800b29e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b29a:	2300      	movs	r3, #0
 800b29c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b29e:	69bb      	ldr	r3, [r7, #24]
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d110      	bne.n	800b2c6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2ac:	9202      	str	r2, [sp, #8]
 800b2ae:	9301      	str	r3, [sp, #4]
 800b2b0:	69fb      	ldr	r3, [r7, #28]
 800b2b2:	9300      	str	r3, [sp, #0]
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	6a3a      	ldr	r2, [r7, #32]
 800b2b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b2ba:	68f8      	ldr	r0, [r7, #12]
 800b2bc:	f000 fe1a 	bl	800bef4 <xTaskCreateStatic>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	613b      	str	r3, [r7, #16]
 800b2c4:	e013      	b.n	800b2ee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b2c6:	69bb      	ldr	r3, [r7, #24]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d110      	bne.n	800b2ee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b2cc:	6a3b      	ldr	r3, [r7, #32]
 800b2ce:	b29a      	uxth	r2, r3
 800b2d0:	f107 0310 	add.w	r3, r7, #16
 800b2d4:	9301      	str	r3, [sp, #4]
 800b2d6:	69fb      	ldr	r3, [r7, #28]
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f000 fe68 	bl	800bfb4 <xTaskCreate>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d001      	beq.n	800b2ee <osThreadNew+0x11a>
            hTask = NULL;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b2ee:	693b      	ldr	r3, [r7, #16]
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3728      	adds	r7, #40	@ 0x28
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b300:	f3ef 8305 	mrs	r3, IPSR
 800b304:	60bb      	str	r3, [r7, #8]
  return(result);
 800b306:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d003      	beq.n	800b314 <osDelay+0x1c>
    stat = osErrorISR;
 800b30c:	f06f 0305 	mvn.w	r3, #5
 800b310:	60fb      	str	r3, [r7, #12]
 800b312:	e007      	b.n	800b324 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b314:	2300      	movs	r3, #0
 800b316:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d002      	beq.n	800b324 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 ff8e 	bl	800c240 <vTaskDelay>
    }
  }

  return (stat);
 800b324:	68fb      	ldr	r3, [r7, #12]
}
 800b326:	4618      	mov	r0, r3
 800b328:	3710      	adds	r7, #16
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
	...

0800b330 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	60f8      	str	r0, [r7, #12]
 800b338:	60b9      	str	r1, [r7, #8]
 800b33a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	4a07      	ldr	r2, [pc, #28]	@ (800b35c <vApplicationGetIdleTaskMemory+0x2c>)
 800b340:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	4a06      	ldr	r2, [pc, #24]	@ (800b360 <vApplicationGetIdleTaskMemory+0x30>)
 800b346:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2280      	movs	r2, #128	@ 0x80
 800b34c:	601a      	str	r2, [r3, #0]
}
 800b34e:	bf00      	nop
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
 800b35a:	bf00      	nop
 800b35c:	2000065c 	.word	0x2000065c
 800b360:	200006b8 	.word	0x200006b8

0800b364 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b364:	b480      	push	{r7}
 800b366:	b085      	sub	sp, #20
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	60b9      	str	r1, [r7, #8]
 800b36e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	4a07      	ldr	r2, [pc, #28]	@ (800b390 <vApplicationGetTimerTaskMemory+0x2c>)
 800b374:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	4a06      	ldr	r2, [pc, #24]	@ (800b394 <vApplicationGetTimerTaskMemory+0x30>)
 800b37a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b382:	601a      	str	r2, [r3, #0]
}
 800b384:	bf00      	nop
 800b386:	3714      	adds	r7, #20
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr
 800b390:	200008b8 	.word	0x200008b8
 800b394:	20000914 	.word	0x20000914

0800b398 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f103 0208 	add.w	r2, r3, #8
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b3b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f103 0208 	add.w	r2, r3, #8
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f103 0208 	add.w	r2, r3, #8
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b3cc:	bf00      	nop
 800b3ce:	370c      	adds	r7, #12
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b083      	sub	sp, #12
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b3e6:	bf00      	nop
 800b3e8:	370c      	adds	r7, #12
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr

0800b3f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3f2:	b480      	push	{r7}
 800b3f4:	b085      	sub	sp, #20
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
 800b3fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	68fa      	ldr	r2, [r7, #12]
 800b406:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	689a      	ldr	r2, [r3, #8]
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	683a      	ldr	r2, [r7, #0]
 800b416:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	1c5a      	adds	r2, r3, #1
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	601a      	str	r2, [r3, #0]
}
 800b42e:	bf00      	nop
 800b430:	3714      	adds	r7, #20
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr

0800b43a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b43a:	b480      	push	{r7}
 800b43c:	b085      	sub	sp, #20
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
 800b442:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b450:	d103      	bne.n	800b45a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	60fb      	str	r3, [r7, #12]
 800b458:	e00c      	b.n	800b474 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	3308      	adds	r3, #8
 800b45e:	60fb      	str	r3, [r7, #12]
 800b460:	e002      	b.n	800b468 <vListInsert+0x2e>
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	60fb      	str	r3, [r7, #12]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	68ba      	ldr	r2, [r7, #8]
 800b470:	429a      	cmp	r2, r3
 800b472:	d2f6      	bcs.n	800b462 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	685a      	ldr	r2, [r3, #4]
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	683a      	ldr	r2, [r7, #0]
 800b482:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	683a      	ldr	r2, [r7, #0]
 800b48e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	1c5a      	adds	r2, r3, #1
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	601a      	str	r2, [r3, #0]
}
 800b4a0:	bf00      	nop
 800b4a2:	3714      	adds	r7, #20
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b085      	sub	sp, #20
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	691b      	ldr	r3, [r3, #16]
 800b4b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	6892      	ldr	r2, [r2, #8]
 800b4c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	6852      	ldr	r2, [r2, #4]
 800b4cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d103      	bne.n	800b4e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	689a      	ldr	r2, [r3, #8]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	1e5a      	subs	r2, r3, #1
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3714      	adds	r7, #20
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10b      	bne.n	800b52c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b526:	bf00      	nop
 800b528:	bf00      	nop
 800b52a:	e7fd      	b.n	800b528 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b52c:	f002 f87c 	bl	800d628 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b538:	68f9      	ldr	r1, [r7, #12]
 800b53a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b53c:	fb01 f303 	mul.w	r3, r1, r3
 800b540:	441a      	add	r2, r3
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2200      	movs	r2, #0
 800b54a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681a      	ldr	r2, [r3, #0]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681a      	ldr	r2, [r3, #0]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b55c:	3b01      	subs	r3, #1
 800b55e:	68f9      	ldr	r1, [r7, #12]
 800b560:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b562:	fb01 f303 	mul.w	r3, r1, r3
 800b566:	441a      	add	r2, r3
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	22ff      	movs	r2, #255	@ 0xff
 800b570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	22ff      	movs	r2, #255	@ 0xff
 800b578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d114      	bne.n	800b5ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	691b      	ldr	r3, [r3, #16]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d01a      	beq.n	800b5c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	3310      	adds	r3, #16
 800b58e:	4618      	mov	r0, r3
 800b590:	f001 f91a 	bl	800c7c8 <xTaskRemoveFromEventList>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d012      	beq.n	800b5c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b59a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5d0 <xQueueGenericReset+0xd0>)
 800b59c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5a0:	601a      	str	r2, [r3, #0]
 800b5a2:	f3bf 8f4f 	dsb	sy
 800b5a6:	f3bf 8f6f 	isb	sy
 800b5aa:	e009      	b.n	800b5c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3310      	adds	r3, #16
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fef1 	bl	800b398 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	3324      	adds	r3, #36	@ 0x24
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7ff feec 	bl	800b398 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b5c0:	f002 f864 	bl	800d68c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b5c4:	2301      	movs	r3, #1
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	e000ed04 	.word	0xe000ed04

0800b5d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08e      	sub	sp, #56	@ 0x38
 800b5d8:	af02      	add	r7, sp, #8
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10b      	bne.n	800b600 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ec:	f383 8811 	msr	BASEPRI, r3
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	f3bf 8f4f 	dsb	sy
 800b5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b5fa:	bf00      	nop
 800b5fc:	bf00      	nop
 800b5fe:	e7fd      	b.n	800b5fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d10b      	bne.n	800b61e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b60a:	f383 8811 	msr	BASEPRI, r3
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	f3bf 8f4f 	dsb	sy
 800b616:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b618:	bf00      	nop
 800b61a:	bf00      	nop
 800b61c:	e7fd      	b.n	800b61a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d002      	beq.n	800b62a <xQueueGenericCreateStatic+0x56>
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d001      	beq.n	800b62e <xQueueGenericCreateStatic+0x5a>
 800b62a:	2301      	movs	r3, #1
 800b62c:	e000      	b.n	800b630 <xQueueGenericCreateStatic+0x5c>
 800b62e:	2300      	movs	r3, #0
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10b      	bne.n	800b64c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b638:	f383 8811 	msr	BASEPRI, r3
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	f3bf 8f4f 	dsb	sy
 800b644:	623b      	str	r3, [r7, #32]
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	e7fd      	b.n	800b648 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d102      	bne.n	800b658 <xQueueGenericCreateStatic+0x84>
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d101      	bne.n	800b65c <xQueueGenericCreateStatic+0x88>
 800b658:	2301      	movs	r3, #1
 800b65a:	e000      	b.n	800b65e <xQueueGenericCreateStatic+0x8a>
 800b65c:	2300      	movs	r3, #0
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10b      	bne.n	800b67a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b666:	f383 8811 	msr	BASEPRI, r3
 800b66a:	f3bf 8f6f 	isb	sy
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	61fb      	str	r3, [r7, #28]
}
 800b674:	bf00      	nop
 800b676:	bf00      	nop
 800b678:	e7fd      	b.n	800b676 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b67a:	2350      	movs	r3, #80	@ 0x50
 800b67c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	2b50      	cmp	r3, #80	@ 0x50
 800b682:	d00b      	beq.n	800b69c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b688:	f383 8811 	msr	BASEPRI, r3
 800b68c:	f3bf 8f6f 	isb	sy
 800b690:	f3bf 8f4f 	dsb	sy
 800b694:	61bb      	str	r3, [r7, #24]
}
 800b696:	bf00      	nop
 800b698:	bf00      	nop
 800b69a:	e7fd      	b.n	800b698 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b69c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b6a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d00d      	beq.n	800b6c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b6b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b6:	9300      	str	r3, [sp, #0]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	68b9      	ldr	r1, [r7, #8]
 800b6be:	68f8      	ldr	r0, [r7, #12]
 800b6c0:	f000 f805 	bl	800b6ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3730      	adds	r7, #48	@ 0x30
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b084      	sub	sp, #16
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	60f8      	str	r0, [r7, #12]
 800b6d6:	60b9      	str	r1, [r7, #8]
 800b6d8:	607a      	str	r2, [r7, #4]
 800b6da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d103      	bne.n	800b6ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	69ba      	ldr	r2, [r7, #24]
 800b6e6:	601a      	str	r2, [r3, #0]
 800b6e8:	e002      	b.n	800b6f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b6f0:	69bb      	ldr	r3, [r7, #24]
 800b6f2:	68fa      	ldr	r2, [r7, #12]
 800b6f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	68ba      	ldr	r2, [r7, #8]
 800b6fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	69b8      	ldr	r0, [r7, #24]
 800b700:	f7ff fefe 	bl	800b500 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	78fa      	ldrb	r2, [r7, #3]
 800b708:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b70c:	bf00      	nop
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b08e      	sub	sp, #56	@ 0x38
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
 800b720:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b722:	2300      	movs	r3, #0
 800b724:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10b      	bne.n	800b748 <xQueueGenericSend+0x34>
	__asm volatile
 800b730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b734:	f383 8811 	msr	BASEPRI, r3
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	f3bf 8f4f 	dsb	sy
 800b740:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b742:	bf00      	nop
 800b744:	bf00      	nop
 800b746:	e7fd      	b.n	800b744 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d103      	bne.n	800b756 <xQueueGenericSend+0x42>
 800b74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b752:	2b00      	cmp	r3, #0
 800b754:	d101      	bne.n	800b75a <xQueueGenericSend+0x46>
 800b756:	2301      	movs	r3, #1
 800b758:	e000      	b.n	800b75c <xQueueGenericSend+0x48>
 800b75a:	2300      	movs	r3, #0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d10b      	bne.n	800b778 <xQueueGenericSend+0x64>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b772:	bf00      	nop
 800b774:	bf00      	nop
 800b776:	e7fd      	b.n	800b774 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d103      	bne.n	800b786 <xQueueGenericSend+0x72>
 800b77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b782:	2b01      	cmp	r3, #1
 800b784:	d101      	bne.n	800b78a <xQueueGenericSend+0x76>
 800b786:	2301      	movs	r3, #1
 800b788:	e000      	b.n	800b78c <xQueueGenericSend+0x78>
 800b78a:	2300      	movs	r3, #0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d10b      	bne.n	800b7a8 <xQueueGenericSend+0x94>
	__asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	623b      	str	r3, [r7, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	bf00      	nop
 800b7a6:	e7fd      	b.n	800b7a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b7a8:	f001 f9ce 	bl	800cb48 <xTaskGetSchedulerState>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d102      	bne.n	800b7b8 <xQueueGenericSend+0xa4>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d101      	bne.n	800b7bc <xQueueGenericSend+0xa8>
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e000      	b.n	800b7be <xQueueGenericSend+0xaa>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d10b      	bne.n	800b7da <xQueueGenericSend+0xc6>
	__asm volatile
 800b7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c6:	f383 8811 	msr	BASEPRI, r3
 800b7ca:	f3bf 8f6f 	isb	sy
 800b7ce:	f3bf 8f4f 	dsb	sy
 800b7d2:	61fb      	str	r3, [r7, #28]
}
 800b7d4:	bf00      	nop
 800b7d6:	bf00      	nop
 800b7d8:	e7fd      	b.n	800b7d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7da:	f001 ff25 	bl	800d628 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d302      	bcc.n	800b7f0 <xQueueGenericSend+0xdc>
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b02      	cmp	r3, #2
 800b7ee:	d129      	bne.n	800b844 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b7f0:	683a      	ldr	r2, [r7, #0]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b7f6:	f000 fa0f 	bl	800bc18 <prvCopyDataToQueue>
 800b7fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b800:	2b00      	cmp	r3, #0
 800b802:	d010      	beq.n	800b826 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b806:	3324      	adds	r3, #36	@ 0x24
 800b808:	4618      	mov	r0, r3
 800b80a:	f000 ffdd 	bl	800c7c8 <xTaskRemoveFromEventList>
 800b80e:	4603      	mov	r3, r0
 800b810:	2b00      	cmp	r3, #0
 800b812:	d013      	beq.n	800b83c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b814:	4b3f      	ldr	r3, [pc, #252]	@ (800b914 <xQueueGenericSend+0x200>)
 800b816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b81a:	601a      	str	r2, [r3, #0]
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	e00a      	b.n	800b83c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d007      	beq.n	800b83c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b82c:	4b39      	ldr	r3, [pc, #228]	@ (800b914 <xQueueGenericSend+0x200>)
 800b82e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b832:	601a      	str	r2, [r3, #0]
 800b834:	f3bf 8f4f 	dsb	sy
 800b838:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b83c:	f001 ff26 	bl	800d68c <vPortExitCritical>
				return pdPASS;
 800b840:	2301      	movs	r3, #1
 800b842:	e063      	b.n	800b90c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d103      	bne.n	800b852 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b84a:	f001 ff1f 	bl	800d68c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	e05c      	b.n	800b90c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b854:	2b00      	cmp	r3, #0
 800b856:	d106      	bne.n	800b866 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b858:	f107 0314 	add.w	r3, r7, #20
 800b85c:	4618      	mov	r0, r3
 800b85e:	f001 f817 	bl	800c890 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b862:	2301      	movs	r3, #1
 800b864:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b866:	f001 ff11 	bl	800d68c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b86a:	f000 fd87 	bl	800c37c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b86e:	f001 fedb 	bl	800d628 <vPortEnterCritical>
 800b872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b878:	b25b      	sxtb	r3, r3
 800b87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87e:	d103      	bne.n	800b888 <xQueueGenericSend+0x174>
 800b880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b882:	2200      	movs	r2, #0
 800b884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b88a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b88e:	b25b      	sxtb	r3, r3
 800b890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b894:	d103      	bne.n	800b89e <xQueueGenericSend+0x18a>
 800b896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b898:	2200      	movs	r2, #0
 800b89a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b89e:	f001 fef5 	bl	800d68c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8a2:	1d3a      	adds	r2, r7, #4
 800b8a4:	f107 0314 	add.w	r3, r7, #20
 800b8a8:	4611      	mov	r1, r2
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f001 f806 	bl	800c8bc <xTaskCheckForTimeOut>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d124      	bne.n	800b900 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b8b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8b8:	f000 faa6 	bl	800be08 <prvIsQueueFull>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d018      	beq.n	800b8f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c4:	3310      	adds	r3, #16
 800b8c6:	687a      	ldr	r2, [r7, #4]
 800b8c8:	4611      	mov	r1, r2
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f000 ff2a 	bl	800c724 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b8d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8d2:	f000 fa31 	bl	800bd38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b8d6:	f000 fd5f 	bl	800c398 <xTaskResumeAll>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f47f af7c 	bne.w	800b7da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b914 <xQueueGenericSend+0x200>)
 800b8e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	f3bf 8f6f 	isb	sy
 800b8f2:	e772      	b.n	800b7da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b8f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b8f6:	f000 fa1f 	bl	800bd38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b8fa:	f000 fd4d 	bl	800c398 <xTaskResumeAll>
 800b8fe:	e76c      	b.n	800b7da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b902:	f000 fa19 	bl	800bd38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b906:	f000 fd47 	bl	800c398 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b90a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3738      	adds	r7, #56	@ 0x38
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}
 800b914:	e000ed04 	.word	0xe000ed04

0800b918 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b090      	sub	sp, #64	@ 0x40
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	60b9      	str	r1, [r7, #8]
 800b922:	607a      	str	r2, [r7, #4]
 800b924:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d10b      	bne.n	800b948 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b934:	f383 8811 	msr	BASEPRI, r3
 800b938:	f3bf 8f6f 	isb	sy
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b942:	bf00      	nop
 800b944:	bf00      	nop
 800b946:	e7fd      	b.n	800b944 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d103      	bne.n	800b956 <xQueueGenericSendFromISR+0x3e>
 800b94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b952:	2b00      	cmp	r3, #0
 800b954:	d101      	bne.n	800b95a <xQueueGenericSendFromISR+0x42>
 800b956:	2301      	movs	r3, #1
 800b958:	e000      	b.n	800b95c <xQueueGenericSendFromISR+0x44>
 800b95a:	2300      	movs	r3, #0
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d10b      	bne.n	800b978 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b964:	f383 8811 	msr	BASEPRI, r3
 800b968:	f3bf 8f6f 	isb	sy
 800b96c:	f3bf 8f4f 	dsb	sy
 800b970:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b972:	bf00      	nop
 800b974:	bf00      	nop
 800b976:	e7fd      	b.n	800b974 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d103      	bne.n	800b986 <xQueueGenericSendFromISR+0x6e>
 800b97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b982:	2b01      	cmp	r3, #1
 800b984:	d101      	bne.n	800b98a <xQueueGenericSendFromISR+0x72>
 800b986:	2301      	movs	r3, #1
 800b988:	e000      	b.n	800b98c <xQueueGenericSendFromISR+0x74>
 800b98a:	2300      	movs	r3, #0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d10b      	bne.n	800b9a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b994:	f383 8811 	msr	BASEPRI, r3
 800b998:	f3bf 8f6f 	isb	sy
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	623b      	str	r3, [r7, #32]
}
 800b9a2:	bf00      	nop
 800b9a4:	bf00      	nop
 800b9a6:	e7fd      	b.n	800b9a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b9a8:	f001 ff1e 	bl	800d7e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b9ac:	f3ef 8211 	mrs	r2, BASEPRI
 800b9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	61fa      	str	r2, [r7, #28]
 800b9c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b9c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b9c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d302      	bcc.n	800b9da <xQueueGenericSendFromISR+0xc2>
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	2b02      	cmp	r3, #2
 800b9d8:	d12f      	bne.n	800ba3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9ea:	683a      	ldr	r2, [r7, #0]
 800b9ec:	68b9      	ldr	r1, [r7, #8]
 800b9ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b9f0:	f000 f912 	bl	800bc18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b9f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9fc:	d112      	bne.n	800ba24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d016      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba08:	3324      	adds	r3, #36	@ 0x24
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f000 fedc 	bl	800c7c8 <xTaskRemoveFromEventList>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00e      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d00b      	beq.n	800ba34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	601a      	str	r2, [r3, #0]
 800ba22:	e007      	b.n	800ba34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ba24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ba28:	3301      	adds	r3, #1
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	b25a      	sxtb	r2, r3
 800ba2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ba34:	2301      	movs	r3, #1
 800ba36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ba38:	e001      	b.n	800ba3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ba48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ba4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3740      	adds	r7, #64	@ 0x40
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b08c      	sub	sp, #48	@ 0x30
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ba60:	2300      	movs	r3, #0
 800ba62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ba68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d10b      	bne.n	800ba86 <xQueueReceive+0x32>
	__asm volatile
 800ba6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba72:	f383 8811 	msr	BASEPRI, r3
 800ba76:	f3bf 8f6f 	isb	sy
 800ba7a:	f3bf 8f4f 	dsb	sy
 800ba7e:	623b      	str	r3, [r7, #32]
}
 800ba80:	bf00      	nop
 800ba82:	bf00      	nop
 800ba84:	e7fd      	b.n	800ba82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d103      	bne.n	800ba94 <xQueueReceive+0x40>
 800ba8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d101      	bne.n	800ba98 <xQueueReceive+0x44>
 800ba94:	2301      	movs	r3, #1
 800ba96:	e000      	b.n	800ba9a <xQueueReceive+0x46>
 800ba98:	2300      	movs	r3, #0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10b      	bne.n	800bab6 <xQueueReceive+0x62>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	61fb      	str	r3, [r7, #28]
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	e7fd      	b.n	800bab2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bab6:	f001 f847 	bl	800cb48 <xTaskGetSchedulerState>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d102      	bne.n	800bac6 <xQueueReceive+0x72>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d101      	bne.n	800baca <xQueueReceive+0x76>
 800bac6:	2301      	movs	r3, #1
 800bac8:	e000      	b.n	800bacc <xQueueReceive+0x78>
 800baca:	2300      	movs	r3, #0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10b      	bne.n	800bae8 <xQueueReceive+0x94>
	__asm volatile
 800bad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad4:	f383 8811 	msr	BASEPRI, r3
 800bad8:	f3bf 8f6f 	isb	sy
 800badc:	f3bf 8f4f 	dsb	sy
 800bae0:	61bb      	str	r3, [r7, #24]
}
 800bae2:	bf00      	nop
 800bae4:	bf00      	nop
 800bae6:	e7fd      	b.n	800bae4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bae8:	f001 fd9e 	bl	800d628 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800baec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baf0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800baf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d01f      	beq.n	800bb38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800baf8:	68b9      	ldr	r1, [r7, #8]
 800bafa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bafc:	f000 f8f6 	bl	800bcec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb02:	1e5a      	subs	r2, r3, #1
 800bb04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00f      	beq.n	800bb30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bb10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb12:	3310      	adds	r3, #16
 800bb14:	4618      	mov	r0, r3
 800bb16:	f000 fe57 	bl	800c7c8 <xTaskRemoveFromEventList>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d007      	beq.n	800bb30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bb20:	4b3c      	ldr	r3, [pc, #240]	@ (800bc14 <xQueueReceive+0x1c0>)
 800bb22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb26:	601a      	str	r2, [r3, #0]
 800bb28:	f3bf 8f4f 	dsb	sy
 800bb2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bb30:	f001 fdac 	bl	800d68c <vPortExitCritical>
				return pdPASS;
 800bb34:	2301      	movs	r3, #1
 800bb36:	e069      	b.n	800bc0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d103      	bne.n	800bb46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bb3e:	f001 fda5 	bl	800d68c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bb42:	2300      	movs	r3, #0
 800bb44:	e062      	b.n	800bc0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bb46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d106      	bne.n	800bb5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bb4c:	f107 0310 	add.w	r3, r7, #16
 800bb50:	4618      	mov	r0, r3
 800bb52:	f000 fe9d 	bl	800c890 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bb56:	2301      	movs	r3, #1
 800bb58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bb5a:	f001 fd97 	bl	800d68c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bb5e:	f000 fc0d 	bl	800c37c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bb62:	f001 fd61 	bl	800d628 <vPortEnterCritical>
 800bb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb6c:	b25b      	sxtb	r3, r3
 800bb6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb72:	d103      	bne.n	800bb7c <xQueueReceive+0x128>
 800bb74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb76:	2200      	movs	r2, #0
 800bb78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb82:	b25b      	sxtb	r3, r3
 800bb84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb88:	d103      	bne.n	800bb92 <xQueueReceive+0x13e>
 800bb8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb92:	f001 fd7b 	bl	800d68c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb96:	1d3a      	adds	r2, r7, #4
 800bb98:	f107 0310 	add.w	r3, r7, #16
 800bb9c:	4611      	mov	r1, r2
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 fe8c 	bl	800c8bc <xTaskCheckForTimeOut>
 800bba4:	4603      	mov	r3, r0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d123      	bne.n	800bbf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbac:	f000 f916 	bl	800bddc <prvIsQueueEmpty>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d017      	beq.n	800bbe6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb8:	3324      	adds	r3, #36	@ 0x24
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	4611      	mov	r1, r2
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f000 fdb0 	bl	800c724 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bbc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbc6:	f000 f8b7 	bl	800bd38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bbca:	f000 fbe5 	bl	800c398 <xTaskResumeAll>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d189      	bne.n	800bae8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800bbd4:	4b0f      	ldr	r3, [pc, #60]	@ (800bc14 <xQueueReceive+0x1c0>)
 800bbd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbda:	601a      	str	r2, [r3, #0]
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	e780      	b.n	800bae8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bbe6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbe8:	f000 f8a6 	bl	800bd38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bbec:	f000 fbd4 	bl	800c398 <xTaskResumeAll>
 800bbf0:	e77a      	b.n	800bae8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bbf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbf4:	f000 f8a0 	bl	800bd38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bbf8:	f000 fbce 	bl	800c398 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbfe:	f000 f8ed 	bl	800bddc <prvIsQueueEmpty>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	f43f af6f 	beq.w	800bae8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bc0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3730      	adds	r7, #48	@ 0x30
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	e000ed04 	.word	0xe000ed04

0800bc18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bc24:	2300      	movs	r3, #0
 800bc26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d10d      	bne.n	800bc52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d14d      	bne.n	800bcda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	689b      	ldr	r3, [r3, #8]
 800bc42:	4618      	mov	r0, r3
 800bc44:	f000 ff9e 	bl	800cb84 <xTaskPriorityDisinherit>
 800bc48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	609a      	str	r2, [r3, #8]
 800bc50:	e043      	b.n	800bcda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d119      	bne.n	800bc8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	6858      	ldr	r0, [r3, #4]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc60:	461a      	mov	r2, r3
 800bc62:	68b9      	ldr	r1, [r7, #8]
 800bc64:	f003 fb09 	bl	800f27a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	685a      	ldr	r2, [r3, #4]
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc70:	441a      	add	r2, r3
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	685a      	ldr	r2, [r3, #4]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	689b      	ldr	r3, [r3, #8]
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d32b      	bcc.n	800bcda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	605a      	str	r2, [r3, #4]
 800bc8a:	e026      	b.n	800bcda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	68d8      	ldr	r0, [r3, #12]
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc94:	461a      	mov	r2, r3
 800bc96:	68b9      	ldr	r1, [r7, #8]
 800bc98:	f003 faef 	bl	800f27a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	68da      	ldr	r2, [r3, #12]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bca4:	425b      	negs	r3, r3
 800bca6:	441a      	add	r2, r3
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	68da      	ldr	r2, [r3, #12]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d207      	bcs.n	800bcc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	689a      	ldr	r2, [r3, #8]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcc0:	425b      	negs	r3, r3
 800bcc2:	441a      	add	r2, r3
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d105      	bne.n	800bcda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcce:	693b      	ldr	r3, [r7, #16]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d002      	beq.n	800bcda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	3b01      	subs	r3, #1
 800bcd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	1c5a      	adds	r2, r3, #1
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800bce2:	697b      	ldr	r3, [r7, #20]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d018      	beq.n	800bd30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	68da      	ldr	r2, [r3, #12]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd06:	441a      	add	r2, r3
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d303      	bcc.n	800bd20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	68d9      	ldr	r1, [r3, #12]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd28:	461a      	mov	r2, r3
 800bd2a:	6838      	ldr	r0, [r7, #0]
 800bd2c:	f003 faa5 	bl	800f27a <memcpy>
	}
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bd40:	f001 fc72 	bl	800d628 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd4c:	e011      	b.n	800bd72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d012      	beq.n	800bd7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	3324      	adds	r3, #36	@ 0x24
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f000 fd34 	bl	800c7c8 <xTaskRemoveFromEventList>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d001      	beq.n	800bd6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bd66:	f000 fe0d 	bl	800c984 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bd6a:	7bfb      	ldrb	r3, [r7, #15]
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	dce9      	bgt.n	800bd4e <prvUnlockQueue+0x16>
 800bd7a:	e000      	b.n	800bd7e <prvUnlockQueue+0x46>
					break;
 800bd7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	22ff      	movs	r2, #255	@ 0xff
 800bd82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bd86:	f001 fc81 	bl	800d68c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bd8a:	f001 fc4d 	bl	800d628 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd96:	e011      	b.n	800bdbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	691b      	ldr	r3, [r3, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d012      	beq.n	800bdc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	3310      	adds	r3, #16
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fd0f 	bl	800c7c8 <xTaskRemoveFromEventList>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d001      	beq.n	800bdb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bdb0:	f000 fde8 	bl	800c984 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bdb4:	7bbb      	ldrb	r3, [r7, #14]
 800bdb6:	3b01      	subs	r3, #1
 800bdb8:	b2db      	uxtb	r3, r3
 800bdba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bdbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	dce9      	bgt.n	800bd98 <prvUnlockQueue+0x60>
 800bdc4:	e000      	b.n	800bdc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bdc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	22ff      	movs	r2, #255	@ 0xff
 800bdcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bdd0:	f001 fc5c 	bl	800d68c <vPortExitCritical>
}
 800bdd4:	bf00      	nop
 800bdd6:	3710      	adds	r7, #16
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bde4:	f001 fc20 	bl	800d628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d102      	bne.n	800bdf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	60fb      	str	r3, [r7, #12]
 800bdf4:	e001      	b.n	800bdfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bdfa:	f001 fc47 	bl	800d68c <vPortExitCritical>

	return xReturn;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
}
 800be00:	4618      	mov	r0, r3
 800be02:	3710      	adds	r7, #16
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be10:	f001 fc0a 	bl	800d628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be1c:	429a      	cmp	r2, r3
 800be1e:	d102      	bne.n	800be26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800be20:	2301      	movs	r3, #1
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	e001      	b.n	800be2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800be26:	2300      	movs	r3, #0
 800be28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be2a:	f001 fc2f 	bl	800d68c <vPortExitCritical>

	return xReturn;
 800be2e:	68fb      	ldr	r3, [r7, #12]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3710      	adds	r7, #16
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800be38:	b480      	push	{r7}
 800be3a:	b085      	sub	sp, #20
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be42:	2300      	movs	r3, #0
 800be44:	60fb      	str	r3, [r7, #12]
 800be46:	e014      	b.n	800be72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800be48:	4a0f      	ldr	r2, [pc, #60]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d10b      	bne.n	800be6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800be54:	490c      	ldr	r1, [pc, #48]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	683a      	ldr	r2, [r7, #0]
 800be5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800be5e:	4a0a      	ldr	r2, [pc, #40]	@ (800be88 <vQueueAddToRegistry+0x50>)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	00db      	lsls	r3, r3, #3
 800be64:	4413      	add	r3, r2
 800be66:	687a      	ldr	r2, [r7, #4]
 800be68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800be6a:	e006      	b.n	800be7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	3301      	adds	r3, #1
 800be70:	60fb      	str	r3, [r7, #12]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2b07      	cmp	r3, #7
 800be76:	d9e7      	bls.n	800be48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800be78:	bf00      	nop
 800be7a:	bf00      	nop
 800be7c:	3714      	adds	r7, #20
 800be7e:	46bd      	mov	sp, r7
 800be80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop
 800be88:	20000d14 	.word	0x20000d14

0800be8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800be9c:	f001 fbc4 	bl	800d628 <vPortEnterCritical>
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bea6:	b25b      	sxtb	r3, r3
 800bea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beac:	d103      	bne.n	800beb6 <vQueueWaitForMessageRestricted+0x2a>
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	2200      	movs	r2, #0
 800beb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bebc:	b25b      	sxtb	r3, r3
 800bebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec2:	d103      	bne.n	800becc <vQueueWaitForMessageRestricted+0x40>
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800becc:	f001 fbde 	bl	800d68c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d106      	bne.n	800bee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	3324      	adds	r3, #36	@ 0x24
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68b9      	ldr	r1, [r7, #8]
 800bee0:	4618      	mov	r0, r3
 800bee2:	f000 fc45 	bl	800c770 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bee6:	6978      	ldr	r0, [r7, #20]
 800bee8:	f7ff ff26 	bl	800bd38 <prvUnlockQueue>
	}
 800beec:	bf00      	nop
 800beee:	3718      	adds	r7, #24
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b08e      	sub	sp, #56	@ 0x38
 800bef8:	af04      	add	r7, sp, #16
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	607a      	str	r2, [r7, #4]
 800bf00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bf02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d10b      	bne.n	800bf20 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bf08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0c:	f383 8811 	msr	BASEPRI, r3
 800bf10:	f3bf 8f6f 	isb	sy
 800bf14:	f3bf 8f4f 	dsb	sy
 800bf18:	623b      	str	r3, [r7, #32]
}
 800bf1a:	bf00      	nop
 800bf1c:	bf00      	nop
 800bf1e:	e7fd      	b.n	800bf1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d10b      	bne.n	800bf3e <xTaskCreateStatic+0x4a>
	__asm volatile
 800bf26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf2a:	f383 8811 	msr	BASEPRI, r3
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f3bf 8f4f 	dsb	sy
 800bf36:	61fb      	str	r3, [r7, #28]
}
 800bf38:	bf00      	nop
 800bf3a:	bf00      	nop
 800bf3c:	e7fd      	b.n	800bf3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bf3e:	235c      	movs	r3, #92	@ 0x5c
 800bf40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	2b5c      	cmp	r3, #92	@ 0x5c
 800bf46:	d00b      	beq.n	800bf60 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bf48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf4c:	f383 8811 	msr	BASEPRI, r3
 800bf50:	f3bf 8f6f 	isb	sy
 800bf54:	f3bf 8f4f 	dsb	sy
 800bf58:	61bb      	str	r3, [r7, #24]
}
 800bf5a:	bf00      	nop
 800bf5c:	bf00      	nop
 800bf5e:	e7fd      	b.n	800bf5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bf60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d01e      	beq.n	800bfa6 <xTaskCreateStatic+0xb2>
 800bf68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d01b      	beq.n	800bfa6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bf72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7a:	2202      	movs	r2, #2
 800bf7c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bf80:	2300      	movs	r3, #0
 800bf82:	9303      	str	r3, [sp, #12]
 800bf84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf86:	9302      	str	r3, [sp, #8]
 800bf88:	f107 0314 	add.w	r3, r7, #20
 800bf8c:	9301      	str	r3, [sp, #4]
 800bf8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf90:	9300      	str	r3, [sp, #0]
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	68b9      	ldr	r1, [r7, #8]
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f000 f850 	bl	800c03e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bfa0:	f000 f8de 	bl	800c160 <prvAddNewTaskToReadyList>
 800bfa4:	e001      	b.n	800bfaa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bfaa:	697b      	ldr	r3, [r7, #20]
	}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3728      	adds	r7, #40	@ 0x28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b08c      	sub	sp, #48	@ 0x30
 800bfb8:	af04      	add	r7, sp, #16
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	603b      	str	r3, [r7, #0]
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bfc4:	88fb      	ldrh	r3, [r7, #6]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f001 fc4f 	bl	800d86c <pvPortMalloc>
 800bfce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00e      	beq.n	800bff4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bfd6:	205c      	movs	r0, #92	@ 0x5c
 800bfd8:	f001 fc48 	bl	800d86c <pvPortMalloc>
 800bfdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d003      	beq.n	800bfec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	697a      	ldr	r2, [r7, #20]
 800bfe8:	631a      	str	r2, [r3, #48]	@ 0x30
 800bfea:	e005      	b.n	800bff8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bfec:	6978      	ldr	r0, [r7, #20]
 800bfee:	f001 fd0b 	bl	800da08 <vPortFree>
 800bff2:	e001      	b.n	800bff8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bff4:	2300      	movs	r3, #0
 800bff6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bff8:	69fb      	ldr	r3, [r7, #28]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d017      	beq.n	800c02e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	2200      	movs	r2, #0
 800c002:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c006:	88fa      	ldrh	r2, [r7, #6]
 800c008:	2300      	movs	r3, #0
 800c00a:	9303      	str	r3, [sp, #12]
 800c00c:	69fb      	ldr	r3, [r7, #28]
 800c00e:	9302      	str	r3, [sp, #8]
 800c010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c012:	9301      	str	r3, [sp, #4]
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	9300      	str	r3, [sp, #0]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	68b9      	ldr	r1, [r7, #8]
 800c01c:	68f8      	ldr	r0, [r7, #12]
 800c01e:	f000 f80e 	bl	800c03e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c022:	69f8      	ldr	r0, [r7, #28]
 800c024:	f000 f89c 	bl	800c160 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c028:	2301      	movs	r3, #1
 800c02a:	61bb      	str	r3, [r7, #24]
 800c02c:	e002      	b.n	800c034 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c02e:	f04f 33ff 	mov.w	r3, #4294967295
 800c032:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c034:	69bb      	ldr	r3, [r7, #24]
	}
 800c036:	4618      	mov	r0, r3
 800c038:	3720      	adds	r7, #32
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b088      	sub	sp, #32
 800c042:	af00      	add	r7, sp, #0
 800c044:	60f8      	str	r0, [r7, #12]
 800c046:	60b9      	str	r1, [r7, #8]
 800c048:	607a      	str	r2, [r7, #4]
 800c04a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c04e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	461a      	mov	r2, r3
 800c056:	21a5      	movs	r1, #165	@ 0xa5
 800c058:	f003 f88f 	bl	800f17a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c05e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c066:	3b01      	subs	r3, #1
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	4413      	add	r3, r2
 800c06c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	f023 0307 	bic.w	r3, r3, #7
 800c074:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c076:	69bb      	ldr	r3, [r7, #24]
 800c078:	f003 0307 	and.w	r3, r3, #7
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d00b      	beq.n	800c098 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	617b      	str	r3, [r7, #20]
}
 800c092:	bf00      	nop
 800c094:	bf00      	nop
 800c096:	e7fd      	b.n	800c094 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d01f      	beq.n	800c0de <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c09e:	2300      	movs	r3, #0
 800c0a0:	61fb      	str	r3, [r7, #28]
 800c0a2:	e012      	b.n	800c0ca <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	4413      	add	r3, r2
 800c0aa:	7819      	ldrb	r1, [r3, #0]
 800c0ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	4413      	add	r3, r2
 800c0b2:	3334      	adds	r3, #52	@ 0x34
 800c0b4:	460a      	mov	r2, r1
 800c0b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c0b8:	68ba      	ldr	r2, [r7, #8]
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	4413      	add	r3, r2
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d006      	beq.n	800c0d2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0c4:	69fb      	ldr	r3, [r7, #28]
 800c0c6:	3301      	adds	r3, #1
 800c0c8:	61fb      	str	r3, [r7, #28]
 800c0ca:	69fb      	ldr	r3, [r7, #28]
 800c0cc:	2b0f      	cmp	r3, #15
 800c0ce:	d9e9      	bls.n	800c0a4 <prvInitialiseNewTask+0x66>
 800c0d0:	e000      	b.n	800c0d4 <prvInitialiseNewTask+0x96>
			{
				break;
 800c0d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c0dc:	e003      	b.n	800c0e6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c0e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0e8:	2b37      	cmp	r3, #55	@ 0x37
 800c0ea:	d901      	bls.n	800c0f0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c0ec:	2337      	movs	r3, #55	@ 0x37
 800c0ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0f4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0fa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fe:	2200      	movs	r2, #0
 800c100:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c104:	3304      	adds	r3, #4
 800c106:	4618      	mov	r0, r3
 800c108:	f7ff f966 	bl	800b3d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10e:	3318      	adds	r3, #24
 800c110:	4618      	mov	r0, r3
 800c112:	f7ff f961 	bl	800b3d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c11a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c11e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c124:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c12a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12e:	2200      	movs	r2, #0
 800c130:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c134:	2200      	movs	r2, #0
 800c136:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	68f9      	ldr	r1, [r7, #12]
 800c13e:	69b8      	ldr	r0, [r7, #24]
 800c140:	f001 f93e 	bl	800d3c0 <pxPortInitialiseStack>
 800c144:	4602      	mov	r2, r0
 800c146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c148:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d002      	beq.n	800c156 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c154:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c156:	bf00      	nop
 800c158:	3720      	adds	r7, #32
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
	...

0800c160 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c168:	f001 fa5e 	bl	800d628 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c16c:	4b2d      	ldr	r3, [pc, #180]	@ (800c224 <prvAddNewTaskToReadyList+0xc4>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	3301      	adds	r3, #1
 800c172:	4a2c      	ldr	r2, [pc, #176]	@ (800c224 <prvAddNewTaskToReadyList+0xc4>)
 800c174:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c176:	4b2c      	ldr	r3, [pc, #176]	@ (800c228 <prvAddNewTaskToReadyList+0xc8>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d109      	bne.n	800c192 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c17e:	4a2a      	ldr	r2, [pc, #168]	@ (800c228 <prvAddNewTaskToReadyList+0xc8>)
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c184:	4b27      	ldr	r3, [pc, #156]	@ (800c224 <prvAddNewTaskToReadyList+0xc4>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d110      	bne.n	800c1ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c18c:	f000 fc1e 	bl	800c9cc <prvInitialiseTaskLists>
 800c190:	e00d      	b.n	800c1ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c192:	4b26      	ldr	r3, [pc, #152]	@ (800c22c <prvAddNewTaskToReadyList+0xcc>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d109      	bne.n	800c1ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c19a:	4b23      	ldr	r3, [pc, #140]	@ (800c228 <prvAddNewTaskToReadyList+0xc8>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d802      	bhi.n	800c1ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c1a8:	4a1f      	ldr	r2, [pc, #124]	@ (800c228 <prvAddNewTaskToReadyList+0xc8>)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c1ae:	4b20      	ldr	r3, [pc, #128]	@ (800c230 <prvAddNewTaskToReadyList+0xd0>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	4a1e      	ldr	r2, [pc, #120]	@ (800c230 <prvAddNewTaskToReadyList+0xd0>)
 800c1b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c1b8:	4b1d      	ldr	r3, [pc, #116]	@ (800c230 <prvAddNewTaskToReadyList+0xd0>)
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1c4:	4b1b      	ldr	r3, [pc, #108]	@ (800c234 <prvAddNewTaskToReadyList+0xd4>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d903      	bls.n	800c1d4 <prvAddNewTaskToReadyList+0x74>
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d0:	4a18      	ldr	r2, [pc, #96]	@ (800c234 <prvAddNewTaskToReadyList+0xd4>)
 800c1d2:	6013      	str	r3, [r2, #0]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1d8:	4613      	mov	r3, r2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	4a15      	ldr	r2, [pc, #84]	@ (800c238 <prvAddNewTaskToReadyList+0xd8>)
 800c1e2:	441a      	add	r2, r3
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	3304      	adds	r3, #4
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	f7ff f901 	bl	800b3f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c1f0:	f001 fa4c 	bl	800d68c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c1f4:	4b0d      	ldr	r3, [pc, #52]	@ (800c22c <prvAddNewTaskToReadyList+0xcc>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d00e      	beq.n	800c21a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c1fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c228 <prvAddNewTaskToReadyList+0xc8>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c206:	429a      	cmp	r2, r3
 800c208:	d207      	bcs.n	800c21a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c20a:	4b0c      	ldr	r3, [pc, #48]	@ (800c23c <prvAddNewTaskToReadyList+0xdc>)
 800c20c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c210:	601a      	str	r2, [r3, #0]
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c21a:	bf00      	nop
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	20001228 	.word	0x20001228
 800c228:	20000d54 	.word	0x20000d54
 800c22c:	20001234 	.word	0x20001234
 800c230:	20001244 	.word	0x20001244
 800c234:	20001230 	.word	0x20001230
 800c238:	20000d58 	.word	0x20000d58
 800c23c:	e000ed04 	.word	0xe000ed04

0800c240 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c248:	2300      	movs	r3, #0
 800c24a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d018      	beq.n	800c284 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c252:	4b14      	ldr	r3, [pc, #80]	@ (800c2a4 <vTaskDelay+0x64>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d00b      	beq.n	800c272 <vTaskDelay+0x32>
	__asm volatile
 800c25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	60bb      	str	r3, [r7, #8]
}
 800c26c:	bf00      	nop
 800c26e:	bf00      	nop
 800c270:	e7fd      	b.n	800c26e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c272:	f000 f883 	bl	800c37c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c276:	2100      	movs	r1, #0
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f000 fcf3 	bl	800cc64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c27e:	f000 f88b 	bl	800c398 <xTaskResumeAll>
 800c282:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d107      	bne.n	800c29a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c28a:	4b07      	ldr	r3, [pc, #28]	@ (800c2a8 <vTaskDelay+0x68>)
 800c28c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c290:	601a      	str	r2, [r3, #0]
 800c292:	f3bf 8f4f 	dsb	sy
 800c296:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c29a:	bf00      	nop
 800c29c:	3710      	adds	r7, #16
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
 800c2a2:	bf00      	nop
 800c2a4:	20001250 	.word	0x20001250
 800c2a8:	e000ed04 	.word	0xe000ed04

0800c2ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b08a      	sub	sp, #40	@ 0x28
 800c2b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c2ba:	463a      	mov	r2, r7
 800c2bc:	1d39      	adds	r1, r7, #4
 800c2be:	f107 0308 	add.w	r3, r7, #8
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7ff f834 	bl	800b330 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c2c8:	6839      	ldr	r1, [r7, #0]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	9202      	str	r2, [sp, #8]
 800c2d0:	9301      	str	r3, [sp, #4]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9300      	str	r3, [sp, #0]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	460a      	mov	r2, r1
 800c2da:	4922      	ldr	r1, [pc, #136]	@ (800c364 <vTaskStartScheduler+0xb8>)
 800c2dc:	4822      	ldr	r0, [pc, #136]	@ (800c368 <vTaskStartScheduler+0xbc>)
 800c2de:	f7ff fe09 	bl	800bef4 <xTaskCreateStatic>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	4a21      	ldr	r2, [pc, #132]	@ (800c36c <vTaskStartScheduler+0xc0>)
 800c2e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2e8:	4b20      	ldr	r3, [pc, #128]	@ (800c36c <vTaskStartScheduler+0xc0>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d002      	beq.n	800c2f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	617b      	str	r3, [r7, #20]
 800c2f4:	e001      	b.n	800c2fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c2fa:	697b      	ldr	r3, [r7, #20]
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	d102      	bne.n	800c306 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c300:	f000 fd04 	bl	800cd0c <xTimerCreateTimerTask>
 800c304:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d116      	bne.n	800c33a <vTaskStartScheduler+0x8e>
	__asm volatile
 800c30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c310:	f383 8811 	msr	BASEPRI, r3
 800c314:	f3bf 8f6f 	isb	sy
 800c318:	f3bf 8f4f 	dsb	sy
 800c31c:	613b      	str	r3, [r7, #16]
}
 800c31e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c320:	4b13      	ldr	r3, [pc, #76]	@ (800c370 <vTaskStartScheduler+0xc4>)
 800c322:	f04f 32ff 	mov.w	r2, #4294967295
 800c326:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c328:	4b12      	ldr	r3, [pc, #72]	@ (800c374 <vTaskStartScheduler+0xc8>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c32e:	4b12      	ldr	r3, [pc, #72]	@ (800c378 <vTaskStartScheduler+0xcc>)
 800c330:	2200      	movs	r2, #0
 800c332:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c334:	f001 f8d4 	bl	800d4e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c338:	e00f      	b.n	800c35a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c340:	d10b      	bne.n	800c35a <vTaskStartScheduler+0xae>
	__asm volatile
 800c342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c346:	f383 8811 	msr	BASEPRI, r3
 800c34a:	f3bf 8f6f 	isb	sy
 800c34e:	f3bf 8f4f 	dsb	sy
 800c352:	60fb      	str	r3, [r7, #12]
}
 800c354:	bf00      	nop
 800c356:	bf00      	nop
 800c358:	e7fd      	b.n	800c356 <vTaskStartScheduler+0xaa>
}
 800c35a:	bf00      	nop
 800c35c:	3718      	adds	r7, #24
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	08011370 	.word	0x08011370
 800c368:	0800c99d 	.word	0x0800c99d
 800c36c:	2000124c 	.word	0x2000124c
 800c370:	20001248 	.word	0x20001248
 800c374:	20001234 	.word	0x20001234
 800c378:	2000122c 	.word	0x2000122c

0800c37c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c37c:	b480      	push	{r7}
 800c37e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c380:	4b04      	ldr	r3, [pc, #16]	@ (800c394 <vTaskSuspendAll+0x18>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	3301      	adds	r3, #1
 800c386:	4a03      	ldr	r2, [pc, #12]	@ (800c394 <vTaskSuspendAll+0x18>)
 800c388:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c38a:	bf00      	nop
 800c38c:	46bd      	mov	sp, r7
 800c38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c392:	4770      	bx	lr
 800c394:	20001250 	.word	0x20001250

0800c398 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c3a6:	4b42      	ldr	r3, [pc, #264]	@ (800c4b0 <xTaskResumeAll+0x118>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d10b      	bne.n	800c3c6 <xTaskResumeAll+0x2e>
	__asm volatile
 800c3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3b2:	f383 8811 	msr	BASEPRI, r3
 800c3b6:	f3bf 8f6f 	isb	sy
 800c3ba:	f3bf 8f4f 	dsb	sy
 800c3be:	603b      	str	r3, [r7, #0]
}
 800c3c0:	bf00      	nop
 800c3c2:	bf00      	nop
 800c3c4:	e7fd      	b.n	800c3c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3c6:	f001 f92f 	bl	800d628 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3ca:	4b39      	ldr	r3, [pc, #228]	@ (800c4b0 <xTaskResumeAll+0x118>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	3b01      	subs	r3, #1
 800c3d0:	4a37      	ldr	r2, [pc, #220]	@ (800c4b0 <xTaskResumeAll+0x118>)
 800c3d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3d4:	4b36      	ldr	r3, [pc, #216]	@ (800c4b0 <xTaskResumeAll+0x118>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d162      	bne.n	800c4a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3dc:	4b35      	ldr	r3, [pc, #212]	@ (800c4b4 <xTaskResumeAll+0x11c>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d05e      	beq.n	800c4a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3e4:	e02f      	b.n	800c446 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3e6:	4b34      	ldr	r3, [pc, #208]	@ (800c4b8 <xTaskResumeAll+0x120>)
 800c3e8:	68db      	ldr	r3, [r3, #12]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	3318      	adds	r3, #24
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f7ff f85a 	bl	800b4ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	3304      	adds	r3, #4
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7ff f855 	bl	800b4ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c406:	4b2d      	ldr	r3, [pc, #180]	@ (800c4bc <xTaskResumeAll+0x124>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	429a      	cmp	r2, r3
 800c40c:	d903      	bls.n	800c416 <xTaskResumeAll+0x7e>
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c412:	4a2a      	ldr	r2, [pc, #168]	@ (800c4bc <xTaskResumeAll+0x124>)
 800c414:	6013      	str	r3, [r2, #0]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c41a:	4613      	mov	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	4413      	add	r3, r2
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	4a27      	ldr	r2, [pc, #156]	@ (800c4c0 <xTaskResumeAll+0x128>)
 800c424:	441a      	add	r2, r3
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	3304      	adds	r3, #4
 800c42a:	4619      	mov	r1, r3
 800c42c:	4610      	mov	r0, r2
 800c42e:	f7fe ffe0 	bl	800b3f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c436:	4b23      	ldr	r3, [pc, #140]	@ (800c4c4 <xTaskResumeAll+0x12c>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d302      	bcc.n	800c446 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c440:	4b21      	ldr	r3, [pc, #132]	@ (800c4c8 <xTaskResumeAll+0x130>)
 800c442:	2201      	movs	r2, #1
 800c444:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c446:	4b1c      	ldr	r3, [pc, #112]	@ (800c4b8 <xTaskResumeAll+0x120>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d1cb      	bne.n	800c3e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d001      	beq.n	800c458 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c454:	f000 fb58 	bl	800cb08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c458:	4b1c      	ldr	r3, [pc, #112]	@ (800c4cc <xTaskResumeAll+0x134>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d010      	beq.n	800c486 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c464:	f000 f846 	bl	800c4f4 <xTaskIncrementTick>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d002      	beq.n	800c474 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c46e:	4b16      	ldr	r3, [pc, #88]	@ (800c4c8 <xTaskResumeAll+0x130>)
 800c470:	2201      	movs	r2, #1
 800c472:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	3b01      	subs	r3, #1
 800c478:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d1f1      	bne.n	800c464 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c480:	4b12      	ldr	r3, [pc, #72]	@ (800c4cc <xTaskResumeAll+0x134>)
 800c482:	2200      	movs	r2, #0
 800c484:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c486:	4b10      	ldr	r3, [pc, #64]	@ (800c4c8 <xTaskResumeAll+0x130>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d009      	beq.n	800c4a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c48e:	2301      	movs	r3, #1
 800c490:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c492:	4b0f      	ldr	r3, [pc, #60]	@ (800c4d0 <xTaskResumeAll+0x138>)
 800c494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c498:	601a      	str	r2, [r3, #0]
 800c49a:	f3bf 8f4f 	dsb	sy
 800c49e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c4a2:	f001 f8f3 	bl	800d68c <vPortExitCritical>

	return xAlreadyYielded;
 800c4a6:	68bb      	ldr	r3, [r7, #8]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3710      	adds	r7, #16
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	20001250 	.word	0x20001250
 800c4b4:	20001228 	.word	0x20001228
 800c4b8:	200011e8 	.word	0x200011e8
 800c4bc:	20001230 	.word	0x20001230
 800c4c0:	20000d58 	.word	0x20000d58
 800c4c4:	20000d54 	.word	0x20000d54
 800c4c8:	2000123c 	.word	0x2000123c
 800c4cc:	20001238 	.word	0x20001238
 800c4d0:	e000ed04 	.word	0xe000ed04

0800c4d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b083      	sub	sp, #12
 800c4d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c4da:	4b05      	ldr	r3, [pc, #20]	@ (800c4f0 <xTaskGetTickCount+0x1c>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c4e0:	687b      	ldr	r3, [r7, #4]
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	370c      	adds	r7, #12
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ec:	4770      	bx	lr
 800c4ee:	bf00      	nop
 800c4f0:	2000122c 	.word	0x2000122c

0800c4f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b086      	sub	sp, #24
 800c4f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4fe:	4b4f      	ldr	r3, [pc, #316]	@ (800c63c <xTaskIncrementTick+0x148>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	f040 8090 	bne.w	800c628 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c508:	4b4d      	ldr	r3, [pc, #308]	@ (800c640 <xTaskIncrementTick+0x14c>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	3301      	adds	r3, #1
 800c50e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c510:	4a4b      	ldr	r2, [pc, #300]	@ (800c640 <xTaskIncrementTick+0x14c>)
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d121      	bne.n	800c560 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c51c:	4b49      	ldr	r3, [pc, #292]	@ (800c644 <xTaskIncrementTick+0x150>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00b      	beq.n	800c53e <xTaskIncrementTick+0x4a>
	__asm volatile
 800c526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c52a:	f383 8811 	msr	BASEPRI, r3
 800c52e:	f3bf 8f6f 	isb	sy
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	603b      	str	r3, [r7, #0]
}
 800c538:	bf00      	nop
 800c53a:	bf00      	nop
 800c53c:	e7fd      	b.n	800c53a <xTaskIncrementTick+0x46>
 800c53e:	4b41      	ldr	r3, [pc, #260]	@ (800c644 <xTaskIncrementTick+0x150>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	60fb      	str	r3, [r7, #12]
 800c544:	4b40      	ldr	r3, [pc, #256]	@ (800c648 <xTaskIncrementTick+0x154>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a3e      	ldr	r2, [pc, #248]	@ (800c644 <xTaskIncrementTick+0x150>)
 800c54a:	6013      	str	r3, [r2, #0]
 800c54c:	4a3e      	ldr	r2, [pc, #248]	@ (800c648 <xTaskIncrementTick+0x154>)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	6013      	str	r3, [r2, #0]
 800c552:	4b3e      	ldr	r3, [pc, #248]	@ (800c64c <xTaskIncrementTick+0x158>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	3301      	adds	r3, #1
 800c558:	4a3c      	ldr	r2, [pc, #240]	@ (800c64c <xTaskIncrementTick+0x158>)
 800c55a:	6013      	str	r3, [r2, #0]
 800c55c:	f000 fad4 	bl	800cb08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c560:	4b3b      	ldr	r3, [pc, #236]	@ (800c650 <xTaskIncrementTick+0x15c>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	693a      	ldr	r2, [r7, #16]
 800c566:	429a      	cmp	r2, r3
 800c568:	d349      	bcc.n	800c5fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c56a:	4b36      	ldr	r3, [pc, #216]	@ (800c644 <xTaskIncrementTick+0x150>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d104      	bne.n	800c57e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c574:	4b36      	ldr	r3, [pc, #216]	@ (800c650 <xTaskIncrementTick+0x15c>)
 800c576:	f04f 32ff 	mov.w	r2, #4294967295
 800c57a:	601a      	str	r2, [r3, #0]
					break;
 800c57c:	e03f      	b.n	800c5fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c57e:	4b31      	ldr	r3, [pc, #196]	@ (800c644 <xTaskIncrementTick+0x150>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	68db      	ldr	r3, [r3, #12]
 800c584:	68db      	ldr	r3, [r3, #12]
 800c586:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c58e:	693a      	ldr	r2, [r7, #16]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	429a      	cmp	r2, r3
 800c594:	d203      	bcs.n	800c59e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c596:	4a2e      	ldr	r2, [pc, #184]	@ (800c650 <xTaskIncrementTick+0x15c>)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c59c:	e02f      	b.n	800c5fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	3304      	adds	r3, #4
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f7fe ff82 	bl	800b4ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d004      	beq.n	800c5ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	3318      	adds	r3, #24
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f7fe ff79 	bl	800b4ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5be:	4b25      	ldr	r3, [pc, #148]	@ (800c654 <xTaskIncrementTick+0x160>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d903      	bls.n	800c5ce <xTaskIncrementTick+0xda>
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ca:	4a22      	ldr	r2, [pc, #136]	@ (800c654 <xTaskIncrementTick+0x160>)
 800c5cc:	6013      	str	r3, [r2, #0]
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4413      	add	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4a1f      	ldr	r2, [pc, #124]	@ (800c658 <xTaskIncrementTick+0x164>)
 800c5dc:	441a      	add	r2, r3
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	3304      	adds	r3, #4
 800c5e2:	4619      	mov	r1, r3
 800c5e4:	4610      	mov	r0, r2
 800c5e6:	f7fe ff04 	bl	800b3f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5ee:	4b1b      	ldr	r3, [pc, #108]	@ (800c65c <xTaskIncrementTick+0x168>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d3b8      	bcc.n	800c56a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5fc:	e7b5      	b.n	800c56a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c5fe:	4b17      	ldr	r3, [pc, #92]	@ (800c65c <xTaskIncrementTick+0x168>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c604:	4914      	ldr	r1, [pc, #80]	@ (800c658 <xTaskIncrementTick+0x164>)
 800c606:	4613      	mov	r3, r2
 800c608:	009b      	lsls	r3, r3, #2
 800c60a:	4413      	add	r3, r2
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	440b      	add	r3, r1
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	2b01      	cmp	r3, #1
 800c614:	d901      	bls.n	800c61a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c616:	2301      	movs	r3, #1
 800c618:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c61a:	4b11      	ldr	r3, [pc, #68]	@ (800c660 <xTaskIncrementTick+0x16c>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d007      	beq.n	800c632 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c622:	2301      	movs	r3, #1
 800c624:	617b      	str	r3, [r7, #20]
 800c626:	e004      	b.n	800c632 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c628:	4b0e      	ldr	r3, [pc, #56]	@ (800c664 <xTaskIncrementTick+0x170>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	3301      	adds	r3, #1
 800c62e:	4a0d      	ldr	r2, [pc, #52]	@ (800c664 <xTaskIncrementTick+0x170>)
 800c630:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c632:	697b      	ldr	r3, [r7, #20]
}
 800c634:	4618      	mov	r0, r3
 800c636:	3718      	adds	r7, #24
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	20001250 	.word	0x20001250
 800c640:	2000122c 	.word	0x2000122c
 800c644:	200011e0 	.word	0x200011e0
 800c648:	200011e4 	.word	0x200011e4
 800c64c:	20001240 	.word	0x20001240
 800c650:	20001248 	.word	0x20001248
 800c654:	20001230 	.word	0x20001230
 800c658:	20000d58 	.word	0x20000d58
 800c65c:	20000d54 	.word	0x20000d54
 800c660:	2000123c 	.word	0x2000123c
 800c664:	20001238 	.word	0x20001238

0800c668 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c668:	b480      	push	{r7}
 800c66a:	b085      	sub	sp, #20
 800c66c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c66e:	4b28      	ldr	r3, [pc, #160]	@ (800c710 <vTaskSwitchContext+0xa8>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d003      	beq.n	800c67e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c676:	4b27      	ldr	r3, [pc, #156]	@ (800c714 <vTaskSwitchContext+0xac>)
 800c678:	2201      	movs	r2, #1
 800c67a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c67c:	e042      	b.n	800c704 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800c67e:	4b25      	ldr	r3, [pc, #148]	@ (800c714 <vTaskSwitchContext+0xac>)
 800c680:	2200      	movs	r2, #0
 800c682:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c684:	4b24      	ldr	r3, [pc, #144]	@ (800c718 <vTaskSwitchContext+0xb0>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	60fb      	str	r3, [r7, #12]
 800c68a:	e011      	b.n	800c6b0 <vTaskSwitchContext+0x48>
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d10b      	bne.n	800c6aa <vTaskSwitchContext+0x42>
	__asm volatile
 800c692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c696:	f383 8811 	msr	BASEPRI, r3
 800c69a:	f3bf 8f6f 	isb	sy
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	607b      	str	r3, [r7, #4]
}
 800c6a4:	bf00      	nop
 800c6a6:	bf00      	nop
 800c6a8:	e7fd      	b.n	800c6a6 <vTaskSwitchContext+0x3e>
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3b01      	subs	r3, #1
 800c6ae:	60fb      	str	r3, [r7, #12]
 800c6b0:	491a      	ldr	r1, [pc, #104]	@ (800c71c <vTaskSwitchContext+0xb4>)
 800c6b2:	68fa      	ldr	r2, [r7, #12]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	4413      	add	r3, r2
 800c6ba:	009b      	lsls	r3, r3, #2
 800c6bc:	440b      	add	r3, r1
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d0e3      	beq.n	800c68c <vTaskSwitchContext+0x24>
 800c6c4:	68fa      	ldr	r2, [r7, #12]
 800c6c6:	4613      	mov	r3, r2
 800c6c8:	009b      	lsls	r3, r3, #2
 800c6ca:	4413      	add	r3, r2
 800c6cc:	009b      	lsls	r3, r3, #2
 800c6ce:	4a13      	ldr	r2, [pc, #76]	@ (800c71c <vTaskSwitchContext+0xb4>)
 800c6d0:	4413      	add	r3, r2
 800c6d2:	60bb      	str	r3, [r7, #8]
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	685a      	ldr	r2, [r3, #4]
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	605a      	str	r2, [r3, #4]
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	685a      	ldr	r2, [r3, #4]
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	3308      	adds	r3, #8
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d104      	bne.n	800c6f4 <vTaskSwitchContext+0x8c>
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	685a      	ldr	r2, [r3, #4]
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	605a      	str	r2, [r3, #4]
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	685b      	ldr	r3, [r3, #4]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	4a09      	ldr	r2, [pc, #36]	@ (800c720 <vTaskSwitchContext+0xb8>)
 800c6fc:	6013      	str	r3, [r2, #0]
 800c6fe:	4a06      	ldr	r2, [pc, #24]	@ (800c718 <vTaskSwitchContext+0xb0>)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	6013      	str	r3, [r2, #0]
}
 800c704:	bf00      	nop
 800c706:	3714      	adds	r7, #20
 800c708:	46bd      	mov	sp, r7
 800c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70e:	4770      	bx	lr
 800c710:	20001250 	.word	0x20001250
 800c714:	2000123c 	.word	0x2000123c
 800c718:	20001230 	.word	0x20001230
 800c71c:	20000d58 	.word	0x20000d58
 800c720:	20000d54 	.word	0x20000d54

0800c724 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b084      	sub	sp, #16
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d10b      	bne.n	800c74c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c738:	f383 8811 	msr	BASEPRI, r3
 800c73c:	f3bf 8f6f 	isb	sy
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	60fb      	str	r3, [r7, #12]
}
 800c746:	bf00      	nop
 800c748:	bf00      	nop
 800c74a:	e7fd      	b.n	800c748 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c74c:	4b07      	ldr	r3, [pc, #28]	@ (800c76c <vTaskPlaceOnEventList+0x48>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	3318      	adds	r3, #24
 800c752:	4619      	mov	r1, r3
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f7fe fe70 	bl	800b43a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c75a:	2101      	movs	r1, #1
 800c75c:	6838      	ldr	r0, [r7, #0]
 800c75e:	f000 fa81 	bl	800cc64 <prvAddCurrentTaskToDelayedList>
}
 800c762:	bf00      	nop
 800c764:	3710      	adds	r7, #16
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
 800c76a:	bf00      	nop
 800c76c:	20000d54 	.word	0x20000d54

0800c770 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c770:	b580      	push	{r7, lr}
 800c772:	b086      	sub	sp, #24
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d10b      	bne.n	800c79a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c786:	f383 8811 	msr	BASEPRI, r3
 800c78a:	f3bf 8f6f 	isb	sy
 800c78e:	f3bf 8f4f 	dsb	sy
 800c792:	617b      	str	r3, [r7, #20]
}
 800c794:	bf00      	nop
 800c796:	bf00      	nop
 800c798:	e7fd      	b.n	800c796 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c79a:	4b0a      	ldr	r3, [pc, #40]	@ (800c7c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	3318      	adds	r3, #24
 800c7a0:	4619      	mov	r1, r3
 800c7a2:	68f8      	ldr	r0, [r7, #12]
 800c7a4:	f7fe fe25 	bl	800b3f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d002      	beq.n	800c7b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c7ae:	f04f 33ff 	mov.w	r3, #4294967295
 800c7b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c7b4:	6879      	ldr	r1, [r7, #4]
 800c7b6:	68b8      	ldr	r0, [r7, #8]
 800c7b8:	f000 fa54 	bl	800cc64 <prvAddCurrentTaskToDelayedList>
	}
 800c7bc:	bf00      	nop
 800c7be:	3718      	adds	r7, #24
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}
 800c7c4:	20000d54 	.word	0x20000d54

0800c7c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b086      	sub	sp, #24
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	68db      	ldr	r3, [r3, #12]
 800c7d4:	68db      	ldr	r3, [r3, #12]
 800c7d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10b      	bne.n	800c7f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7e2:	f383 8811 	msr	BASEPRI, r3
 800c7e6:	f3bf 8f6f 	isb	sy
 800c7ea:	f3bf 8f4f 	dsb	sy
 800c7ee:	60fb      	str	r3, [r7, #12]
}
 800c7f0:	bf00      	nop
 800c7f2:	bf00      	nop
 800c7f4:	e7fd      	b.n	800c7f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	3318      	adds	r3, #24
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7fe fe56 	bl	800b4ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c800:	4b1d      	ldr	r3, [pc, #116]	@ (800c878 <xTaskRemoveFromEventList+0xb0>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d11d      	bne.n	800c844 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	3304      	adds	r3, #4
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7fe fe4d 	bl	800b4ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c816:	4b19      	ldr	r3, [pc, #100]	@ (800c87c <xTaskRemoveFromEventList+0xb4>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d903      	bls.n	800c826 <xTaskRemoveFromEventList+0x5e>
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c822:	4a16      	ldr	r2, [pc, #88]	@ (800c87c <xTaskRemoveFromEventList+0xb4>)
 800c824:	6013      	str	r3, [r2, #0]
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c82a:	4613      	mov	r3, r2
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	4413      	add	r3, r2
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	4a13      	ldr	r2, [pc, #76]	@ (800c880 <xTaskRemoveFromEventList+0xb8>)
 800c834:	441a      	add	r2, r3
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	3304      	adds	r3, #4
 800c83a:	4619      	mov	r1, r3
 800c83c:	4610      	mov	r0, r2
 800c83e:	f7fe fdd8 	bl	800b3f2 <vListInsertEnd>
 800c842:	e005      	b.n	800c850 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	3318      	adds	r3, #24
 800c848:	4619      	mov	r1, r3
 800c84a:	480e      	ldr	r0, [pc, #56]	@ (800c884 <xTaskRemoveFromEventList+0xbc>)
 800c84c:	f7fe fdd1 	bl	800b3f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c854:	4b0c      	ldr	r3, [pc, #48]	@ (800c888 <xTaskRemoveFromEventList+0xc0>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d905      	bls.n	800c86a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c85e:	2301      	movs	r3, #1
 800c860:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c862:	4b0a      	ldr	r3, [pc, #40]	@ (800c88c <xTaskRemoveFromEventList+0xc4>)
 800c864:	2201      	movs	r2, #1
 800c866:	601a      	str	r2, [r3, #0]
 800c868:	e001      	b.n	800c86e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c86a:	2300      	movs	r3, #0
 800c86c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c86e:	697b      	ldr	r3, [r7, #20]
}
 800c870:	4618      	mov	r0, r3
 800c872:	3718      	adds	r7, #24
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	20001250 	.word	0x20001250
 800c87c:	20001230 	.word	0x20001230
 800c880:	20000d58 	.word	0x20000d58
 800c884:	200011e8 	.word	0x200011e8
 800c888:	20000d54 	.word	0x20000d54
 800c88c:	2000123c 	.word	0x2000123c

0800c890 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c898:	4b06      	ldr	r3, [pc, #24]	@ (800c8b4 <vTaskInternalSetTimeOutState+0x24>)
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c8a0:	4b05      	ldr	r3, [pc, #20]	@ (800c8b8 <vTaskInternalSetTimeOutState+0x28>)
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	605a      	str	r2, [r3, #4]
}
 800c8a8:	bf00      	nop
 800c8aa:	370c      	adds	r7, #12
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b2:	4770      	bx	lr
 800c8b4:	20001240 	.word	0x20001240
 800c8b8:	2000122c 	.word	0x2000122c

0800c8bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b088      	sub	sp, #32
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d10b      	bne.n	800c8e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8d0:	f383 8811 	msr	BASEPRI, r3
 800c8d4:	f3bf 8f6f 	isb	sy
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	613b      	str	r3, [r7, #16]
}
 800c8de:	bf00      	nop
 800c8e0:	bf00      	nop
 800c8e2:	e7fd      	b.n	800c8e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d10b      	bne.n	800c902 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c8ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ee:	f383 8811 	msr	BASEPRI, r3
 800c8f2:	f3bf 8f6f 	isb	sy
 800c8f6:	f3bf 8f4f 	dsb	sy
 800c8fa:	60fb      	str	r3, [r7, #12]
}
 800c8fc:	bf00      	nop
 800c8fe:	bf00      	nop
 800c900:	e7fd      	b.n	800c8fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c902:	f000 fe91 	bl	800d628 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c906:	4b1d      	ldr	r3, [pc, #116]	@ (800c97c <xTaskCheckForTimeOut+0xc0>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	69ba      	ldr	r2, [r7, #24]
 800c912:	1ad3      	subs	r3, r2, r3
 800c914:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c91e:	d102      	bne.n	800c926 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c920:	2300      	movs	r3, #0
 800c922:	61fb      	str	r3, [r7, #28]
 800c924:	e023      	b.n	800c96e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	4b15      	ldr	r3, [pc, #84]	@ (800c980 <xTaskCheckForTimeOut+0xc4>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	429a      	cmp	r2, r3
 800c930:	d007      	beq.n	800c942 <xTaskCheckForTimeOut+0x86>
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	685b      	ldr	r3, [r3, #4]
 800c936:	69ba      	ldr	r2, [r7, #24]
 800c938:	429a      	cmp	r2, r3
 800c93a:	d302      	bcc.n	800c942 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c93c:	2301      	movs	r3, #1
 800c93e:	61fb      	str	r3, [r7, #28]
 800c940:	e015      	b.n	800c96e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	697a      	ldr	r2, [r7, #20]
 800c948:	429a      	cmp	r2, r3
 800c94a:	d20b      	bcs.n	800c964 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	681a      	ldr	r2, [r3, #0]
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	1ad2      	subs	r2, r2, r3
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f7ff ff99 	bl	800c890 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c95e:	2300      	movs	r3, #0
 800c960:	61fb      	str	r3, [r7, #28]
 800c962:	e004      	b.n	800c96e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	2200      	movs	r2, #0
 800c968:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c96a:	2301      	movs	r3, #1
 800c96c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c96e:	f000 fe8d 	bl	800d68c <vPortExitCritical>

	return xReturn;
 800c972:	69fb      	ldr	r3, [r7, #28]
}
 800c974:	4618      	mov	r0, r3
 800c976:	3720      	adds	r7, #32
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	2000122c 	.word	0x2000122c
 800c980:	20001240 	.word	0x20001240

0800c984 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c984:	b480      	push	{r7}
 800c986:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c988:	4b03      	ldr	r3, [pc, #12]	@ (800c998 <vTaskMissedYield+0x14>)
 800c98a:	2201      	movs	r2, #1
 800c98c:	601a      	str	r2, [r3, #0]
}
 800c98e:	bf00      	nop
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr
 800c998:	2000123c 	.word	0x2000123c

0800c99c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b082      	sub	sp, #8
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c9a4:	f000 f852 	bl	800ca4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c9a8:	4b06      	ldr	r3, [pc, #24]	@ (800c9c4 <prvIdleTask+0x28>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	2b01      	cmp	r3, #1
 800c9ae:	d9f9      	bls.n	800c9a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c9b0:	4b05      	ldr	r3, [pc, #20]	@ (800c9c8 <prvIdleTask+0x2c>)
 800c9b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9b6:	601a      	str	r2, [r3, #0]
 800c9b8:	f3bf 8f4f 	dsb	sy
 800c9bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c9c0:	e7f0      	b.n	800c9a4 <prvIdleTask+0x8>
 800c9c2:	bf00      	nop
 800c9c4:	20000d58 	.word	0x20000d58
 800c9c8:	e000ed04 	.word	0xe000ed04

0800c9cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b082      	sub	sp, #8
 800c9d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	607b      	str	r3, [r7, #4]
 800c9d6:	e00c      	b.n	800c9f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c9d8:	687a      	ldr	r2, [r7, #4]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	4413      	add	r3, r2
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	4a12      	ldr	r2, [pc, #72]	@ (800ca2c <prvInitialiseTaskLists+0x60>)
 800c9e4:	4413      	add	r3, r2
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f7fe fcd6 	bl	800b398 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	3301      	adds	r3, #1
 800c9f0:	607b      	str	r3, [r7, #4]
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2b37      	cmp	r3, #55	@ 0x37
 800c9f6:	d9ef      	bls.n	800c9d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9f8:	480d      	ldr	r0, [pc, #52]	@ (800ca30 <prvInitialiseTaskLists+0x64>)
 800c9fa:	f7fe fccd 	bl	800b398 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9fe:	480d      	ldr	r0, [pc, #52]	@ (800ca34 <prvInitialiseTaskLists+0x68>)
 800ca00:	f7fe fcca 	bl	800b398 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ca04:	480c      	ldr	r0, [pc, #48]	@ (800ca38 <prvInitialiseTaskLists+0x6c>)
 800ca06:	f7fe fcc7 	bl	800b398 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ca0a:	480c      	ldr	r0, [pc, #48]	@ (800ca3c <prvInitialiseTaskLists+0x70>)
 800ca0c:	f7fe fcc4 	bl	800b398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ca10:	480b      	ldr	r0, [pc, #44]	@ (800ca40 <prvInitialiseTaskLists+0x74>)
 800ca12:	f7fe fcc1 	bl	800b398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ca16:	4b0b      	ldr	r3, [pc, #44]	@ (800ca44 <prvInitialiseTaskLists+0x78>)
 800ca18:	4a05      	ldr	r2, [pc, #20]	@ (800ca30 <prvInitialiseTaskLists+0x64>)
 800ca1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ca1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ca48 <prvInitialiseTaskLists+0x7c>)
 800ca1e:	4a05      	ldr	r2, [pc, #20]	@ (800ca34 <prvInitialiseTaskLists+0x68>)
 800ca20:	601a      	str	r2, [r3, #0]
}
 800ca22:	bf00      	nop
 800ca24:	3708      	adds	r7, #8
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	20000d58 	.word	0x20000d58
 800ca30:	200011b8 	.word	0x200011b8
 800ca34:	200011cc 	.word	0x200011cc
 800ca38:	200011e8 	.word	0x200011e8
 800ca3c:	200011fc 	.word	0x200011fc
 800ca40:	20001214 	.word	0x20001214
 800ca44:	200011e0 	.word	0x200011e0
 800ca48:	200011e4 	.word	0x200011e4

0800ca4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b082      	sub	sp, #8
 800ca50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca52:	e019      	b.n	800ca88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca54:	f000 fde8 	bl	800d628 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca58:	4b10      	ldr	r3, [pc, #64]	@ (800ca9c <prvCheckTasksWaitingTermination+0x50>)
 800ca5a:	68db      	ldr	r3, [r3, #12]
 800ca5c:	68db      	ldr	r3, [r3, #12]
 800ca5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	3304      	adds	r3, #4
 800ca64:	4618      	mov	r0, r3
 800ca66:	f7fe fd21 	bl	800b4ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca6a:	4b0d      	ldr	r3, [pc, #52]	@ (800caa0 <prvCheckTasksWaitingTermination+0x54>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	4a0b      	ldr	r2, [pc, #44]	@ (800caa0 <prvCheckTasksWaitingTermination+0x54>)
 800ca72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca74:	4b0b      	ldr	r3, [pc, #44]	@ (800caa4 <prvCheckTasksWaitingTermination+0x58>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	3b01      	subs	r3, #1
 800ca7a:	4a0a      	ldr	r2, [pc, #40]	@ (800caa4 <prvCheckTasksWaitingTermination+0x58>)
 800ca7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca7e:	f000 fe05 	bl	800d68c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f000 f810 	bl	800caa8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca88:	4b06      	ldr	r3, [pc, #24]	@ (800caa4 <prvCheckTasksWaitingTermination+0x58>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d1e1      	bne.n	800ca54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca90:	bf00      	nop
 800ca92:	bf00      	nop
 800ca94:	3708      	adds	r7, #8
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop
 800ca9c:	200011fc 	.word	0x200011fc
 800caa0:	20001228 	.word	0x20001228
 800caa4:	20001210 	.word	0x20001210

0800caa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d108      	bne.n	800cacc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cabe:	4618      	mov	r0, r3
 800cac0:	f000 ffa2 	bl	800da08 <vPortFree>
				vPortFree( pxTCB );
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f000 ff9f 	bl	800da08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800caca:	e019      	b.n	800cb00 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cad2:	2b01      	cmp	r3, #1
 800cad4:	d103      	bne.n	800cade <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f000 ff96 	bl	800da08 <vPortFree>
	}
 800cadc:	e010      	b.n	800cb00 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cae4:	2b02      	cmp	r3, #2
 800cae6:	d00b      	beq.n	800cb00 <prvDeleteTCB+0x58>
	__asm volatile
 800cae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caec:	f383 8811 	msr	BASEPRI, r3
 800caf0:	f3bf 8f6f 	isb	sy
 800caf4:	f3bf 8f4f 	dsb	sy
 800caf8:	60fb      	str	r3, [r7, #12]
}
 800cafa:	bf00      	nop
 800cafc:	bf00      	nop
 800cafe:	e7fd      	b.n	800cafc <prvDeleteTCB+0x54>
	}
 800cb00:	bf00      	nop
 800cb02:	3710      	adds	r7, #16
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}

0800cb08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cb08:	b480      	push	{r7}
 800cb0a:	b083      	sub	sp, #12
 800cb0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb0e:	4b0c      	ldr	r3, [pc, #48]	@ (800cb40 <prvResetNextTaskUnblockTime+0x38>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d104      	bne.n	800cb22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb18:	4b0a      	ldr	r3, [pc, #40]	@ (800cb44 <prvResetNextTaskUnblockTime+0x3c>)
 800cb1a:	f04f 32ff 	mov.w	r2, #4294967295
 800cb1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb20:	e008      	b.n	800cb34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb22:	4b07      	ldr	r3, [pc, #28]	@ (800cb40 <prvResetNextTaskUnblockTime+0x38>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	68db      	ldr	r3, [r3, #12]
 800cb28:	68db      	ldr	r3, [r3, #12]
 800cb2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	4a04      	ldr	r2, [pc, #16]	@ (800cb44 <prvResetNextTaskUnblockTime+0x3c>)
 800cb32:	6013      	str	r3, [r2, #0]
}
 800cb34:	bf00      	nop
 800cb36:	370c      	adds	r7, #12
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3e:	4770      	bx	lr
 800cb40:	200011e0 	.word	0x200011e0
 800cb44:	20001248 	.word	0x20001248

0800cb48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cb48:	b480      	push	{r7}
 800cb4a:	b083      	sub	sp, #12
 800cb4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cb4e:	4b0b      	ldr	r3, [pc, #44]	@ (800cb7c <xTaskGetSchedulerState+0x34>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d102      	bne.n	800cb5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cb56:	2301      	movs	r3, #1
 800cb58:	607b      	str	r3, [r7, #4]
 800cb5a:	e008      	b.n	800cb6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb5c:	4b08      	ldr	r3, [pc, #32]	@ (800cb80 <xTaskGetSchedulerState+0x38>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d102      	bne.n	800cb6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cb64:	2302      	movs	r3, #2
 800cb66:	607b      	str	r3, [r7, #4]
 800cb68:	e001      	b.n	800cb6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cb6e:	687b      	ldr	r3, [r7, #4]
	}
 800cb70:	4618      	mov	r0, r3
 800cb72:	370c      	adds	r7, #12
 800cb74:	46bd      	mov	sp, r7
 800cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7a:	4770      	bx	lr
 800cb7c:	20001234 	.word	0x20001234
 800cb80:	20001250 	.word	0x20001250

0800cb84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b086      	sub	sp, #24
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cb90:	2300      	movs	r3, #0
 800cb92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d058      	beq.n	800cc4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cb9a:	4b2f      	ldr	r3, [pc, #188]	@ (800cc58 <xTaskPriorityDisinherit+0xd4>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	693a      	ldr	r2, [r7, #16]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d00b      	beq.n	800cbbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800cba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba8:	f383 8811 	msr	BASEPRI, r3
 800cbac:	f3bf 8f6f 	isb	sy
 800cbb0:	f3bf 8f4f 	dsb	sy
 800cbb4:	60fb      	str	r3, [r7, #12]
}
 800cbb6:	bf00      	nop
 800cbb8:	bf00      	nop
 800cbba:	e7fd      	b.n	800cbb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d10b      	bne.n	800cbdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800cbc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbc8:	f383 8811 	msr	BASEPRI, r3
 800cbcc:	f3bf 8f6f 	isb	sy
 800cbd0:	f3bf 8f4f 	dsb	sy
 800cbd4:	60bb      	str	r3, [r7, #8]
}
 800cbd6:	bf00      	nop
 800cbd8:	bf00      	nop
 800cbda:	e7fd      	b.n	800cbd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800cbdc:	693b      	ldr	r3, [r7, #16]
 800cbde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbe0:	1e5a      	subs	r2, r3, #1
 800cbe2:	693b      	ldr	r3, [r7, #16]
 800cbe4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d02c      	beq.n	800cc4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d128      	bne.n	800cc4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	3304      	adds	r3, #4
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7fe fc54 	bl	800b4ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc1c:	4b0f      	ldr	r3, [pc, #60]	@ (800cc5c <xTaskPriorityDisinherit+0xd8>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d903      	bls.n	800cc2c <xTaskPriorityDisinherit+0xa8>
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc28:	4a0c      	ldr	r2, [pc, #48]	@ (800cc5c <xTaskPriorityDisinherit+0xd8>)
 800cc2a:	6013      	str	r3, [r2, #0]
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc30:	4613      	mov	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4413      	add	r3, r2
 800cc36:	009b      	lsls	r3, r3, #2
 800cc38:	4a09      	ldr	r2, [pc, #36]	@ (800cc60 <xTaskPriorityDisinherit+0xdc>)
 800cc3a:	441a      	add	r2, r3
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	3304      	adds	r3, #4
 800cc40:	4619      	mov	r1, r3
 800cc42:	4610      	mov	r0, r2
 800cc44:	f7fe fbd5 	bl	800b3f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cc48:	2301      	movs	r3, #1
 800cc4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc4c:	697b      	ldr	r3, [r7, #20]
	}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3718      	adds	r7, #24
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	20000d54 	.word	0x20000d54
 800cc5c:	20001230 	.word	0x20001230
 800cc60:	20000d58 	.word	0x20000d58

0800cc64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cc6e:	4b21      	ldr	r3, [pc, #132]	@ (800ccf4 <prvAddCurrentTaskToDelayedList+0x90>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc74:	4b20      	ldr	r3, [pc, #128]	@ (800ccf8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	3304      	adds	r3, #4
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	f7fe fc16 	bl	800b4ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc86:	d10a      	bne.n	800cc9e <prvAddCurrentTaskToDelayedList+0x3a>
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d007      	beq.n	800cc9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cc8e:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	3304      	adds	r3, #4
 800cc94:	4619      	mov	r1, r3
 800cc96:	4819      	ldr	r0, [pc, #100]	@ (800ccfc <prvAddCurrentTaskToDelayedList+0x98>)
 800cc98:	f7fe fbab 	bl	800b3f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cc9c:	e026      	b.n	800ccec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cc9e:	68fa      	ldr	r2, [r7, #12]
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	4413      	add	r3, r2
 800cca4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cca6:	4b14      	ldr	r3, [pc, #80]	@ (800ccf8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	68ba      	ldr	r2, [r7, #8]
 800ccac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ccae:	68ba      	ldr	r2, [r7, #8]
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	429a      	cmp	r2, r3
 800ccb4:	d209      	bcs.n	800ccca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccb6:	4b12      	ldr	r3, [pc, #72]	@ (800cd00 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ccb8:	681a      	ldr	r2, [r3, #0]
 800ccba:	4b0f      	ldr	r3, [pc, #60]	@ (800ccf8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	3304      	adds	r3, #4
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	4610      	mov	r0, r2
 800ccc4:	f7fe fbb9 	bl	800b43a <vListInsert>
}
 800ccc8:	e010      	b.n	800ccec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccca:	4b0e      	ldr	r3, [pc, #56]	@ (800cd04 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	3304      	adds	r3, #4
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	4610      	mov	r0, r2
 800ccd8:	f7fe fbaf 	bl	800b43a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ccdc:	4b0a      	ldr	r3, [pc, #40]	@ (800cd08 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	68ba      	ldr	r2, [r7, #8]
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d202      	bcs.n	800ccec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cce6:	4a08      	ldr	r2, [pc, #32]	@ (800cd08 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	6013      	str	r3, [r2, #0]
}
 800ccec:	bf00      	nop
 800ccee:	3710      	adds	r7, #16
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	2000122c 	.word	0x2000122c
 800ccf8:	20000d54 	.word	0x20000d54
 800ccfc:	20001214 	.word	0x20001214
 800cd00:	200011e4 	.word	0x200011e4
 800cd04:	200011e0 	.word	0x200011e0
 800cd08:	20001248 	.word	0x20001248

0800cd0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b08a      	sub	sp, #40	@ 0x28
 800cd10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cd12:	2300      	movs	r3, #0
 800cd14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cd16:	f000 fb13 	bl	800d340 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cd1a:	4b1d      	ldr	r3, [pc, #116]	@ (800cd90 <xTimerCreateTimerTask+0x84>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d021      	beq.n	800cd66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cd22:	2300      	movs	r3, #0
 800cd24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cd26:	2300      	movs	r3, #0
 800cd28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cd2a:	1d3a      	adds	r2, r7, #4
 800cd2c:	f107 0108 	add.w	r1, r7, #8
 800cd30:	f107 030c 	add.w	r3, r7, #12
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7fe fb15 	bl	800b364 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cd3a:	6879      	ldr	r1, [r7, #4]
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	68fa      	ldr	r2, [r7, #12]
 800cd40:	9202      	str	r2, [sp, #8]
 800cd42:	9301      	str	r3, [sp, #4]
 800cd44:	2302      	movs	r3, #2
 800cd46:	9300      	str	r3, [sp, #0]
 800cd48:	2300      	movs	r3, #0
 800cd4a:	460a      	mov	r2, r1
 800cd4c:	4911      	ldr	r1, [pc, #68]	@ (800cd94 <xTimerCreateTimerTask+0x88>)
 800cd4e:	4812      	ldr	r0, [pc, #72]	@ (800cd98 <xTimerCreateTimerTask+0x8c>)
 800cd50:	f7ff f8d0 	bl	800bef4 <xTaskCreateStatic>
 800cd54:	4603      	mov	r3, r0
 800cd56:	4a11      	ldr	r2, [pc, #68]	@ (800cd9c <xTimerCreateTimerTask+0x90>)
 800cd58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cd5a:	4b10      	ldr	r3, [pc, #64]	@ (800cd9c <xTimerCreateTimerTask+0x90>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d001      	beq.n	800cd66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cd62:	2301      	movs	r3, #1
 800cd64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d10b      	bne.n	800cd84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800cd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd70:	f383 8811 	msr	BASEPRI, r3
 800cd74:	f3bf 8f6f 	isb	sy
 800cd78:	f3bf 8f4f 	dsb	sy
 800cd7c:	613b      	str	r3, [r7, #16]
}
 800cd7e:	bf00      	nop
 800cd80:	bf00      	nop
 800cd82:	e7fd      	b.n	800cd80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cd84:	697b      	ldr	r3, [r7, #20]
}
 800cd86:	4618      	mov	r0, r3
 800cd88:	3718      	adds	r7, #24
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	bd80      	pop	{r7, pc}
 800cd8e:	bf00      	nop
 800cd90:	20001284 	.word	0x20001284
 800cd94:	08011378 	.word	0x08011378
 800cd98:	0800ced9 	.word	0x0800ced9
 800cd9c:	20001288 	.word	0x20001288

0800cda0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b08a      	sub	sp, #40	@ 0x28
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
 800cdac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d10b      	bne.n	800cdd0 <xTimerGenericCommand+0x30>
	__asm volatile
 800cdb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdbc:	f383 8811 	msr	BASEPRI, r3
 800cdc0:	f3bf 8f6f 	isb	sy
 800cdc4:	f3bf 8f4f 	dsb	sy
 800cdc8:	623b      	str	r3, [r7, #32]
}
 800cdca:	bf00      	nop
 800cdcc:	bf00      	nop
 800cdce:	e7fd      	b.n	800cdcc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cdd0:	4b19      	ldr	r3, [pc, #100]	@ (800ce38 <xTimerGenericCommand+0x98>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d02a      	beq.n	800ce2e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	2b05      	cmp	r3, #5
 800cde8:	dc18      	bgt.n	800ce1c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cdea:	f7ff fead 	bl	800cb48 <xTaskGetSchedulerState>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b02      	cmp	r3, #2
 800cdf2:	d109      	bne.n	800ce08 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cdf4:	4b10      	ldr	r3, [pc, #64]	@ (800ce38 <xTimerGenericCommand+0x98>)
 800cdf6:	6818      	ldr	r0, [r3, #0]
 800cdf8:	f107 0110 	add.w	r1, r7, #16
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce00:	f7fe fc88 	bl	800b714 <xQueueGenericSend>
 800ce04:	6278      	str	r0, [r7, #36]	@ 0x24
 800ce06:	e012      	b.n	800ce2e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ce08:	4b0b      	ldr	r3, [pc, #44]	@ (800ce38 <xTimerGenericCommand+0x98>)
 800ce0a:	6818      	ldr	r0, [r3, #0]
 800ce0c:	f107 0110 	add.w	r1, r7, #16
 800ce10:	2300      	movs	r3, #0
 800ce12:	2200      	movs	r2, #0
 800ce14:	f7fe fc7e 	bl	800b714 <xQueueGenericSend>
 800ce18:	6278      	str	r0, [r7, #36]	@ 0x24
 800ce1a:	e008      	b.n	800ce2e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ce1c:	4b06      	ldr	r3, [pc, #24]	@ (800ce38 <xTimerGenericCommand+0x98>)
 800ce1e:	6818      	ldr	r0, [r3, #0]
 800ce20:	f107 0110 	add.w	r1, r7, #16
 800ce24:	2300      	movs	r3, #0
 800ce26:	683a      	ldr	r2, [r7, #0]
 800ce28:	f7fe fd76 	bl	800b918 <xQueueGenericSendFromISR>
 800ce2c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ce2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3728      	adds	r7, #40	@ 0x28
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}
 800ce38:	20001284 	.word	0x20001284

0800ce3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b088      	sub	sp, #32
 800ce40:	af02      	add	r7, sp, #8
 800ce42:	6078      	str	r0, [r7, #4]
 800ce44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce46:	4b23      	ldr	r3, [pc, #140]	@ (800ced4 <prvProcessExpiredTimer+0x98>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	68db      	ldr	r3, [r3, #12]
 800ce4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce50:	697b      	ldr	r3, [r7, #20]
 800ce52:	3304      	adds	r3, #4
 800ce54:	4618      	mov	r0, r3
 800ce56:	f7fe fb29 	bl	800b4ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce60:	f003 0304 	and.w	r3, r3, #4
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d023      	beq.n	800ceb0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	699a      	ldr	r2, [r3, #24]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	18d1      	adds	r1, r2, r3
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	683a      	ldr	r2, [r7, #0]
 800ce74:	6978      	ldr	r0, [r7, #20]
 800ce76:	f000 f8d5 	bl	800d024 <prvInsertTimerInActiveList>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d020      	beq.n	800cec2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ce80:	2300      	movs	r3, #0
 800ce82:	9300      	str	r3, [sp, #0]
 800ce84:	2300      	movs	r3, #0
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	2100      	movs	r1, #0
 800ce8a:	6978      	ldr	r0, [r7, #20]
 800ce8c:	f7ff ff88 	bl	800cda0 <xTimerGenericCommand>
 800ce90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d114      	bne.n	800cec2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ce98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce9c:	f383 8811 	msr	BASEPRI, r3
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	f3bf 8f4f 	dsb	sy
 800cea8:	60fb      	str	r3, [r7, #12]
}
 800ceaa:	bf00      	nop
 800ceac:	bf00      	nop
 800ceae:	e7fd      	b.n	800ceac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ceb6:	f023 0301 	bic.w	r3, r3, #1
 800ceba:	b2da      	uxtb	r2, r3
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	6a1b      	ldr	r3, [r3, #32]
 800cec6:	6978      	ldr	r0, [r7, #20]
 800cec8:	4798      	blx	r3
}
 800ceca:	bf00      	nop
 800cecc:	3718      	adds	r7, #24
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}
 800ced2:	bf00      	nop
 800ced4:	2000127c 	.word	0x2000127c

0800ced8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cee0:	f107 0308 	add.w	r3, r7, #8
 800cee4:	4618      	mov	r0, r3
 800cee6:	f000 f859 	bl	800cf9c <prvGetNextExpireTime>
 800ceea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	4619      	mov	r1, r3
 800cef0:	68f8      	ldr	r0, [r7, #12]
 800cef2:	f000 f805 	bl	800cf00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cef6:	f000 f8d7 	bl	800d0a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cefa:	bf00      	nop
 800cefc:	e7f0      	b.n	800cee0 <prvTimerTask+0x8>
	...

0800cf00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cf0a:	f7ff fa37 	bl	800c37c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cf0e:	f107 0308 	add.w	r3, r7, #8
 800cf12:	4618      	mov	r0, r3
 800cf14:	f000 f866 	bl	800cfe4 <prvSampleTimeNow>
 800cf18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d130      	bne.n	800cf82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d10a      	bne.n	800cf3c <prvProcessTimerOrBlockTask+0x3c>
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d806      	bhi.n	800cf3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cf2e:	f7ff fa33 	bl	800c398 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cf32:	68f9      	ldr	r1, [r7, #12]
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f7ff ff81 	bl	800ce3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cf3a:	e024      	b.n	800cf86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d008      	beq.n	800cf54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cf42:	4b13      	ldr	r3, [pc, #76]	@ (800cf90 <prvProcessTimerOrBlockTask+0x90>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d101      	bne.n	800cf50 <prvProcessTimerOrBlockTask+0x50>
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e000      	b.n	800cf52 <prvProcessTimerOrBlockTask+0x52>
 800cf50:	2300      	movs	r3, #0
 800cf52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cf54:	4b0f      	ldr	r3, [pc, #60]	@ (800cf94 <prvProcessTimerOrBlockTask+0x94>)
 800cf56:	6818      	ldr	r0, [r3, #0]
 800cf58:	687a      	ldr	r2, [r7, #4]
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	1ad3      	subs	r3, r2, r3
 800cf5e:	683a      	ldr	r2, [r7, #0]
 800cf60:	4619      	mov	r1, r3
 800cf62:	f7fe ff93 	bl	800be8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cf66:	f7ff fa17 	bl	800c398 <xTaskResumeAll>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d10a      	bne.n	800cf86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cf70:	4b09      	ldr	r3, [pc, #36]	@ (800cf98 <prvProcessTimerOrBlockTask+0x98>)
 800cf72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	f3bf 8f4f 	dsb	sy
 800cf7c:	f3bf 8f6f 	isb	sy
}
 800cf80:	e001      	b.n	800cf86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cf82:	f7ff fa09 	bl	800c398 <xTaskResumeAll>
}
 800cf86:	bf00      	nop
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	20001280 	.word	0x20001280
 800cf94:	20001284 	.word	0x20001284
 800cf98:	e000ed04 	.word	0xe000ed04

0800cf9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b085      	sub	sp, #20
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cfa4:	4b0e      	ldr	r3, [pc, #56]	@ (800cfe0 <prvGetNextExpireTime+0x44>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d101      	bne.n	800cfb2 <prvGetNextExpireTime+0x16>
 800cfae:	2201      	movs	r2, #1
 800cfb0:	e000      	b.n	800cfb4 <prvGetNextExpireTime+0x18>
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d105      	bne.n	800cfcc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cfc0:	4b07      	ldr	r3, [pc, #28]	@ (800cfe0 <prvGetNextExpireTime+0x44>)
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	60fb      	str	r3, [r7, #12]
 800cfca:	e001      	b.n	800cfd0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3714      	adds	r7, #20
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop
 800cfe0:	2000127c 	.word	0x2000127c

0800cfe4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b084      	sub	sp, #16
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cfec:	f7ff fa72 	bl	800c4d4 <xTaskGetTickCount>
 800cff0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cff2:	4b0b      	ldr	r3, [pc, #44]	@ (800d020 <prvSampleTimeNow+0x3c>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	68fa      	ldr	r2, [r7, #12]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d205      	bcs.n	800d008 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cffc:	f000 f93a 	bl	800d274 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2201      	movs	r2, #1
 800d004:	601a      	str	r2, [r3, #0]
 800d006:	e002      	b.n	800d00e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	2200      	movs	r2, #0
 800d00c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d00e:	4a04      	ldr	r2, [pc, #16]	@ (800d020 <prvSampleTimeNow+0x3c>)
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d014:	68fb      	ldr	r3, [r7, #12]
}
 800d016:	4618      	mov	r0, r3
 800d018:	3710      	adds	r7, #16
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	2000128c 	.word	0x2000128c

0800d024 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b086      	sub	sp, #24
 800d028:	af00      	add	r7, sp, #0
 800d02a:	60f8      	str	r0, [r7, #12]
 800d02c:	60b9      	str	r1, [r7, #8]
 800d02e:	607a      	str	r2, [r7, #4]
 800d030:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d032:	2300      	movs	r3, #0
 800d034:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d042:	68ba      	ldr	r2, [r7, #8]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	429a      	cmp	r2, r3
 800d048:	d812      	bhi.n	800d070 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	1ad2      	subs	r2, r2, r3
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	699b      	ldr	r3, [r3, #24]
 800d054:	429a      	cmp	r2, r3
 800d056:	d302      	bcc.n	800d05e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d058:	2301      	movs	r3, #1
 800d05a:	617b      	str	r3, [r7, #20]
 800d05c:	e01b      	b.n	800d096 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d05e:	4b10      	ldr	r3, [pc, #64]	@ (800d0a0 <prvInsertTimerInActiveList+0x7c>)
 800d060:	681a      	ldr	r2, [r3, #0]
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	3304      	adds	r3, #4
 800d066:	4619      	mov	r1, r3
 800d068:	4610      	mov	r0, r2
 800d06a:	f7fe f9e6 	bl	800b43a <vListInsert>
 800d06e:	e012      	b.n	800d096 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	429a      	cmp	r2, r3
 800d076:	d206      	bcs.n	800d086 <prvInsertTimerInActiveList+0x62>
 800d078:	68ba      	ldr	r2, [r7, #8]
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	429a      	cmp	r2, r3
 800d07e:	d302      	bcc.n	800d086 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d080:	2301      	movs	r3, #1
 800d082:	617b      	str	r3, [r7, #20]
 800d084:	e007      	b.n	800d096 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d086:	4b07      	ldr	r3, [pc, #28]	@ (800d0a4 <prvInsertTimerInActiveList+0x80>)
 800d088:	681a      	ldr	r2, [r3, #0]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	3304      	adds	r3, #4
 800d08e:	4619      	mov	r1, r3
 800d090:	4610      	mov	r0, r2
 800d092:	f7fe f9d2 	bl	800b43a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d096:	697b      	ldr	r3, [r7, #20]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3718      	adds	r7, #24
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}
 800d0a0:	20001280 	.word	0x20001280
 800d0a4:	2000127c 	.word	0x2000127c

0800d0a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b08e      	sub	sp, #56	@ 0x38
 800d0ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d0ae:	e0ce      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	da19      	bge.n	800d0ea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d0b6:	1d3b      	adds	r3, r7, #4
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d10b      	bne.n	800d0da <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0c6:	f383 8811 	msr	BASEPRI, r3
 800d0ca:	f3bf 8f6f 	isb	sy
 800d0ce:	f3bf 8f4f 	dsb	sy
 800d0d2:	61fb      	str	r3, [r7, #28]
}
 800d0d4:	bf00      	nop
 800d0d6:	bf00      	nop
 800d0d8:	e7fd      	b.n	800d0d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0e0:	6850      	ldr	r0, [r2, #4]
 800d0e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0e4:	6892      	ldr	r2, [r2, #8]
 800d0e6:	4611      	mov	r1, r2
 800d0e8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f2c0 80ae 	blt.w	800d24e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0f8:	695b      	ldr	r3, [r3, #20]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d004      	beq.n	800d108 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d100:	3304      	adds	r3, #4
 800d102:	4618      	mov	r0, r3
 800d104:	f7fe f9d2 	bl	800b4ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d108:	463b      	mov	r3, r7
 800d10a:	4618      	mov	r0, r3
 800d10c:	f7ff ff6a 	bl	800cfe4 <prvSampleTimeNow>
 800d110:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2b09      	cmp	r3, #9
 800d116:	f200 8097 	bhi.w	800d248 <prvProcessReceivedCommands+0x1a0>
 800d11a:	a201      	add	r2, pc, #4	@ (adr r2, 800d120 <prvProcessReceivedCommands+0x78>)
 800d11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d120:	0800d149 	.word	0x0800d149
 800d124:	0800d149 	.word	0x0800d149
 800d128:	0800d149 	.word	0x0800d149
 800d12c:	0800d1bf 	.word	0x0800d1bf
 800d130:	0800d1d3 	.word	0x0800d1d3
 800d134:	0800d21f 	.word	0x0800d21f
 800d138:	0800d149 	.word	0x0800d149
 800d13c:	0800d149 	.word	0x0800d149
 800d140:	0800d1bf 	.word	0x0800d1bf
 800d144:	0800d1d3 	.word	0x0800d1d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d14a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d14e:	f043 0301 	orr.w	r3, r3, #1
 800d152:	b2da      	uxtb	r2, r3
 800d154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d156:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d15a:	68ba      	ldr	r2, [r7, #8]
 800d15c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d15e:	699b      	ldr	r3, [r3, #24]
 800d160:	18d1      	adds	r1, r2, r3
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d166:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d168:	f7ff ff5c 	bl	800d024 <prvInsertTimerInActiveList>
 800d16c:	4603      	mov	r3, r0
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d06c      	beq.n	800d24c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d174:	6a1b      	ldr	r3, [r3, #32]
 800d176:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d178:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d17c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d180:	f003 0304 	and.w	r3, r3, #4
 800d184:	2b00      	cmp	r3, #0
 800d186:	d061      	beq.n	800d24c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d188:	68ba      	ldr	r2, [r7, #8]
 800d18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d18c:	699b      	ldr	r3, [r3, #24]
 800d18e:	441a      	add	r2, r3
 800d190:	2300      	movs	r3, #0
 800d192:	9300      	str	r3, [sp, #0]
 800d194:	2300      	movs	r3, #0
 800d196:	2100      	movs	r1, #0
 800d198:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d19a:	f7ff fe01 	bl	800cda0 <xTimerGenericCommand>
 800d19e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d1a0:	6a3b      	ldr	r3, [r7, #32]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d152      	bne.n	800d24c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d1a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1aa:	f383 8811 	msr	BASEPRI, r3
 800d1ae:	f3bf 8f6f 	isb	sy
 800d1b2:	f3bf 8f4f 	dsb	sy
 800d1b6:	61bb      	str	r3, [r7, #24]
}
 800d1b8:	bf00      	nop
 800d1ba:	bf00      	nop
 800d1bc:	e7fd      	b.n	800d1ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d1c4:	f023 0301 	bic.w	r3, r3, #1
 800d1c8:	b2da      	uxtb	r2, r3
 800d1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d1d0:	e03d      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d1d8:	f043 0301 	orr.w	r3, r3, #1
 800d1dc:	b2da      	uxtb	r2, r3
 800d1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d1e4:	68ba      	ldr	r2, [r7, #8]
 800d1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ec:	699b      	ldr	r3, [r3, #24]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d10b      	bne.n	800d20a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f6:	f383 8811 	msr	BASEPRI, r3
 800d1fa:	f3bf 8f6f 	isb	sy
 800d1fe:	f3bf 8f4f 	dsb	sy
 800d202:	617b      	str	r3, [r7, #20]
}
 800d204:	bf00      	nop
 800d206:	bf00      	nop
 800d208:	e7fd      	b.n	800d206 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d20c:	699a      	ldr	r2, [r3, #24]
 800d20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d210:	18d1      	adds	r1, r2, r3
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d216:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d218:	f7ff ff04 	bl	800d024 <prvInsertTimerInActiveList>
					break;
 800d21c:	e017      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d220:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d224:	f003 0302 	and.w	r3, r3, #2
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d103      	bne.n	800d234 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d22c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d22e:	f000 fbeb 	bl	800da08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d232:	e00c      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d236:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d23a:	f023 0301 	bic.w	r3, r3, #1
 800d23e:	b2da      	uxtb	r2, r3
 800d240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d242:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d246:	e002      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d248:	bf00      	nop
 800d24a:	e000      	b.n	800d24e <prvProcessReceivedCommands+0x1a6>
					break;
 800d24c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d24e:	4b08      	ldr	r3, [pc, #32]	@ (800d270 <prvProcessReceivedCommands+0x1c8>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	1d39      	adds	r1, r7, #4
 800d254:	2200      	movs	r2, #0
 800d256:	4618      	mov	r0, r3
 800d258:	f7fe fbfc 	bl	800ba54 <xQueueReceive>
 800d25c:	4603      	mov	r3, r0
 800d25e:	2b00      	cmp	r3, #0
 800d260:	f47f af26 	bne.w	800d0b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop
 800d268:	3730      	adds	r7, #48	@ 0x30
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	20001284 	.word	0x20001284

0800d274 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b088      	sub	sp, #32
 800d278:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d27a:	e049      	b.n	800d310 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d27c:	4b2e      	ldr	r3, [pc, #184]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	68db      	ldr	r3, [r3, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d286:	4b2c      	ldr	r3, [pc, #176]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	68db      	ldr	r3, [r3, #12]
 800d28e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	3304      	adds	r3, #4
 800d294:	4618      	mov	r0, r3
 800d296:	f7fe f909 	bl	800b4ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	6a1b      	ldr	r3, [r3, #32]
 800d29e:	68f8      	ldr	r0, [r7, #12]
 800d2a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d2a8:	f003 0304 	and.w	r3, r3, #4
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d02f      	beq.n	800d310 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	699b      	ldr	r3, [r3, #24]
 800d2b4:	693a      	ldr	r2, [r7, #16]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d2ba:	68ba      	ldr	r2, [r7, #8]
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	429a      	cmp	r2, r3
 800d2c0:	d90e      	bls.n	800d2e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	68ba      	ldr	r2, [r7, #8]
 800d2c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	68fa      	ldr	r2, [r7, #12]
 800d2cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d2ce:	4b1a      	ldr	r3, [pc, #104]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	3304      	adds	r3, #4
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	4610      	mov	r0, r2
 800d2da:	f7fe f8ae 	bl	800b43a <vListInsert>
 800d2de:	e017      	b.n	800d310 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	9300      	str	r3, [sp, #0]
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	693a      	ldr	r2, [r7, #16]
 800d2e8:	2100      	movs	r1, #0
 800d2ea:	68f8      	ldr	r0, [r7, #12]
 800d2ec:	f7ff fd58 	bl	800cda0 <xTimerGenericCommand>
 800d2f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d10b      	bne.n	800d310 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2fc:	f383 8811 	msr	BASEPRI, r3
 800d300:	f3bf 8f6f 	isb	sy
 800d304:	f3bf 8f4f 	dsb	sy
 800d308:	603b      	str	r3, [r7, #0]
}
 800d30a:	bf00      	nop
 800d30c:	bf00      	nop
 800d30e:	e7fd      	b.n	800d30c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d310:	4b09      	ldr	r3, [pc, #36]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d1b0      	bne.n	800d27c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d31a:	4b07      	ldr	r3, [pc, #28]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d320:	4b06      	ldr	r3, [pc, #24]	@ (800d33c <prvSwitchTimerLists+0xc8>)
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	4a04      	ldr	r2, [pc, #16]	@ (800d338 <prvSwitchTimerLists+0xc4>)
 800d326:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d328:	4a04      	ldr	r2, [pc, #16]	@ (800d33c <prvSwitchTimerLists+0xc8>)
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	6013      	str	r3, [r2, #0]
}
 800d32e:	bf00      	nop
 800d330:	3718      	adds	r7, #24
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}
 800d336:	bf00      	nop
 800d338:	2000127c 	.word	0x2000127c
 800d33c:	20001280 	.word	0x20001280

0800d340 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b082      	sub	sp, #8
 800d344:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d346:	f000 f96f 	bl	800d628 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d34a:	4b15      	ldr	r3, [pc, #84]	@ (800d3a0 <prvCheckForValidListAndQueue+0x60>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d120      	bne.n	800d394 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d352:	4814      	ldr	r0, [pc, #80]	@ (800d3a4 <prvCheckForValidListAndQueue+0x64>)
 800d354:	f7fe f820 	bl	800b398 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d358:	4813      	ldr	r0, [pc, #76]	@ (800d3a8 <prvCheckForValidListAndQueue+0x68>)
 800d35a:	f7fe f81d 	bl	800b398 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d35e:	4b13      	ldr	r3, [pc, #76]	@ (800d3ac <prvCheckForValidListAndQueue+0x6c>)
 800d360:	4a10      	ldr	r2, [pc, #64]	@ (800d3a4 <prvCheckForValidListAndQueue+0x64>)
 800d362:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d364:	4b12      	ldr	r3, [pc, #72]	@ (800d3b0 <prvCheckForValidListAndQueue+0x70>)
 800d366:	4a10      	ldr	r2, [pc, #64]	@ (800d3a8 <prvCheckForValidListAndQueue+0x68>)
 800d368:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d36a:	2300      	movs	r3, #0
 800d36c:	9300      	str	r3, [sp, #0]
 800d36e:	4b11      	ldr	r3, [pc, #68]	@ (800d3b4 <prvCheckForValidListAndQueue+0x74>)
 800d370:	4a11      	ldr	r2, [pc, #68]	@ (800d3b8 <prvCheckForValidListAndQueue+0x78>)
 800d372:	2110      	movs	r1, #16
 800d374:	200a      	movs	r0, #10
 800d376:	f7fe f92d 	bl	800b5d4 <xQueueGenericCreateStatic>
 800d37a:	4603      	mov	r3, r0
 800d37c:	4a08      	ldr	r2, [pc, #32]	@ (800d3a0 <prvCheckForValidListAndQueue+0x60>)
 800d37e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d380:	4b07      	ldr	r3, [pc, #28]	@ (800d3a0 <prvCheckForValidListAndQueue+0x60>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d005      	beq.n	800d394 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d388:	4b05      	ldr	r3, [pc, #20]	@ (800d3a0 <prvCheckForValidListAndQueue+0x60>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	490b      	ldr	r1, [pc, #44]	@ (800d3bc <prvCheckForValidListAndQueue+0x7c>)
 800d38e:	4618      	mov	r0, r3
 800d390:	f7fe fd52 	bl	800be38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d394:	f000 f97a 	bl	800d68c <vPortExitCritical>
}
 800d398:	bf00      	nop
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}
 800d39e:	bf00      	nop
 800d3a0:	20001284 	.word	0x20001284
 800d3a4:	20001254 	.word	0x20001254
 800d3a8:	20001268 	.word	0x20001268
 800d3ac:	2000127c 	.word	0x2000127c
 800d3b0:	20001280 	.word	0x20001280
 800d3b4:	20001330 	.word	0x20001330
 800d3b8:	20001290 	.word	0x20001290
 800d3bc:	08011380 	.word	0x08011380

0800d3c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b085      	sub	sp, #20
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	60f8      	str	r0, [r7, #12]
 800d3c8:	60b9      	str	r1, [r7, #8]
 800d3ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	3b04      	subs	r3, #4
 800d3d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d3d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	3b04      	subs	r3, #4
 800d3de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	f023 0201 	bic.w	r2, r3, #1
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	3b04      	subs	r3, #4
 800d3ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d3f0:	4a0c      	ldr	r2, [pc, #48]	@ (800d424 <pxPortInitialiseStack+0x64>)
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	3b14      	subs	r3, #20
 800d3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d3fc:	687a      	ldr	r2, [r7, #4]
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	3b04      	subs	r3, #4
 800d406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f06f 0202 	mvn.w	r2, #2
 800d40e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	3b20      	subs	r3, #32
 800d414:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d416:	68fb      	ldr	r3, [r7, #12]
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3714      	adds	r7, #20
 800d41c:	46bd      	mov	sp, r7
 800d41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d422:	4770      	bx	lr
 800d424:	0800d429 	.word	0x0800d429

0800d428 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d428:	b480      	push	{r7}
 800d42a:	b085      	sub	sp, #20
 800d42c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d42e:	2300      	movs	r3, #0
 800d430:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d432:	4b13      	ldr	r3, [pc, #76]	@ (800d480 <prvTaskExitError+0x58>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d43a:	d00b      	beq.n	800d454 <prvTaskExitError+0x2c>
	__asm volatile
 800d43c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d440:	f383 8811 	msr	BASEPRI, r3
 800d444:	f3bf 8f6f 	isb	sy
 800d448:	f3bf 8f4f 	dsb	sy
 800d44c:	60fb      	str	r3, [r7, #12]
}
 800d44e:	bf00      	nop
 800d450:	bf00      	nop
 800d452:	e7fd      	b.n	800d450 <prvTaskExitError+0x28>
	__asm volatile
 800d454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d458:	f383 8811 	msr	BASEPRI, r3
 800d45c:	f3bf 8f6f 	isb	sy
 800d460:	f3bf 8f4f 	dsb	sy
 800d464:	60bb      	str	r3, [r7, #8]
}
 800d466:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d468:	bf00      	nop
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d0fc      	beq.n	800d46a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d470:	bf00      	nop
 800d472:	bf00      	nop
 800d474:	3714      	adds	r7, #20
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	20000114 	.word	0x20000114
	...

0800d490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d490:	4b07      	ldr	r3, [pc, #28]	@ (800d4b0 <pxCurrentTCBConst2>)
 800d492:	6819      	ldr	r1, [r3, #0]
 800d494:	6808      	ldr	r0, [r1, #0]
 800d496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d49a:	f380 8809 	msr	PSP, r0
 800d49e:	f3bf 8f6f 	isb	sy
 800d4a2:	f04f 0000 	mov.w	r0, #0
 800d4a6:	f380 8811 	msr	BASEPRI, r0
 800d4aa:	4770      	bx	lr
 800d4ac:	f3af 8000 	nop.w

0800d4b0 <pxCurrentTCBConst2>:
 800d4b0:	20000d54 	.word	0x20000d54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop

0800d4b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d4b8:	4808      	ldr	r0, [pc, #32]	@ (800d4dc <prvPortStartFirstTask+0x24>)
 800d4ba:	6800      	ldr	r0, [r0, #0]
 800d4bc:	6800      	ldr	r0, [r0, #0]
 800d4be:	f380 8808 	msr	MSP, r0
 800d4c2:	f04f 0000 	mov.w	r0, #0
 800d4c6:	f380 8814 	msr	CONTROL, r0
 800d4ca:	b662      	cpsie	i
 800d4cc:	b661      	cpsie	f
 800d4ce:	f3bf 8f4f 	dsb	sy
 800d4d2:	f3bf 8f6f 	isb	sy
 800d4d6:	df00      	svc	0
 800d4d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d4da:	bf00      	nop
 800d4dc:	e000ed08 	.word	0xe000ed08

0800d4e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d4e6:	4b47      	ldr	r3, [pc, #284]	@ (800d604 <xPortStartScheduler+0x124>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	4a47      	ldr	r2, [pc, #284]	@ (800d608 <xPortStartScheduler+0x128>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d10b      	bne.n	800d508 <xPortStartScheduler+0x28>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	613b      	str	r3, [r7, #16]
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	e7fd      	b.n	800d504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d508:	4b3e      	ldr	r3, [pc, #248]	@ (800d604 <xPortStartScheduler+0x124>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4a3f      	ldr	r2, [pc, #252]	@ (800d60c <xPortStartScheduler+0x12c>)
 800d50e:	4293      	cmp	r3, r2
 800d510:	d10b      	bne.n	800d52a <xPortStartScheduler+0x4a>
	__asm volatile
 800d512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d516:	f383 8811 	msr	BASEPRI, r3
 800d51a:	f3bf 8f6f 	isb	sy
 800d51e:	f3bf 8f4f 	dsb	sy
 800d522:	60fb      	str	r3, [r7, #12]
}
 800d524:	bf00      	nop
 800d526:	bf00      	nop
 800d528:	e7fd      	b.n	800d526 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d52a:	4b39      	ldr	r3, [pc, #228]	@ (800d610 <xPortStartScheduler+0x130>)
 800d52c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d52e:	697b      	ldr	r3, [r7, #20]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	b2db      	uxtb	r3, r3
 800d534:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d536:	697b      	ldr	r3, [r7, #20]
 800d538:	22ff      	movs	r2, #255	@ 0xff
 800d53a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d53c:	697b      	ldr	r3, [r7, #20]
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	b2db      	uxtb	r3, r3
 800d542:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d544:	78fb      	ldrb	r3, [r7, #3]
 800d546:	b2db      	uxtb	r3, r3
 800d548:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d54c:	b2da      	uxtb	r2, r3
 800d54e:	4b31      	ldr	r3, [pc, #196]	@ (800d614 <xPortStartScheduler+0x134>)
 800d550:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d552:	4b31      	ldr	r3, [pc, #196]	@ (800d618 <xPortStartScheduler+0x138>)
 800d554:	2207      	movs	r2, #7
 800d556:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d558:	e009      	b.n	800d56e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d55a:	4b2f      	ldr	r3, [pc, #188]	@ (800d618 <xPortStartScheduler+0x138>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	3b01      	subs	r3, #1
 800d560:	4a2d      	ldr	r2, [pc, #180]	@ (800d618 <xPortStartScheduler+0x138>)
 800d562:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d564:	78fb      	ldrb	r3, [r7, #3]
 800d566:	b2db      	uxtb	r3, r3
 800d568:	005b      	lsls	r3, r3, #1
 800d56a:	b2db      	uxtb	r3, r3
 800d56c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d56e:	78fb      	ldrb	r3, [r7, #3]
 800d570:	b2db      	uxtb	r3, r3
 800d572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d576:	2b80      	cmp	r3, #128	@ 0x80
 800d578:	d0ef      	beq.n	800d55a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d57a:	4b27      	ldr	r3, [pc, #156]	@ (800d618 <xPortStartScheduler+0x138>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	f1c3 0307 	rsb	r3, r3, #7
 800d582:	2b04      	cmp	r3, #4
 800d584:	d00b      	beq.n	800d59e <xPortStartScheduler+0xbe>
	__asm volatile
 800d586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d58a:	f383 8811 	msr	BASEPRI, r3
 800d58e:	f3bf 8f6f 	isb	sy
 800d592:	f3bf 8f4f 	dsb	sy
 800d596:	60bb      	str	r3, [r7, #8]
}
 800d598:	bf00      	nop
 800d59a:	bf00      	nop
 800d59c:	e7fd      	b.n	800d59a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d59e:	4b1e      	ldr	r3, [pc, #120]	@ (800d618 <xPortStartScheduler+0x138>)
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	021b      	lsls	r3, r3, #8
 800d5a4:	4a1c      	ldr	r2, [pc, #112]	@ (800d618 <xPortStartScheduler+0x138>)
 800d5a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d5a8:	4b1b      	ldr	r3, [pc, #108]	@ (800d618 <xPortStartScheduler+0x138>)
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d5b0:	4a19      	ldr	r2, [pc, #100]	@ (800d618 <xPortStartScheduler+0x138>)
 800d5b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	b2da      	uxtb	r2, r3
 800d5b8:	697b      	ldr	r3, [r7, #20]
 800d5ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d5bc:	4b17      	ldr	r3, [pc, #92]	@ (800d61c <xPortStartScheduler+0x13c>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	4a16      	ldr	r2, [pc, #88]	@ (800d61c <xPortStartScheduler+0x13c>)
 800d5c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d5c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d5c8:	4b14      	ldr	r3, [pc, #80]	@ (800d61c <xPortStartScheduler+0x13c>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	4a13      	ldr	r2, [pc, #76]	@ (800d61c <xPortStartScheduler+0x13c>)
 800d5ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d5d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d5d4:	f000 f8da 	bl	800d78c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d5d8:	4b11      	ldr	r3, [pc, #68]	@ (800d620 <xPortStartScheduler+0x140>)
 800d5da:	2200      	movs	r2, #0
 800d5dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d5de:	f000 f8f9 	bl	800d7d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d5e2:	4b10      	ldr	r3, [pc, #64]	@ (800d624 <xPortStartScheduler+0x144>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	4a0f      	ldr	r2, [pc, #60]	@ (800d624 <xPortStartScheduler+0x144>)
 800d5e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d5ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d5ee:	f7ff ff63 	bl	800d4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d5f2:	f7ff f839 	bl	800c668 <vTaskSwitchContext>
	prvTaskExitError();
 800d5f6:	f7ff ff17 	bl	800d428 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d5fa:	2300      	movs	r3, #0
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	3718      	adds	r7, #24
 800d600:	46bd      	mov	sp, r7
 800d602:	bd80      	pop	{r7, pc}
 800d604:	e000ed00 	.word	0xe000ed00
 800d608:	410fc271 	.word	0x410fc271
 800d60c:	410fc270 	.word	0x410fc270
 800d610:	e000e400 	.word	0xe000e400
 800d614:	20001380 	.word	0x20001380
 800d618:	20001384 	.word	0x20001384
 800d61c:	e000ed20 	.word	0xe000ed20
 800d620:	20000114 	.word	0x20000114
 800d624:	e000ef34 	.word	0xe000ef34

0800d628 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d628:	b480      	push	{r7}
 800d62a:	b083      	sub	sp, #12
 800d62c:	af00      	add	r7, sp, #0
	__asm volatile
 800d62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d632:	f383 8811 	msr	BASEPRI, r3
 800d636:	f3bf 8f6f 	isb	sy
 800d63a:	f3bf 8f4f 	dsb	sy
 800d63e:	607b      	str	r3, [r7, #4]
}
 800d640:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d642:	4b10      	ldr	r3, [pc, #64]	@ (800d684 <vPortEnterCritical+0x5c>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	3301      	adds	r3, #1
 800d648:	4a0e      	ldr	r2, [pc, #56]	@ (800d684 <vPortEnterCritical+0x5c>)
 800d64a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d64c:	4b0d      	ldr	r3, [pc, #52]	@ (800d684 <vPortEnterCritical+0x5c>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d110      	bne.n	800d676 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d654:	4b0c      	ldr	r3, [pc, #48]	@ (800d688 <vPortEnterCritical+0x60>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d00b      	beq.n	800d676 <vPortEnterCritical+0x4e>
	__asm volatile
 800d65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d662:	f383 8811 	msr	BASEPRI, r3
 800d666:	f3bf 8f6f 	isb	sy
 800d66a:	f3bf 8f4f 	dsb	sy
 800d66e:	603b      	str	r3, [r7, #0]
}
 800d670:	bf00      	nop
 800d672:	bf00      	nop
 800d674:	e7fd      	b.n	800d672 <vPortEnterCritical+0x4a>
	}
}
 800d676:	bf00      	nop
 800d678:	370c      	adds	r7, #12
 800d67a:	46bd      	mov	sp, r7
 800d67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d680:	4770      	bx	lr
 800d682:	bf00      	nop
 800d684:	20000114 	.word	0x20000114
 800d688:	e000ed04 	.word	0xe000ed04

0800d68c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d68c:	b480      	push	{r7}
 800d68e:	b083      	sub	sp, #12
 800d690:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d692:	4b12      	ldr	r3, [pc, #72]	@ (800d6dc <vPortExitCritical+0x50>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d10b      	bne.n	800d6b2 <vPortExitCritical+0x26>
	__asm volatile
 800d69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d69e:	f383 8811 	msr	BASEPRI, r3
 800d6a2:	f3bf 8f6f 	isb	sy
 800d6a6:	f3bf 8f4f 	dsb	sy
 800d6aa:	607b      	str	r3, [r7, #4]
}
 800d6ac:	bf00      	nop
 800d6ae:	bf00      	nop
 800d6b0:	e7fd      	b.n	800d6ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800d6dc <vPortExitCritical+0x50>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	4a08      	ldr	r2, [pc, #32]	@ (800d6dc <vPortExitCritical+0x50>)
 800d6ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d6bc:	4b07      	ldr	r3, [pc, #28]	@ (800d6dc <vPortExitCritical+0x50>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d105      	bne.n	800d6d0 <vPortExitCritical+0x44>
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	f383 8811 	msr	BASEPRI, r3
}
 800d6ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d6d0:	bf00      	nop
 800d6d2:	370c      	adds	r7, #12
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr
 800d6dc:	20000114 	.word	0x20000114

0800d6e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d6e0:	f3ef 8009 	mrs	r0, PSP
 800d6e4:	f3bf 8f6f 	isb	sy
 800d6e8:	4b15      	ldr	r3, [pc, #84]	@ (800d740 <pxCurrentTCBConst>)
 800d6ea:	681a      	ldr	r2, [r3, #0]
 800d6ec:	f01e 0f10 	tst.w	lr, #16
 800d6f0:	bf08      	it	eq
 800d6f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d6f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6fa:	6010      	str	r0, [r2, #0]
 800d6fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d700:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d704:	f380 8811 	msr	BASEPRI, r0
 800d708:	f3bf 8f4f 	dsb	sy
 800d70c:	f3bf 8f6f 	isb	sy
 800d710:	f7fe ffaa 	bl	800c668 <vTaskSwitchContext>
 800d714:	f04f 0000 	mov.w	r0, #0
 800d718:	f380 8811 	msr	BASEPRI, r0
 800d71c:	bc09      	pop	{r0, r3}
 800d71e:	6819      	ldr	r1, [r3, #0]
 800d720:	6808      	ldr	r0, [r1, #0]
 800d722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d726:	f01e 0f10 	tst.w	lr, #16
 800d72a:	bf08      	it	eq
 800d72c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d730:	f380 8809 	msr	PSP, r0
 800d734:	f3bf 8f6f 	isb	sy
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop
 800d73c:	f3af 8000 	nop.w

0800d740 <pxCurrentTCBConst>:
 800d740:	20000d54 	.word	0x20000d54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d744:	bf00      	nop
 800d746:	bf00      	nop

0800d748 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b082      	sub	sp, #8
 800d74c:	af00      	add	r7, sp, #0
	__asm volatile
 800d74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d752:	f383 8811 	msr	BASEPRI, r3
 800d756:	f3bf 8f6f 	isb	sy
 800d75a:	f3bf 8f4f 	dsb	sy
 800d75e:	607b      	str	r3, [r7, #4]
}
 800d760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d762:	f7fe fec7 	bl	800c4f4 <xTaskIncrementTick>
 800d766:	4603      	mov	r3, r0
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d003      	beq.n	800d774 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d76c:	4b06      	ldr	r3, [pc, #24]	@ (800d788 <xPortSysTickHandler+0x40>)
 800d76e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d772:	601a      	str	r2, [r3, #0]
 800d774:	2300      	movs	r3, #0
 800d776:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	f383 8811 	msr	BASEPRI, r3
}
 800d77e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d780:	bf00      	nop
 800d782:	3708      	adds	r7, #8
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}
 800d788:	e000ed04 	.word	0xe000ed04

0800d78c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d78c:	b480      	push	{r7}
 800d78e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d790:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c0 <vPortSetupTimerInterrupt+0x34>)
 800d792:	2200      	movs	r2, #0
 800d794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d796:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c4 <vPortSetupTimerInterrupt+0x38>)
 800d798:	2200      	movs	r2, #0
 800d79a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d79c:	4b0a      	ldr	r3, [pc, #40]	@ (800d7c8 <vPortSetupTimerInterrupt+0x3c>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4a0a      	ldr	r2, [pc, #40]	@ (800d7cc <vPortSetupTimerInterrupt+0x40>)
 800d7a2:	fba2 2303 	umull	r2, r3, r2, r3
 800d7a6:	099b      	lsrs	r3, r3, #6
 800d7a8:	4a09      	ldr	r2, [pc, #36]	@ (800d7d0 <vPortSetupTimerInterrupt+0x44>)
 800d7aa:	3b01      	subs	r3, #1
 800d7ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d7ae:	4b04      	ldr	r3, [pc, #16]	@ (800d7c0 <vPortSetupTimerInterrupt+0x34>)
 800d7b0:	2207      	movs	r2, #7
 800d7b2:	601a      	str	r2, [r3, #0]
}
 800d7b4:	bf00      	nop
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7bc:	4770      	bx	lr
 800d7be:	bf00      	nop
 800d7c0:	e000e010 	.word	0xe000e010
 800d7c4:	e000e018 	.word	0xe000e018
 800d7c8:	20000000 	.word	0x20000000
 800d7cc:	10624dd3 	.word	0x10624dd3
 800d7d0:	e000e014 	.word	0xe000e014

0800d7d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d7d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d7e4 <vPortEnableVFP+0x10>
 800d7d8:	6801      	ldr	r1, [r0, #0]
 800d7da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d7de:	6001      	str	r1, [r0, #0]
 800d7e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d7e2:	bf00      	nop
 800d7e4:	e000ed88 	.word	0xe000ed88

0800d7e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b085      	sub	sp, #20
 800d7ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d7ee:	f3ef 8305 	mrs	r3, IPSR
 800d7f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2b0f      	cmp	r3, #15
 800d7f8:	d915      	bls.n	800d826 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d7fa:	4a18      	ldr	r2, [pc, #96]	@ (800d85c <vPortValidateInterruptPriority+0x74>)
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	4413      	add	r3, r2
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d804:	4b16      	ldr	r3, [pc, #88]	@ (800d860 <vPortValidateInterruptPriority+0x78>)
 800d806:	781b      	ldrb	r3, [r3, #0]
 800d808:	7afa      	ldrb	r2, [r7, #11]
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d20b      	bcs.n	800d826 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d812:	f383 8811 	msr	BASEPRI, r3
 800d816:	f3bf 8f6f 	isb	sy
 800d81a:	f3bf 8f4f 	dsb	sy
 800d81e:	607b      	str	r3, [r7, #4]
}
 800d820:	bf00      	nop
 800d822:	bf00      	nop
 800d824:	e7fd      	b.n	800d822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d826:	4b0f      	ldr	r3, [pc, #60]	@ (800d864 <vPortValidateInterruptPriority+0x7c>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d82e:	4b0e      	ldr	r3, [pc, #56]	@ (800d868 <vPortValidateInterruptPriority+0x80>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	429a      	cmp	r2, r3
 800d834:	d90b      	bls.n	800d84e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d83a:	f383 8811 	msr	BASEPRI, r3
 800d83e:	f3bf 8f6f 	isb	sy
 800d842:	f3bf 8f4f 	dsb	sy
 800d846:	603b      	str	r3, [r7, #0]
}
 800d848:	bf00      	nop
 800d84a:	bf00      	nop
 800d84c:	e7fd      	b.n	800d84a <vPortValidateInterruptPriority+0x62>
	}
 800d84e:	bf00      	nop
 800d850:	3714      	adds	r7, #20
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	e000e3f0 	.word	0xe000e3f0
 800d860:	20001380 	.word	0x20001380
 800d864:	e000ed0c 	.word	0xe000ed0c
 800d868:	20001384 	.word	0x20001384

0800d86c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b08a      	sub	sp, #40	@ 0x28
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d874:	2300      	movs	r3, #0
 800d876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d878:	f7fe fd80 	bl	800c37c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d87c:	4b5c      	ldr	r3, [pc, #368]	@ (800d9f0 <pvPortMalloc+0x184>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d101      	bne.n	800d888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d884:	f000 f924 	bl	800dad0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d888:	4b5a      	ldr	r3, [pc, #360]	@ (800d9f4 <pvPortMalloc+0x188>)
 800d88a:	681a      	ldr	r2, [r3, #0]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	4013      	ands	r3, r2
 800d890:	2b00      	cmp	r3, #0
 800d892:	f040 8095 	bne.w	800d9c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d01e      	beq.n	800d8da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d89c:	2208      	movs	r2, #8
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	4413      	add	r3, r2
 800d8a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f003 0307 	and.w	r3, r3, #7
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d015      	beq.n	800d8da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f023 0307 	bic.w	r3, r3, #7
 800d8b4:	3308      	adds	r3, #8
 800d8b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f003 0307 	and.w	r3, r3, #7
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d00b      	beq.n	800d8da <pvPortMalloc+0x6e>
	__asm volatile
 800d8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8c6:	f383 8811 	msr	BASEPRI, r3
 800d8ca:	f3bf 8f6f 	isb	sy
 800d8ce:	f3bf 8f4f 	dsb	sy
 800d8d2:	617b      	str	r3, [r7, #20]
}
 800d8d4:	bf00      	nop
 800d8d6:	bf00      	nop
 800d8d8:	e7fd      	b.n	800d8d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d06f      	beq.n	800d9c0 <pvPortMalloc+0x154>
 800d8e0:	4b45      	ldr	r3, [pc, #276]	@ (800d9f8 <pvPortMalloc+0x18c>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	687a      	ldr	r2, [r7, #4]
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	d86a      	bhi.n	800d9c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d8ea:	4b44      	ldr	r3, [pc, #272]	@ (800d9fc <pvPortMalloc+0x190>)
 800d8ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d8ee:	4b43      	ldr	r3, [pc, #268]	@ (800d9fc <pvPortMalloc+0x190>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d8f4:	e004      	b.n	800d900 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d902:	685b      	ldr	r3, [r3, #4]
 800d904:	687a      	ldr	r2, [r7, #4]
 800d906:	429a      	cmp	r2, r3
 800d908:	d903      	bls.n	800d912 <pvPortMalloc+0xa6>
 800d90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d1f1      	bne.n	800d8f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d912:	4b37      	ldr	r3, [pc, #220]	@ (800d9f0 <pvPortMalloc+0x184>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d918:	429a      	cmp	r2, r3
 800d91a:	d051      	beq.n	800d9c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d91c:	6a3b      	ldr	r3, [r7, #32]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2208      	movs	r2, #8
 800d922:	4413      	add	r3, r2
 800d924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d928:	681a      	ldr	r2, [r3, #0]
 800d92a:	6a3b      	ldr	r3, [r7, #32]
 800d92c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d930:	685a      	ldr	r2, [r3, #4]
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	1ad2      	subs	r2, r2, r3
 800d936:	2308      	movs	r3, #8
 800d938:	005b      	lsls	r3, r3, #1
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d920      	bls.n	800d980 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d93e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	4413      	add	r3, r2
 800d944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	f003 0307 	and.w	r3, r3, #7
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d00b      	beq.n	800d968 <pvPortMalloc+0xfc>
	__asm volatile
 800d950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d954:	f383 8811 	msr	BASEPRI, r3
 800d958:	f3bf 8f6f 	isb	sy
 800d95c:	f3bf 8f4f 	dsb	sy
 800d960:	613b      	str	r3, [r7, #16]
}
 800d962:	bf00      	nop
 800d964:	bf00      	nop
 800d966:	e7fd      	b.n	800d964 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d96a:	685a      	ldr	r2, [r3, #4]
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	1ad2      	subs	r2, r2, r3
 800d970:	69bb      	ldr	r3, [r7, #24]
 800d972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d976:	687a      	ldr	r2, [r7, #4]
 800d978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d97a:	69b8      	ldr	r0, [r7, #24]
 800d97c:	f000 f90a 	bl	800db94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d980:	4b1d      	ldr	r3, [pc, #116]	@ (800d9f8 <pvPortMalloc+0x18c>)
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d986:	685b      	ldr	r3, [r3, #4]
 800d988:	1ad3      	subs	r3, r2, r3
 800d98a:	4a1b      	ldr	r2, [pc, #108]	@ (800d9f8 <pvPortMalloc+0x18c>)
 800d98c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d98e:	4b1a      	ldr	r3, [pc, #104]	@ (800d9f8 <pvPortMalloc+0x18c>)
 800d990:	681a      	ldr	r2, [r3, #0]
 800d992:	4b1b      	ldr	r3, [pc, #108]	@ (800da00 <pvPortMalloc+0x194>)
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	429a      	cmp	r2, r3
 800d998:	d203      	bcs.n	800d9a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d99a:	4b17      	ldr	r3, [pc, #92]	@ (800d9f8 <pvPortMalloc+0x18c>)
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a18      	ldr	r2, [pc, #96]	@ (800da00 <pvPortMalloc+0x194>)
 800d9a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a4:	685a      	ldr	r2, [r3, #4]
 800d9a6:	4b13      	ldr	r3, [pc, #76]	@ (800d9f4 <pvPortMalloc+0x188>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	431a      	orrs	r2, r3
 800d9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d9b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d9b6:	4b13      	ldr	r3, [pc, #76]	@ (800da04 <pvPortMalloc+0x198>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	3301      	adds	r3, #1
 800d9bc:	4a11      	ldr	r2, [pc, #68]	@ (800da04 <pvPortMalloc+0x198>)
 800d9be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d9c0:	f7fe fcea 	bl	800c398 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9c4:	69fb      	ldr	r3, [r7, #28]
 800d9c6:	f003 0307 	and.w	r3, r3, #7
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d00b      	beq.n	800d9e6 <pvPortMalloc+0x17a>
	__asm volatile
 800d9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9d2:	f383 8811 	msr	BASEPRI, r3
 800d9d6:	f3bf 8f6f 	isb	sy
 800d9da:	f3bf 8f4f 	dsb	sy
 800d9de:	60fb      	str	r3, [r7, #12]
}
 800d9e0:	bf00      	nop
 800d9e2:	bf00      	nop
 800d9e4:	e7fd      	b.n	800d9e2 <pvPortMalloc+0x176>
	return pvReturn;
 800d9e6:	69fb      	ldr	r3, [r7, #28]
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3728      	adds	r7, #40	@ 0x28
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	20004f90 	.word	0x20004f90
 800d9f4:	20004fa4 	.word	0x20004fa4
 800d9f8:	20004f94 	.word	0x20004f94
 800d9fc:	20004f88 	.word	0x20004f88
 800da00:	20004f98 	.word	0x20004f98
 800da04:	20004f9c 	.word	0x20004f9c

0800da08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b086      	sub	sp, #24
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d04f      	beq.n	800daba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800da1a:	2308      	movs	r3, #8
 800da1c:	425b      	negs	r3, r3
 800da1e:	697a      	ldr	r2, [r7, #20]
 800da20:	4413      	add	r3, r2
 800da22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800da24:	697b      	ldr	r3, [r7, #20]
 800da26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800da28:	693b      	ldr	r3, [r7, #16]
 800da2a:	685a      	ldr	r2, [r3, #4]
 800da2c:	4b25      	ldr	r3, [pc, #148]	@ (800dac4 <vPortFree+0xbc>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	4013      	ands	r3, r2
 800da32:	2b00      	cmp	r3, #0
 800da34:	d10b      	bne.n	800da4e <vPortFree+0x46>
	__asm volatile
 800da36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da3a:	f383 8811 	msr	BASEPRI, r3
 800da3e:	f3bf 8f6f 	isb	sy
 800da42:	f3bf 8f4f 	dsb	sy
 800da46:	60fb      	str	r3, [r7, #12]
}
 800da48:	bf00      	nop
 800da4a:	bf00      	nop
 800da4c:	e7fd      	b.n	800da4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d00b      	beq.n	800da6e <vPortFree+0x66>
	__asm volatile
 800da56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da5a:	f383 8811 	msr	BASEPRI, r3
 800da5e:	f3bf 8f6f 	isb	sy
 800da62:	f3bf 8f4f 	dsb	sy
 800da66:	60bb      	str	r3, [r7, #8]
}
 800da68:	bf00      	nop
 800da6a:	bf00      	nop
 800da6c:	e7fd      	b.n	800da6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	685a      	ldr	r2, [r3, #4]
 800da72:	4b14      	ldr	r3, [pc, #80]	@ (800dac4 <vPortFree+0xbc>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	4013      	ands	r3, r2
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d01e      	beq.n	800daba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d11a      	bne.n	800daba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	685a      	ldr	r2, [r3, #4]
 800da88:	4b0e      	ldr	r3, [pc, #56]	@ (800dac4 <vPortFree+0xbc>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	43db      	mvns	r3, r3
 800da8e:	401a      	ands	r2, r3
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800da94:	f7fe fc72 	bl	800c37c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	685a      	ldr	r2, [r3, #4]
 800da9c:	4b0a      	ldr	r3, [pc, #40]	@ (800dac8 <vPortFree+0xc0>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	4413      	add	r3, r2
 800daa2:	4a09      	ldr	r2, [pc, #36]	@ (800dac8 <vPortFree+0xc0>)
 800daa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800daa6:	6938      	ldr	r0, [r7, #16]
 800daa8:	f000 f874 	bl	800db94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800daac:	4b07      	ldr	r3, [pc, #28]	@ (800dacc <vPortFree+0xc4>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	3301      	adds	r3, #1
 800dab2:	4a06      	ldr	r2, [pc, #24]	@ (800dacc <vPortFree+0xc4>)
 800dab4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dab6:	f7fe fc6f 	bl	800c398 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800daba:	bf00      	nop
 800dabc:	3718      	adds	r7, #24
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}
 800dac2:	bf00      	nop
 800dac4:	20004fa4 	.word	0x20004fa4
 800dac8:	20004f94 	.word	0x20004f94
 800dacc:	20004fa0 	.word	0x20004fa0

0800dad0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dad0:	b480      	push	{r7}
 800dad2:	b085      	sub	sp, #20
 800dad4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dad6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800dada:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dadc:	4b27      	ldr	r3, [pc, #156]	@ (800db7c <prvHeapInit+0xac>)
 800dade:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	f003 0307 	and.w	r3, r3, #7
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d00c      	beq.n	800db04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	3307      	adds	r3, #7
 800daee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	f023 0307 	bic.w	r3, r3, #7
 800daf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800daf8:	68ba      	ldr	r2, [r7, #8]
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	1ad3      	subs	r3, r2, r3
 800dafe:	4a1f      	ldr	r2, [pc, #124]	@ (800db7c <prvHeapInit+0xac>)
 800db00:	4413      	add	r3, r2
 800db02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800db08:	4a1d      	ldr	r2, [pc, #116]	@ (800db80 <prvHeapInit+0xb0>)
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800db0e:	4b1c      	ldr	r3, [pc, #112]	@ (800db80 <prvHeapInit+0xb0>)
 800db10:	2200      	movs	r2, #0
 800db12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	4413      	add	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800db1c:	2208      	movs	r2, #8
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	1a9b      	subs	r3, r3, r2
 800db22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	f023 0307 	bic.w	r3, r3, #7
 800db2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	4a15      	ldr	r2, [pc, #84]	@ (800db84 <prvHeapInit+0xb4>)
 800db30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800db32:	4b14      	ldr	r3, [pc, #80]	@ (800db84 <prvHeapInit+0xb4>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	2200      	movs	r2, #0
 800db38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800db3a:	4b12      	ldr	r3, [pc, #72]	@ (800db84 <prvHeapInit+0xb4>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	2200      	movs	r2, #0
 800db40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	68fa      	ldr	r2, [r7, #12]
 800db4a:	1ad2      	subs	r2, r2, r3
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800db50:	4b0c      	ldr	r3, [pc, #48]	@ (800db84 <prvHeapInit+0xb4>)
 800db52:	681a      	ldr	r2, [r3, #0]
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	4a0a      	ldr	r2, [pc, #40]	@ (800db88 <prvHeapInit+0xb8>)
 800db5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	685b      	ldr	r3, [r3, #4]
 800db64:	4a09      	ldr	r2, [pc, #36]	@ (800db8c <prvHeapInit+0xbc>)
 800db66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800db68:	4b09      	ldr	r3, [pc, #36]	@ (800db90 <prvHeapInit+0xc0>)
 800db6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800db6e:	601a      	str	r2, [r3, #0]
}
 800db70:	bf00      	nop
 800db72:	3714      	adds	r7, #20
 800db74:	46bd      	mov	sp, r7
 800db76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7a:	4770      	bx	lr
 800db7c:	20001388 	.word	0x20001388
 800db80:	20004f88 	.word	0x20004f88
 800db84:	20004f90 	.word	0x20004f90
 800db88:	20004f98 	.word	0x20004f98
 800db8c:	20004f94 	.word	0x20004f94
 800db90:	20004fa4 	.word	0x20004fa4

0800db94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800db94:	b480      	push	{r7}
 800db96:	b085      	sub	sp, #20
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800db9c:	4b28      	ldr	r3, [pc, #160]	@ (800dc40 <prvInsertBlockIntoFreeList+0xac>)
 800db9e:	60fb      	str	r3, [r7, #12]
 800dba0:	e002      	b.n	800dba8 <prvInsertBlockIntoFreeList+0x14>
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	60fb      	str	r3, [r7, #12]
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	687a      	ldr	r2, [r7, #4]
 800dbae:	429a      	cmp	r2, r3
 800dbb0:	d8f7      	bhi.n	800dba2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	685b      	ldr	r3, [r3, #4]
 800dbba:	68ba      	ldr	r2, [r7, #8]
 800dbbc:	4413      	add	r3, r2
 800dbbe:	687a      	ldr	r2, [r7, #4]
 800dbc0:	429a      	cmp	r2, r3
 800dbc2:	d108      	bne.n	800dbd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	685a      	ldr	r2, [r3, #4]
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	441a      	add	r2, r3
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	68ba      	ldr	r2, [r7, #8]
 800dbe0:	441a      	add	r2, r3
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d118      	bne.n	800dc1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681a      	ldr	r2, [r3, #0]
 800dbee:	4b15      	ldr	r3, [pc, #84]	@ (800dc44 <prvInsertBlockIntoFreeList+0xb0>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d00d      	beq.n	800dc12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	685a      	ldr	r2, [r3, #4]
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	685b      	ldr	r3, [r3, #4]
 800dc00:	441a      	add	r2, r3
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	681a      	ldr	r2, [r3, #0]
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	601a      	str	r2, [r3, #0]
 800dc10:	e008      	b.n	800dc24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dc12:	4b0c      	ldr	r3, [pc, #48]	@ (800dc44 <prvInsertBlockIntoFreeList+0xb0>)
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	601a      	str	r2, [r3, #0]
 800dc1a:	e003      	b.n	800dc24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	681a      	ldr	r2, [r3, #0]
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dc24:	68fa      	ldr	r2, [r7, #12]
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	d002      	beq.n	800dc32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	687a      	ldr	r2, [r7, #4]
 800dc30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc32:	bf00      	nop
 800dc34:	3714      	adds	r7, #20
 800dc36:	46bd      	mov	sp, r7
 800dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3c:	4770      	bx	lr
 800dc3e:	bf00      	nop
 800dc40:	20004f88 	.word	0x20004f88
 800dc44:	20004f90 	.word	0x20004f90

0800dc48 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	4912      	ldr	r1, [pc, #72]	@ (800dc98 <MX_USB_DEVICE_Init+0x50>)
 800dc50:	4812      	ldr	r0, [pc, #72]	@ (800dc9c <MX_USB_DEVICE_Init+0x54>)
 800dc52:	f7fb ff2f 	bl	8009ab4 <USBD_Init>
 800dc56:	4603      	mov	r3, r0
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d001      	beq.n	800dc60 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dc5c:	f7f3 faea 	bl	8001234 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800dc60:	490f      	ldr	r1, [pc, #60]	@ (800dca0 <MX_USB_DEVICE_Init+0x58>)
 800dc62:	480e      	ldr	r0, [pc, #56]	@ (800dc9c <MX_USB_DEVICE_Init+0x54>)
 800dc64:	f7fb ff56 	bl	8009b14 <USBD_RegisterClass>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d001      	beq.n	800dc72 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dc6e:	f7f3 fae1 	bl	8001234 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800dc72:	490c      	ldr	r1, [pc, #48]	@ (800dca4 <MX_USB_DEVICE_Init+0x5c>)
 800dc74:	4809      	ldr	r0, [pc, #36]	@ (800dc9c <MX_USB_DEVICE_Init+0x54>)
 800dc76:	f7fb fe4d 	bl	8009914 <USBD_CDC_RegisterInterface>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d001      	beq.n	800dc84 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800dc80:	f7f3 fad8 	bl	8001234 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800dc84:	4805      	ldr	r0, [pc, #20]	@ (800dc9c <MX_USB_DEVICE_Init+0x54>)
 800dc86:	f7fb ff7b 	bl	8009b80 <USBD_Start>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d001      	beq.n	800dc94 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dc90:	f7f3 fad0 	bl	8001234 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dc94:	bf00      	nop
 800dc96:	bd80      	pop	{r7, pc}
 800dc98:	2000012c 	.word	0x2000012c
 800dc9c:	20004fa8 	.word	0x20004fa8
 800dca0:	20000094 	.word	0x20000094
 800dca4:	20000118 	.word	0x20000118

0800dca8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800dcac:	2200      	movs	r2, #0
 800dcae:	4905      	ldr	r1, [pc, #20]	@ (800dcc4 <CDC_Init_HS+0x1c>)
 800dcb0:	4805      	ldr	r0, [pc, #20]	@ (800dcc8 <CDC_Init_HS+0x20>)
 800dcb2:	f7fb fe49 	bl	8009948 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800dcb6:	4905      	ldr	r1, [pc, #20]	@ (800dccc <CDC_Init_HS+0x24>)
 800dcb8:	4803      	ldr	r0, [pc, #12]	@ (800dcc8 <CDC_Init_HS+0x20>)
 800dcba:	f7fb fe67 	bl	800998c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dcbe:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	bd80      	pop	{r7, pc}
 800dcc4:	20005a84 	.word	0x20005a84
 800dcc8:	20004fa8 	.word	0x20004fa8
 800dccc:	20005284 	.word	0x20005284

0800dcd0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800dcd4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr

0800dce0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	4603      	mov	r3, r0
 800dce8:	6039      	str	r1, [r7, #0]
 800dcea:	71fb      	strb	r3, [r7, #7]
 800dcec:	4613      	mov	r3, r2
 800dcee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800dcf0:	79fb      	ldrb	r3, [r7, #7]
 800dcf2:	2b23      	cmp	r3, #35	@ 0x23
 800dcf4:	d84a      	bhi.n	800dd8c <CDC_Control_HS+0xac>
 800dcf6:	a201      	add	r2, pc, #4	@ (adr r2, 800dcfc <CDC_Control_HS+0x1c>)
 800dcf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcfc:	0800dd8d 	.word	0x0800dd8d
 800dd00:	0800dd8d 	.word	0x0800dd8d
 800dd04:	0800dd8d 	.word	0x0800dd8d
 800dd08:	0800dd8d 	.word	0x0800dd8d
 800dd0c:	0800dd8d 	.word	0x0800dd8d
 800dd10:	0800dd8d 	.word	0x0800dd8d
 800dd14:	0800dd8d 	.word	0x0800dd8d
 800dd18:	0800dd8d 	.word	0x0800dd8d
 800dd1c:	0800dd8d 	.word	0x0800dd8d
 800dd20:	0800dd8d 	.word	0x0800dd8d
 800dd24:	0800dd8d 	.word	0x0800dd8d
 800dd28:	0800dd8d 	.word	0x0800dd8d
 800dd2c:	0800dd8d 	.word	0x0800dd8d
 800dd30:	0800dd8d 	.word	0x0800dd8d
 800dd34:	0800dd8d 	.word	0x0800dd8d
 800dd38:	0800dd8d 	.word	0x0800dd8d
 800dd3c:	0800dd8d 	.word	0x0800dd8d
 800dd40:	0800dd8d 	.word	0x0800dd8d
 800dd44:	0800dd8d 	.word	0x0800dd8d
 800dd48:	0800dd8d 	.word	0x0800dd8d
 800dd4c:	0800dd8d 	.word	0x0800dd8d
 800dd50:	0800dd8d 	.word	0x0800dd8d
 800dd54:	0800dd8d 	.word	0x0800dd8d
 800dd58:	0800dd8d 	.word	0x0800dd8d
 800dd5c:	0800dd8d 	.word	0x0800dd8d
 800dd60:	0800dd8d 	.word	0x0800dd8d
 800dd64:	0800dd8d 	.word	0x0800dd8d
 800dd68:	0800dd8d 	.word	0x0800dd8d
 800dd6c:	0800dd8d 	.word	0x0800dd8d
 800dd70:	0800dd8d 	.word	0x0800dd8d
 800dd74:	0800dd8d 	.word	0x0800dd8d
 800dd78:	0800dd8d 	.word	0x0800dd8d
 800dd7c:	0800dd8d 	.word	0x0800dd8d
 800dd80:	0800dd8d 	.word	0x0800dd8d
 800dd84:	0800dd8d 	.word	0x0800dd8d
 800dd88:	0800dd8d 	.word	0x0800dd8d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dd8c:	bf00      	nop
  }

  return (USBD_OK);
 800dd8e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	370c      	adds	r7, #12
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b082      	sub	sp, #8
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800dda6:	6879      	ldr	r1, [r7, #4]
 800dda8:	4805      	ldr	r0, [pc, #20]	@ (800ddc0 <CDC_Receive_HS+0x24>)
 800ddaa:	f7fb fdef 	bl	800998c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800ddae:	4804      	ldr	r0, [pc, #16]	@ (800ddc0 <CDC_Receive_HS+0x24>)
 800ddb0:	f7fb fe4a 	bl	8009a48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ddb4:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20004fa8 	.word	0x20004fa8

0800ddc4 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b084      	sub	sp, #16
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
 800ddcc:	460b      	mov	r3, r1
 800ddce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 800ddd4:	4b0d      	ldr	r3, [pc, #52]	@ (800de0c <CDC_Transmit_HS+0x48>)
 800ddd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ddda:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dddc:	68bb      	ldr	r3, [r7, #8]
 800ddde:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d001      	beq.n	800ddea <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 800dde6:	2301      	movs	r3, #1
 800dde8:	e00b      	b.n	800de02 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800ddea:	887b      	ldrh	r3, [r7, #2]
 800ddec:	461a      	mov	r2, r3
 800ddee:	6879      	ldr	r1, [r7, #4]
 800ddf0:	4806      	ldr	r0, [pc, #24]	@ (800de0c <CDC_Transmit_HS+0x48>)
 800ddf2:	f7fb fda9 	bl	8009948 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 800ddf6:	4805      	ldr	r0, [pc, #20]	@ (800de0c <CDC_Transmit_HS+0x48>)
 800ddf8:	f7fb fde6 	bl	80099c8 <USBD_CDC_TransmitPacket>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 800de00:	7bfb      	ldrb	r3, [r7, #15]
}
 800de02:	4618      	mov	r0, r3
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}
 800de0a:	bf00      	nop
 800de0c:	20004fa8 	.word	0x20004fa8

0800de10 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800de10:	b480      	push	{r7}
 800de12:	b087      	sub	sp, #28
 800de14:	af00      	add	r7, sp, #0
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	60b9      	str	r1, [r7, #8]
 800de1a:	4613      	mov	r3, r2
 800de1c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800de1e:	2300      	movs	r3, #0
 800de20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 800de22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de26:	4618      	mov	r0, r3
 800de28:	371c      	adds	r7, #28
 800de2a:	46bd      	mov	sp, r7
 800de2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de30:	4770      	bx	lr
	...

0800de34 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de34:	b480      	push	{r7}
 800de36:	b083      	sub	sp, #12
 800de38:	af00      	add	r7, sp, #0
 800de3a:	4603      	mov	r3, r0
 800de3c:	6039      	str	r1, [r7, #0]
 800de3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	2212      	movs	r2, #18
 800de44:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800de46:	4b03      	ldr	r3, [pc, #12]	@ (800de54 <USBD_HS_DeviceDescriptor+0x20>)
}
 800de48:	4618      	mov	r0, r3
 800de4a:	370c      	adds	r7, #12
 800de4c:	46bd      	mov	sp, r7
 800de4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de52:	4770      	bx	lr
 800de54:	20000148 	.word	0x20000148

0800de58 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de58:	b480      	push	{r7}
 800de5a:	b083      	sub	sp, #12
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	4603      	mov	r3, r0
 800de60:	6039      	str	r1, [r7, #0]
 800de62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2204      	movs	r2, #4
 800de68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800de6a:	4b03      	ldr	r3, [pc, #12]	@ (800de78 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	370c      	adds	r7, #12
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	2000015c 	.word	0x2000015c

0800de7c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b082      	sub	sp, #8
 800de80:	af00      	add	r7, sp, #0
 800de82:	4603      	mov	r3, r0
 800de84:	6039      	str	r1, [r7, #0]
 800de86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de88:	79fb      	ldrb	r3, [r7, #7]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d105      	bne.n	800de9a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	4907      	ldr	r1, [pc, #28]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
 800de92:	4808      	ldr	r0, [pc, #32]	@ (800deb4 <USBD_HS_ProductStrDescriptor+0x38>)
 800de94:	f7fd f824 	bl	800aee0 <USBD_GetString>
 800de98:	e004      	b.n	800dea4 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800de9a:	683a      	ldr	r2, [r7, #0]
 800de9c:	4904      	ldr	r1, [pc, #16]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
 800de9e:	4805      	ldr	r0, [pc, #20]	@ (800deb4 <USBD_HS_ProductStrDescriptor+0x38>)
 800dea0:	f7fd f81e 	bl	800aee0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dea4:	4b02      	ldr	r3, [pc, #8]	@ (800deb0 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3708      	adds	r7, #8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	20006284 	.word	0x20006284
 800deb4:	08011388 	.word	0x08011388

0800deb8 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b082      	sub	sp, #8
 800debc:	af00      	add	r7, sp, #0
 800debe:	4603      	mov	r3, r0
 800dec0:	6039      	str	r1, [r7, #0]
 800dec2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dec4:	683a      	ldr	r2, [r7, #0]
 800dec6:	4904      	ldr	r1, [pc, #16]	@ (800ded8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800dec8:	4804      	ldr	r0, [pc, #16]	@ (800dedc <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800deca:	f7fd f809 	bl	800aee0 <USBD_GetString>
  return USBD_StrDesc;
 800dece:	4b02      	ldr	r3, [pc, #8]	@ (800ded8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800ded0:	4618      	mov	r0, r3
 800ded2:	3708      	adds	r7, #8
 800ded4:	46bd      	mov	sp, r7
 800ded6:	bd80      	pop	{r7, pc}
 800ded8:	20006284 	.word	0x20006284
 800dedc:	080113a0 	.word	0x080113a0

0800dee0 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b082      	sub	sp, #8
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	4603      	mov	r3, r0
 800dee8:	6039      	str	r1, [r7, #0]
 800deea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	221a      	movs	r2, #26
 800def0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800def2:	f000 f843 	bl	800df7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800def6:	4b02      	ldr	r3, [pc, #8]	@ (800df00 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800def8:	4618      	mov	r0, r3
 800defa:	3708      	adds	r7, #8
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}
 800df00:	20000160 	.word	0x20000160

0800df04 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b082      	sub	sp, #8
 800df08:	af00      	add	r7, sp, #0
 800df0a:	4603      	mov	r3, r0
 800df0c:	6039      	str	r1, [r7, #0]
 800df0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800df10:	79fb      	ldrb	r3, [r7, #7]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d105      	bne.n	800df22 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800df16:	683a      	ldr	r2, [r7, #0]
 800df18:	4907      	ldr	r1, [pc, #28]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
 800df1a:	4808      	ldr	r0, [pc, #32]	@ (800df3c <USBD_HS_ConfigStrDescriptor+0x38>)
 800df1c:	f7fc ffe0 	bl	800aee0 <USBD_GetString>
 800df20:	e004      	b.n	800df2c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800df22:	683a      	ldr	r2, [r7, #0]
 800df24:	4904      	ldr	r1, [pc, #16]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
 800df26:	4805      	ldr	r0, [pc, #20]	@ (800df3c <USBD_HS_ConfigStrDescriptor+0x38>)
 800df28:	f7fc ffda 	bl	800aee0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df2c:	4b02      	ldr	r3, [pc, #8]	@ (800df38 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3708      	adds	r7, #8
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}
 800df36:	bf00      	nop
 800df38:	20006284 	.word	0x20006284
 800df3c:	080113b4 	.word	0x080113b4

0800df40 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b082      	sub	sp, #8
 800df44:	af00      	add	r7, sp, #0
 800df46:	4603      	mov	r3, r0
 800df48:	6039      	str	r1, [r7, #0]
 800df4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df4c:	79fb      	ldrb	r3, [r7, #7]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d105      	bne.n	800df5e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800df52:	683a      	ldr	r2, [r7, #0]
 800df54:	4907      	ldr	r1, [pc, #28]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800df56:	4808      	ldr	r0, [pc, #32]	@ (800df78 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800df58:	f7fc ffc2 	bl	800aee0 <USBD_GetString>
 800df5c:	e004      	b.n	800df68 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800df5e:	683a      	ldr	r2, [r7, #0]
 800df60:	4904      	ldr	r1, [pc, #16]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800df62:	4805      	ldr	r0, [pc, #20]	@ (800df78 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800df64:	f7fc ffbc 	bl	800aee0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800df68:	4b02      	ldr	r3, [pc, #8]	@ (800df74 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3708      	adds	r7, #8
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
 800df72:	bf00      	nop
 800df74:	20006284 	.word	0x20006284
 800df78:	080113c0 	.word	0x080113c0

0800df7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b084      	sub	sp, #16
 800df80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800df82:	4b0f      	ldr	r3, [pc, #60]	@ (800dfc0 <Get_SerialNum+0x44>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800df88:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc4 <Get_SerialNum+0x48>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800df8e:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc8 <Get_SerialNum+0x4c>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800df94:	68fa      	ldr	r2, [r7, #12]
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	4413      	add	r3, r2
 800df9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d009      	beq.n	800dfb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dfa2:	2208      	movs	r2, #8
 800dfa4:	4909      	ldr	r1, [pc, #36]	@ (800dfcc <Get_SerialNum+0x50>)
 800dfa6:	68f8      	ldr	r0, [r7, #12]
 800dfa8:	f000 f814 	bl	800dfd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dfac:	2204      	movs	r2, #4
 800dfae:	4908      	ldr	r1, [pc, #32]	@ (800dfd0 <Get_SerialNum+0x54>)
 800dfb0:	68b8      	ldr	r0, [r7, #8]
 800dfb2:	f000 f80f 	bl	800dfd4 <IntToUnicode>
  }
}
 800dfb6:	bf00      	nop
 800dfb8:	3710      	adds	r7, #16
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	bd80      	pop	{r7, pc}
 800dfbe:	bf00      	nop
 800dfc0:	1fff7a10 	.word	0x1fff7a10
 800dfc4:	1fff7a14 	.word	0x1fff7a14
 800dfc8:	1fff7a18 	.word	0x1fff7a18
 800dfcc:	20000162 	.word	0x20000162
 800dfd0:	20000172 	.word	0x20000172

0800dfd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dfd4:	b480      	push	{r7}
 800dfd6:	b087      	sub	sp, #28
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	60f8      	str	r0, [r7, #12]
 800dfdc:	60b9      	str	r1, [r7, #8]
 800dfde:	4613      	mov	r3, r2
 800dfe0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	75fb      	strb	r3, [r7, #23]
 800dfea:	e027      	b.n	800e03c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	0f1b      	lsrs	r3, r3, #28
 800dff0:	2b09      	cmp	r3, #9
 800dff2:	d80b      	bhi.n	800e00c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	0f1b      	lsrs	r3, r3, #28
 800dff8:	b2da      	uxtb	r2, r3
 800dffa:	7dfb      	ldrb	r3, [r7, #23]
 800dffc:	005b      	lsls	r3, r3, #1
 800dffe:	4619      	mov	r1, r3
 800e000:	68bb      	ldr	r3, [r7, #8]
 800e002:	440b      	add	r3, r1
 800e004:	3230      	adds	r2, #48	@ 0x30
 800e006:	b2d2      	uxtb	r2, r2
 800e008:	701a      	strb	r2, [r3, #0]
 800e00a:	e00a      	b.n	800e022 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	0f1b      	lsrs	r3, r3, #28
 800e010:	b2da      	uxtb	r2, r3
 800e012:	7dfb      	ldrb	r3, [r7, #23]
 800e014:	005b      	lsls	r3, r3, #1
 800e016:	4619      	mov	r1, r3
 800e018:	68bb      	ldr	r3, [r7, #8]
 800e01a:	440b      	add	r3, r1
 800e01c:	3237      	adds	r2, #55	@ 0x37
 800e01e:	b2d2      	uxtb	r2, r2
 800e020:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	011b      	lsls	r3, r3, #4
 800e026:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e028:	7dfb      	ldrb	r3, [r7, #23]
 800e02a:	005b      	lsls	r3, r3, #1
 800e02c:	3301      	adds	r3, #1
 800e02e:	68ba      	ldr	r2, [r7, #8]
 800e030:	4413      	add	r3, r2
 800e032:	2200      	movs	r2, #0
 800e034:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e036:	7dfb      	ldrb	r3, [r7, #23]
 800e038:	3301      	adds	r3, #1
 800e03a:	75fb      	strb	r3, [r7, #23]
 800e03c:	7dfa      	ldrb	r2, [r7, #23]
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	429a      	cmp	r2, r3
 800e042:	d3d3      	bcc.n	800dfec <IntToUnicode+0x18>
  }
}
 800e044:	bf00      	nop
 800e046:	bf00      	nop
 800e048:	371c      	adds	r7, #28
 800e04a:	46bd      	mov	sp, r7
 800e04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e050:	4770      	bx	lr
	...

0800e054 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b08a      	sub	sp, #40	@ 0x28
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e05c:	f107 0314 	add.w	r3, r7, #20
 800e060:	2200      	movs	r2, #0
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	605a      	str	r2, [r3, #4]
 800e066:	609a      	str	r2, [r3, #8]
 800e068:	60da      	str	r2, [r3, #12]
 800e06a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4a1d      	ldr	r2, [pc, #116]	@ (800e0e8 <HAL_PCD_MspInit+0x94>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d134      	bne.n	800e0e0 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e076:	2300      	movs	r3, #0
 800e078:	613b      	str	r3, [r7, #16]
 800e07a:	4b1c      	ldr	r3, [pc, #112]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e07e:	4a1b      	ldr	r2, [pc, #108]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e080:	f043 0302 	orr.w	r3, r3, #2
 800e084:	6313      	str	r3, [r2, #48]	@ 0x30
 800e086:	4b19      	ldr	r3, [pc, #100]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e08a:	f003 0302 	and.w	r3, r3, #2
 800e08e:	613b      	str	r3, [r7, #16]
 800e090:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800e092:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800e096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e098:	2302      	movs	r3, #2
 800e09a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e09c:	2300      	movs	r3, #0
 800e09e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e0a0:	2303      	movs	r3, #3
 800e0a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800e0a4:	230c      	movs	r3, #12
 800e0a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e0a8:	f107 0314 	add.w	r3, r7, #20
 800e0ac:	4619      	mov	r1, r3
 800e0ae:	4810      	ldr	r0, [pc, #64]	@ (800e0f0 <HAL_PCD_MspInit+0x9c>)
 800e0b0:	f7f5 fd0e 	bl	8003ad0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	60fb      	str	r3, [r7, #12]
 800e0b8:	4b0c      	ldr	r3, [pc, #48]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e0ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0bc:	4a0b      	ldr	r2, [pc, #44]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e0be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e0c2:	6313      	str	r3, [r2, #48]	@ 0x30
 800e0c4:	4b09      	ldr	r3, [pc, #36]	@ (800e0ec <HAL_PCD_MspInit+0x98>)
 800e0c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e0cc:	60fb      	str	r3, [r7, #12]
 800e0ce:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	2105      	movs	r1, #5
 800e0d4:	204d      	movs	r0, #77	@ 0x4d
 800e0d6:	f7f5 f87d 	bl	80031d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800e0da:	204d      	movs	r0, #77	@ 0x4d
 800e0dc:	f7f5 f896 	bl	800320c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800e0e0:	bf00      	nop
 800e0e2:	3728      	adds	r7, #40	@ 0x28
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	bd80      	pop	{r7, pc}
 800e0e8:	40040000 	.word	0x40040000
 800e0ec:	40023800 	.word	0x40023800
 800e0f0:	40020400 	.word	0x40020400

0800e0f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e108:	4619      	mov	r1, r3
 800e10a:	4610      	mov	r0, r2
 800e10c:	f7fb fd85 	bl	8009c1a <USBD_LL_SetupStage>
}
 800e110:	bf00      	nop
 800e112:	3708      	adds	r7, #8
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}

0800e118 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b082      	sub	sp, #8
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
 800e120:	460b      	mov	r3, r1
 800e122:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e12a:	78fa      	ldrb	r2, [r7, #3]
 800e12c:	6879      	ldr	r1, [r7, #4]
 800e12e:	4613      	mov	r3, r2
 800e130:	00db      	lsls	r3, r3, #3
 800e132:	4413      	add	r3, r2
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	440b      	add	r3, r1
 800e138:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e13c:	681a      	ldr	r2, [r3, #0]
 800e13e:	78fb      	ldrb	r3, [r7, #3]
 800e140:	4619      	mov	r1, r3
 800e142:	f7fb fdbf 	bl	8009cc4 <USBD_LL_DataOutStage>
}
 800e146:	bf00      	nop
 800e148:	3708      	adds	r7, #8
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}

0800e14e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e14e:	b580      	push	{r7, lr}
 800e150:	b082      	sub	sp, #8
 800e152:	af00      	add	r7, sp, #0
 800e154:	6078      	str	r0, [r7, #4]
 800e156:	460b      	mov	r3, r1
 800e158:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e160:	78fa      	ldrb	r2, [r7, #3]
 800e162:	6879      	ldr	r1, [r7, #4]
 800e164:	4613      	mov	r3, r2
 800e166:	00db      	lsls	r3, r3, #3
 800e168:	4413      	add	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	440b      	add	r3, r1
 800e16e:	3320      	adds	r3, #32
 800e170:	681a      	ldr	r2, [r3, #0]
 800e172:	78fb      	ldrb	r3, [r7, #3]
 800e174:	4619      	mov	r1, r3
 800e176:	f7fb fe58 	bl	8009e2a <USBD_LL_DataInStage>
}
 800e17a:	bf00      	nop
 800e17c:	3708      	adds	r7, #8
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e182:	b580      	push	{r7, lr}
 800e184:	b082      	sub	sp, #8
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e190:	4618      	mov	r0, r3
 800e192:	f7fb ff92 	bl	800a0ba <USBD_LL_SOF>
}
 800e196:	bf00      	nop
 800e198:	3708      	adds	r7, #8
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}

0800e19e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e19e:	b580      	push	{r7, lr}
 800e1a0:	b084      	sub	sp, #16
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	79db      	ldrb	r3, [r3, #7]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d102      	bne.n	800e1b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	73fb      	strb	r3, [r7, #15]
 800e1b6:	e008      	b.n	800e1ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	79db      	ldrb	r3, [r3, #7]
 800e1bc:	2b02      	cmp	r3, #2
 800e1be:	d102      	bne.n	800e1c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	73fb      	strb	r3, [r7, #15]
 800e1c4:	e001      	b.n	800e1ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e1c6:	f7f3 f835 	bl	8001234 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1d0:	7bfa      	ldrb	r2, [r7, #15]
 800e1d2:	4611      	mov	r1, r2
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f7fb ff2c 	bl	800a032 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f7fb fed4 	bl	8009f8e <USBD_LL_Reset>
}
 800e1e6:	bf00      	nop
 800e1e8:	3710      	adds	r7, #16
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}
	...

0800e1f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b082      	sub	sp, #8
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1fe:	4618      	mov	r0, r3
 800e200:	f7fb ff27 	bl	800a052 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	687a      	ldr	r2, [r7, #4]
 800e210:	6812      	ldr	r2, [r2, #0]
 800e212:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e216:	f043 0301 	orr.w	r3, r3, #1
 800e21a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	7adb      	ldrb	r3, [r3, #11]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d005      	beq.n	800e230 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e224:	4b04      	ldr	r3, [pc, #16]	@ (800e238 <HAL_PCD_SuspendCallback+0x48>)
 800e226:	691b      	ldr	r3, [r3, #16]
 800e228:	4a03      	ldr	r2, [pc, #12]	@ (800e238 <HAL_PCD_SuspendCallback+0x48>)
 800e22a:	f043 0306 	orr.w	r3, r3, #6
 800e22e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e230:	bf00      	nop
 800e232:	3708      	adds	r7, #8
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}
 800e238:	e000ed00 	.word	0xe000ed00

0800e23c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b082      	sub	sp, #8
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e24a:	4618      	mov	r0, r3
 800e24c:	f7fb ff1d 	bl	800a08a <USBD_LL_Resume>
}
 800e250:	bf00      	nop
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
 800e260:	460b      	mov	r3, r1
 800e262:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e26a:	78fa      	ldrb	r2, [r7, #3]
 800e26c:	4611      	mov	r1, r2
 800e26e:	4618      	mov	r0, r3
 800e270:	f7fb ff75 	bl	800a15e <USBD_LL_IsoOUTIncomplete>
}
 800e274:	bf00      	nop
 800e276:	3708      	adds	r7, #8
 800e278:	46bd      	mov	sp, r7
 800e27a:	bd80      	pop	{r7, pc}

0800e27c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	460b      	mov	r3, r1
 800e286:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e28e:	78fa      	ldrb	r2, [r7, #3]
 800e290:	4611      	mov	r1, r2
 800e292:	4618      	mov	r0, r3
 800e294:	f7fb ff31 	bl	800a0fa <USBD_LL_IsoINIncomplete>
}
 800e298:	bf00      	nop
 800e29a:	3708      	adds	r7, #8
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b082      	sub	sp, #8
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f7fb ff87 	bl	800a1c2 <USBD_LL_DevConnected>
}
 800e2b4:	bf00      	nop
 800e2b6:	3708      	adds	r7, #8
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7fb ff84 	bl	800a1d8 <USBD_LL_DevDisconnected>
}
 800e2d0:	bf00      	nop
 800e2d2:	3708      	adds	r7, #8
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	d140      	bne.n	800e36a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800e2e8:	4a22      	ldr	r2, [pc, #136]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	4a20      	ldr	r2, [pc, #128]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e2f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800e2f8:	4b1e      	ldr	r3, [pc, #120]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e2fa:	4a1f      	ldr	r2, [pc, #124]	@ (800e378 <USBD_LL_Init+0xa0>)
 800e2fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800e2fe:	4b1d      	ldr	r3, [pc, #116]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e300:	2206      	movs	r2, #6
 800e302:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800e304:	4b1b      	ldr	r3, [pc, #108]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e306:	2202      	movs	r2, #2
 800e308:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800e30a:	4b1a      	ldr	r3, [pc, #104]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e30c:	2200      	movs	r2, #0
 800e30e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800e310:	4b18      	ldr	r3, [pc, #96]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e312:	2202      	movs	r2, #2
 800e314:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800e316:	4b17      	ldr	r3, [pc, #92]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e318:	2200      	movs	r2, #0
 800e31a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800e31c:	4b15      	ldr	r3, [pc, #84]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e31e:	2200      	movs	r2, #0
 800e320:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800e322:	4b14      	ldr	r3, [pc, #80]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e324:	2200      	movs	r2, #0
 800e326:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800e328:	4b12      	ldr	r3, [pc, #72]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e32a:	2200      	movs	r2, #0
 800e32c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800e32e:	4b11      	ldr	r3, [pc, #68]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e330:	2200      	movs	r2, #0
 800e332:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800e334:	4b0f      	ldr	r3, [pc, #60]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e336:	2200      	movs	r2, #0
 800e338:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800e33a:	480e      	ldr	r0, [pc, #56]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e33c:	f7f6 f867 	bl	800440e <HAL_PCD_Init>
 800e340:	4603      	mov	r3, r0
 800e342:	2b00      	cmp	r3, #0
 800e344:	d001      	beq.n	800e34a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e346:	f7f2 ff75 	bl	8001234 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800e34a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e34e:	4809      	ldr	r0, [pc, #36]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e350:	f7f7 fa93 	bl	800587a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800e354:	2280      	movs	r2, #128	@ 0x80
 800e356:	2100      	movs	r1, #0
 800e358:	4806      	ldr	r0, [pc, #24]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e35a:	f7f7 fa47 	bl	80057ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800e35e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800e362:	2101      	movs	r1, #1
 800e364:	4803      	ldr	r0, [pc, #12]	@ (800e374 <USBD_LL_Init+0x9c>)
 800e366:	f7f7 fa41 	bl	80057ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e36a:	2300      	movs	r3, #0
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3708      	adds	r7, #8
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}
 800e374:	20006484 	.word	0x20006484
 800e378:	40040000 	.word	0x40040000

0800e37c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b084      	sub	sp, #16
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e388:	2300      	movs	r3, #0
 800e38a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e392:	4618      	mov	r0, r3
 800e394:	f7f6 f94a 	bl	800462c <HAL_PCD_Start>
 800e398:	4603      	mov	r3, r0
 800e39a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e39c:	7bfb      	ldrb	r3, [r7, #15]
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f000 f942 	bl	800e628 <USBD_Get_USB_Status>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	3710      	adds	r7, #16
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bd80      	pop	{r7, pc}

0800e3b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e3b2:	b580      	push	{r7, lr}
 800e3b4:	b084      	sub	sp, #16
 800e3b6:	af00      	add	r7, sp, #0
 800e3b8:	6078      	str	r0, [r7, #4]
 800e3ba:	4608      	mov	r0, r1
 800e3bc:	4611      	mov	r1, r2
 800e3be:	461a      	mov	r2, r3
 800e3c0:	4603      	mov	r3, r0
 800e3c2:	70fb      	strb	r3, [r7, #3]
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	70bb      	strb	r3, [r7, #2]
 800e3c8:	4613      	mov	r3, r2
 800e3ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e3da:	78bb      	ldrb	r3, [r7, #2]
 800e3dc:	883a      	ldrh	r2, [r7, #0]
 800e3de:	78f9      	ldrb	r1, [r7, #3]
 800e3e0:	f7f6 fe1e 	bl	8005020 <HAL_PCD_EP_Open>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3e8:	7bfb      	ldrb	r3, [r7, #15]
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f000 f91c 	bl	800e628 <USBD_Get_USB_Status>
 800e3f0:	4603      	mov	r3, r0
 800e3f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3710      	adds	r7, #16
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}

0800e3fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3fe:	b580      	push	{r7, lr}
 800e400:	b084      	sub	sp, #16
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
 800e406:	460b      	mov	r3, r1
 800e408:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e40a:	2300      	movs	r3, #0
 800e40c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e40e:	2300      	movs	r3, #0
 800e410:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e418:	78fa      	ldrb	r2, [r7, #3]
 800e41a:	4611      	mov	r1, r2
 800e41c:	4618      	mov	r0, r3
 800e41e:	f7f6 fe69 	bl	80050f4 <HAL_PCD_EP_Close>
 800e422:	4603      	mov	r3, r0
 800e424:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e426:	7bfb      	ldrb	r3, [r7, #15]
 800e428:	4618      	mov	r0, r3
 800e42a:	f000 f8fd 	bl	800e628 <USBD_Get_USB_Status>
 800e42e:	4603      	mov	r3, r0
 800e430:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e432:	7bbb      	ldrb	r3, [r7, #14]
}
 800e434:	4618      	mov	r0, r3
 800e436:	3710      	adds	r7, #16
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}

0800e43c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b084      	sub	sp, #16
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	460b      	mov	r3, r1
 800e446:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e448:	2300      	movs	r3, #0
 800e44a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e44c:	2300      	movs	r3, #0
 800e44e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e456:	78fa      	ldrb	r2, [r7, #3]
 800e458:	4611      	mov	r1, r2
 800e45a:	4618      	mov	r0, r3
 800e45c:	f7f6 ff21 	bl	80052a2 <HAL_PCD_EP_SetStall>
 800e460:	4603      	mov	r3, r0
 800e462:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e464:	7bfb      	ldrb	r3, [r7, #15]
 800e466:	4618      	mov	r0, r3
 800e468:	f000 f8de 	bl	800e628 <USBD_Get_USB_Status>
 800e46c:	4603      	mov	r3, r0
 800e46e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e470:	7bbb      	ldrb	r3, [r7, #14]
}
 800e472:	4618      	mov	r0, r3
 800e474:	3710      	adds	r7, #16
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}

0800e47a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e47a:	b580      	push	{r7, lr}
 800e47c:	b084      	sub	sp, #16
 800e47e:	af00      	add	r7, sp, #0
 800e480:	6078      	str	r0, [r7, #4]
 800e482:	460b      	mov	r3, r1
 800e484:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e486:	2300      	movs	r3, #0
 800e488:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e48a:	2300      	movs	r3, #0
 800e48c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e494:	78fa      	ldrb	r2, [r7, #3]
 800e496:	4611      	mov	r1, r2
 800e498:	4618      	mov	r0, r3
 800e49a:	f7f6 ff65 	bl	8005368 <HAL_PCD_EP_ClrStall>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4a2:	7bfb      	ldrb	r3, [r7, #15]
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f000 f8bf 	bl	800e628 <USBD_Get_USB_Status>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e4ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	3710      	adds	r7, #16
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	bd80      	pop	{r7, pc}

0800e4b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4b8:	b480      	push	{r7}
 800e4ba:	b085      	sub	sp, #20
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e4cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	da0b      	bge.n	800e4ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e4d4:	78fb      	ldrb	r3, [r7, #3]
 800e4d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4da:	68f9      	ldr	r1, [r7, #12]
 800e4dc:	4613      	mov	r3, r2
 800e4de:	00db      	lsls	r3, r3, #3
 800e4e0:	4413      	add	r3, r2
 800e4e2:	009b      	lsls	r3, r3, #2
 800e4e4:	440b      	add	r3, r1
 800e4e6:	3316      	adds	r3, #22
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	e00b      	b.n	800e504 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e4ec:	78fb      	ldrb	r3, [r7, #3]
 800e4ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4f2:	68f9      	ldr	r1, [r7, #12]
 800e4f4:	4613      	mov	r3, r2
 800e4f6:	00db      	lsls	r3, r3, #3
 800e4f8:	4413      	add	r3, r2
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	440b      	add	r3, r1
 800e4fe:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e502:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e504:	4618      	mov	r0, r3
 800e506:	3714      	adds	r7, #20
 800e508:	46bd      	mov	sp, r7
 800e50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50e:	4770      	bx	lr

0800e510 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b084      	sub	sp, #16
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
 800e518:	460b      	mov	r3, r1
 800e51a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e51c:	2300      	movs	r3, #0
 800e51e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e520:	2300      	movs	r3, #0
 800e522:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e52a:	78fa      	ldrb	r2, [r7, #3]
 800e52c:	4611      	mov	r1, r2
 800e52e:	4618      	mov	r0, r3
 800e530:	f7f6 fd52 	bl	8004fd8 <HAL_PCD_SetAddress>
 800e534:	4603      	mov	r3, r0
 800e536:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e538:	7bfb      	ldrb	r3, [r7, #15]
 800e53a:	4618      	mov	r0, r3
 800e53c:	f000 f874 	bl	800e628 <USBD_Get_USB_Status>
 800e540:	4603      	mov	r3, r0
 800e542:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e544:	7bbb      	ldrb	r3, [r7, #14]
}
 800e546:	4618      	mov	r0, r3
 800e548:	3710      	adds	r7, #16
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}

0800e54e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e54e:	b580      	push	{r7, lr}
 800e550:	b086      	sub	sp, #24
 800e552:	af00      	add	r7, sp, #0
 800e554:	60f8      	str	r0, [r7, #12]
 800e556:	607a      	str	r2, [r7, #4]
 800e558:	603b      	str	r3, [r7, #0]
 800e55a:	460b      	mov	r3, r1
 800e55c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e55e:	2300      	movs	r3, #0
 800e560:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e562:	2300      	movs	r3, #0
 800e564:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e56c:	7af9      	ldrb	r1, [r7, #11]
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	687a      	ldr	r2, [r7, #4]
 800e572:	f7f6 fe5c 	bl	800522e <HAL_PCD_EP_Transmit>
 800e576:	4603      	mov	r3, r0
 800e578:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e57a:	7dfb      	ldrb	r3, [r7, #23]
 800e57c:	4618      	mov	r0, r3
 800e57e:	f000 f853 	bl	800e628 <USBD_Get_USB_Status>
 800e582:	4603      	mov	r3, r0
 800e584:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e586:	7dbb      	ldrb	r3, [r7, #22]
}
 800e588:	4618      	mov	r0, r3
 800e58a:	3718      	adds	r7, #24
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}

0800e590 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b086      	sub	sp, #24
 800e594:	af00      	add	r7, sp, #0
 800e596:	60f8      	str	r0, [r7, #12]
 800e598:	607a      	str	r2, [r7, #4]
 800e59a:	603b      	str	r3, [r7, #0]
 800e59c:	460b      	mov	r3, r1
 800e59e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e5ae:	7af9      	ldrb	r1, [r7, #11]
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	687a      	ldr	r2, [r7, #4]
 800e5b4:	f7f6 fde8 	bl	8005188 <HAL_PCD_EP_Receive>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5bc:	7dfb      	ldrb	r3, [r7, #23]
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f000 f832 	bl	800e628 <USBD_Get_USB_Status>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e5c8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	3718      	adds	r7, #24
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}

0800e5d2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5d2:	b580      	push	{r7, lr}
 800e5d4:	b082      	sub	sp, #8
 800e5d6:	af00      	add	r7, sp, #0
 800e5d8:	6078      	str	r0, [r7, #4]
 800e5da:	460b      	mov	r3, r1
 800e5dc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e5e4:	78fa      	ldrb	r2, [r7, #3]
 800e5e6:	4611      	mov	r1, r2
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f7f6 fe08 	bl	80051fe <HAL_PCD_EP_GetRxCount>
 800e5ee:	4603      	mov	r3, r0
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b083      	sub	sp, #12
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e600:	4b03      	ldr	r3, [pc, #12]	@ (800e610 <USBD_static_malloc+0x18>)
}
 800e602:	4618      	mov	r0, r3
 800e604:	370c      	adds	r7, #12
 800e606:	46bd      	mov	sp, r7
 800e608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60c:	4770      	bx	lr
 800e60e:	bf00      	nop
 800e610:	20006968 	.word	0x20006968

0800e614 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e614:	b480      	push	{r7}
 800e616:	b083      	sub	sp, #12
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]

}
 800e61c:	bf00      	nop
 800e61e:	370c      	adds	r7, #12
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr

0800e628 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e628:	b480      	push	{r7}
 800e62a:	b085      	sub	sp, #20
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	4603      	mov	r3, r0
 800e630:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e632:	2300      	movs	r3, #0
 800e634:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e636:	79fb      	ldrb	r3, [r7, #7]
 800e638:	2b03      	cmp	r3, #3
 800e63a:	d817      	bhi.n	800e66c <USBD_Get_USB_Status+0x44>
 800e63c:	a201      	add	r2, pc, #4	@ (adr r2, 800e644 <USBD_Get_USB_Status+0x1c>)
 800e63e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e642:	bf00      	nop
 800e644:	0800e655 	.word	0x0800e655
 800e648:	0800e65b 	.word	0x0800e65b
 800e64c:	0800e661 	.word	0x0800e661
 800e650:	0800e667 	.word	0x0800e667
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e654:	2300      	movs	r3, #0
 800e656:	73fb      	strb	r3, [r7, #15]
    break;
 800e658:	e00b      	b.n	800e672 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e65a:	2303      	movs	r3, #3
 800e65c:	73fb      	strb	r3, [r7, #15]
    break;
 800e65e:	e008      	b.n	800e672 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e660:	2301      	movs	r3, #1
 800e662:	73fb      	strb	r3, [r7, #15]
    break;
 800e664:	e005      	b.n	800e672 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e666:	2303      	movs	r3, #3
 800e668:	73fb      	strb	r3, [r7, #15]
    break;
 800e66a:	e002      	b.n	800e672 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e66c:	2303      	movs	r3, #3
 800e66e:	73fb      	strb	r3, [r7, #15]
    break;
 800e670:	bf00      	nop
  }
  return usb_status;
 800e672:	7bfb      	ldrb	r3, [r7, #15]
}
 800e674:	4618      	mov	r0, r3
 800e676:	3714      	adds	r7, #20
 800e678:	46bd      	mov	sp, r7
 800e67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67e:	4770      	bx	lr

0800e680 <__cvt>:
 800e680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e684:	ec57 6b10 	vmov	r6, r7, d0
 800e688:	2f00      	cmp	r7, #0
 800e68a:	460c      	mov	r4, r1
 800e68c:	4619      	mov	r1, r3
 800e68e:	463b      	mov	r3, r7
 800e690:	bfbb      	ittet	lt
 800e692:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e696:	461f      	movlt	r7, r3
 800e698:	2300      	movge	r3, #0
 800e69a:	232d      	movlt	r3, #45	@ 0x2d
 800e69c:	700b      	strb	r3, [r1, #0]
 800e69e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e6a4:	4691      	mov	r9, r2
 800e6a6:	f023 0820 	bic.w	r8, r3, #32
 800e6aa:	bfbc      	itt	lt
 800e6ac:	4632      	movlt	r2, r6
 800e6ae:	4616      	movlt	r6, r2
 800e6b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e6b4:	d005      	beq.n	800e6c2 <__cvt+0x42>
 800e6b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e6ba:	d100      	bne.n	800e6be <__cvt+0x3e>
 800e6bc:	3401      	adds	r4, #1
 800e6be:	2102      	movs	r1, #2
 800e6c0:	e000      	b.n	800e6c4 <__cvt+0x44>
 800e6c2:	2103      	movs	r1, #3
 800e6c4:	ab03      	add	r3, sp, #12
 800e6c6:	9301      	str	r3, [sp, #4]
 800e6c8:	ab02      	add	r3, sp, #8
 800e6ca:	9300      	str	r3, [sp, #0]
 800e6cc:	ec47 6b10 	vmov	d0, r6, r7
 800e6d0:	4653      	mov	r3, sl
 800e6d2:	4622      	mov	r2, r4
 800e6d4:	f000 fe68 	bl	800f3a8 <_dtoa_r>
 800e6d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e6dc:	4605      	mov	r5, r0
 800e6de:	d119      	bne.n	800e714 <__cvt+0x94>
 800e6e0:	f019 0f01 	tst.w	r9, #1
 800e6e4:	d00e      	beq.n	800e704 <__cvt+0x84>
 800e6e6:	eb00 0904 	add.w	r9, r0, r4
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	4630      	mov	r0, r6
 800e6f0:	4639      	mov	r1, r7
 800e6f2:	f7f2 f9f9 	bl	8000ae8 <__aeabi_dcmpeq>
 800e6f6:	b108      	cbz	r0, 800e6fc <__cvt+0x7c>
 800e6f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e6fc:	2230      	movs	r2, #48	@ 0x30
 800e6fe:	9b03      	ldr	r3, [sp, #12]
 800e700:	454b      	cmp	r3, r9
 800e702:	d31e      	bcc.n	800e742 <__cvt+0xc2>
 800e704:	9b03      	ldr	r3, [sp, #12]
 800e706:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e708:	1b5b      	subs	r3, r3, r5
 800e70a:	4628      	mov	r0, r5
 800e70c:	6013      	str	r3, [r2, #0]
 800e70e:	b004      	add	sp, #16
 800e710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e714:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e718:	eb00 0904 	add.w	r9, r0, r4
 800e71c:	d1e5      	bne.n	800e6ea <__cvt+0x6a>
 800e71e:	7803      	ldrb	r3, [r0, #0]
 800e720:	2b30      	cmp	r3, #48	@ 0x30
 800e722:	d10a      	bne.n	800e73a <__cvt+0xba>
 800e724:	2200      	movs	r2, #0
 800e726:	2300      	movs	r3, #0
 800e728:	4630      	mov	r0, r6
 800e72a:	4639      	mov	r1, r7
 800e72c:	f7f2 f9dc 	bl	8000ae8 <__aeabi_dcmpeq>
 800e730:	b918      	cbnz	r0, 800e73a <__cvt+0xba>
 800e732:	f1c4 0401 	rsb	r4, r4, #1
 800e736:	f8ca 4000 	str.w	r4, [sl]
 800e73a:	f8da 3000 	ldr.w	r3, [sl]
 800e73e:	4499      	add	r9, r3
 800e740:	e7d3      	b.n	800e6ea <__cvt+0x6a>
 800e742:	1c59      	adds	r1, r3, #1
 800e744:	9103      	str	r1, [sp, #12]
 800e746:	701a      	strb	r2, [r3, #0]
 800e748:	e7d9      	b.n	800e6fe <__cvt+0x7e>

0800e74a <__exponent>:
 800e74a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e74c:	2900      	cmp	r1, #0
 800e74e:	bfba      	itte	lt
 800e750:	4249      	neglt	r1, r1
 800e752:	232d      	movlt	r3, #45	@ 0x2d
 800e754:	232b      	movge	r3, #43	@ 0x2b
 800e756:	2909      	cmp	r1, #9
 800e758:	7002      	strb	r2, [r0, #0]
 800e75a:	7043      	strb	r3, [r0, #1]
 800e75c:	dd29      	ble.n	800e7b2 <__exponent+0x68>
 800e75e:	f10d 0307 	add.w	r3, sp, #7
 800e762:	461d      	mov	r5, r3
 800e764:	270a      	movs	r7, #10
 800e766:	461a      	mov	r2, r3
 800e768:	fbb1 f6f7 	udiv	r6, r1, r7
 800e76c:	fb07 1416 	mls	r4, r7, r6, r1
 800e770:	3430      	adds	r4, #48	@ 0x30
 800e772:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e776:	460c      	mov	r4, r1
 800e778:	2c63      	cmp	r4, #99	@ 0x63
 800e77a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e77e:	4631      	mov	r1, r6
 800e780:	dcf1      	bgt.n	800e766 <__exponent+0x1c>
 800e782:	3130      	adds	r1, #48	@ 0x30
 800e784:	1e94      	subs	r4, r2, #2
 800e786:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e78a:	1c41      	adds	r1, r0, #1
 800e78c:	4623      	mov	r3, r4
 800e78e:	42ab      	cmp	r3, r5
 800e790:	d30a      	bcc.n	800e7a8 <__exponent+0x5e>
 800e792:	f10d 0309 	add.w	r3, sp, #9
 800e796:	1a9b      	subs	r3, r3, r2
 800e798:	42ac      	cmp	r4, r5
 800e79a:	bf88      	it	hi
 800e79c:	2300      	movhi	r3, #0
 800e79e:	3302      	adds	r3, #2
 800e7a0:	4403      	add	r3, r0
 800e7a2:	1a18      	subs	r0, r3, r0
 800e7a4:	b003      	add	sp, #12
 800e7a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e7ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e7b0:	e7ed      	b.n	800e78e <__exponent+0x44>
 800e7b2:	2330      	movs	r3, #48	@ 0x30
 800e7b4:	3130      	adds	r1, #48	@ 0x30
 800e7b6:	7083      	strb	r3, [r0, #2]
 800e7b8:	70c1      	strb	r1, [r0, #3]
 800e7ba:	1d03      	adds	r3, r0, #4
 800e7bc:	e7f1      	b.n	800e7a2 <__exponent+0x58>
	...

0800e7c0 <_printf_float>:
 800e7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7c4:	b08d      	sub	sp, #52	@ 0x34
 800e7c6:	460c      	mov	r4, r1
 800e7c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e7cc:	4616      	mov	r6, r2
 800e7ce:	461f      	mov	r7, r3
 800e7d0:	4605      	mov	r5, r0
 800e7d2:	f000 fcdb 	bl	800f18c <_localeconv_r>
 800e7d6:	6803      	ldr	r3, [r0, #0]
 800e7d8:	9304      	str	r3, [sp, #16]
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f7f1 fd58 	bl	8000290 <strlen>
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7e4:	f8d8 3000 	ldr.w	r3, [r8]
 800e7e8:	9005      	str	r0, [sp, #20]
 800e7ea:	3307      	adds	r3, #7
 800e7ec:	f023 0307 	bic.w	r3, r3, #7
 800e7f0:	f103 0208 	add.w	r2, r3, #8
 800e7f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e7f8:	f8d4 b000 	ldr.w	fp, [r4]
 800e7fc:	f8c8 2000 	str.w	r2, [r8]
 800e800:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e804:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e808:	9307      	str	r3, [sp, #28]
 800e80a:	f8cd 8018 	str.w	r8, [sp, #24]
 800e80e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e812:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e816:	4b9c      	ldr	r3, [pc, #624]	@ (800ea88 <_printf_float+0x2c8>)
 800e818:	f04f 32ff 	mov.w	r2, #4294967295
 800e81c:	f7f2 f996 	bl	8000b4c <__aeabi_dcmpun>
 800e820:	bb70      	cbnz	r0, 800e880 <_printf_float+0xc0>
 800e822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e826:	4b98      	ldr	r3, [pc, #608]	@ (800ea88 <_printf_float+0x2c8>)
 800e828:	f04f 32ff 	mov.w	r2, #4294967295
 800e82c:	f7f2 f970 	bl	8000b10 <__aeabi_dcmple>
 800e830:	bb30      	cbnz	r0, 800e880 <_printf_float+0xc0>
 800e832:	2200      	movs	r2, #0
 800e834:	2300      	movs	r3, #0
 800e836:	4640      	mov	r0, r8
 800e838:	4649      	mov	r1, r9
 800e83a:	f7f2 f95f 	bl	8000afc <__aeabi_dcmplt>
 800e83e:	b110      	cbz	r0, 800e846 <_printf_float+0x86>
 800e840:	232d      	movs	r3, #45	@ 0x2d
 800e842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e846:	4a91      	ldr	r2, [pc, #580]	@ (800ea8c <_printf_float+0x2cc>)
 800e848:	4b91      	ldr	r3, [pc, #580]	@ (800ea90 <_printf_float+0x2d0>)
 800e84a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e84e:	bf94      	ite	ls
 800e850:	4690      	movls	r8, r2
 800e852:	4698      	movhi	r8, r3
 800e854:	2303      	movs	r3, #3
 800e856:	6123      	str	r3, [r4, #16]
 800e858:	f02b 0304 	bic.w	r3, fp, #4
 800e85c:	6023      	str	r3, [r4, #0]
 800e85e:	f04f 0900 	mov.w	r9, #0
 800e862:	9700      	str	r7, [sp, #0]
 800e864:	4633      	mov	r3, r6
 800e866:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e868:	4621      	mov	r1, r4
 800e86a:	4628      	mov	r0, r5
 800e86c:	f000 f9d2 	bl	800ec14 <_printf_common>
 800e870:	3001      	adds	r0, #1
 800e872:	f040 808d 	bne.w	800e990 <_printf_float+0x1d0>
 800e876:	f04f 30ff 	mov.w	r0, #4294967295
 800e87a:	b00d      	add	sp, #52	@ 0x34
 800e87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e880:	4642      	mov	r2, r8
 800e882:	464b      	mov	r3, r9
 800e884:	4640      	mov	r0, r8
 800e886:	4649      	mov	r1, r9
 800e888:	f7f2 f960 	bl	8000b4c <__aeabi_dcmpun>
 800e88c:	b140      	cbz	r0, 800e8a0 <_printf_float+0xe0>
 800e88e:	464b      	mov	r3, r9
 800e890:	2b00      	cmp	r3, #0
 800e892:	bfbc      	itt	lt
 800e894:	232d      	movlt	r3, #45	@ 0x2d
 800e896:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e89a:	4a7e      	ldr	r2, [pc, #504]	@ (800ea94 <_printf_float+0x2d4>)
 800e89c:	4b7e      	ldr	r3, [pc, #504]	@ (800ea98 <_printf_float+0x2d8>)
 800e89e:	e7d4      	b.n	800e84a <_printf_float+0x8a>
 800e8a0:	6863      	ldr	r3, [r4, #4]
 800e8a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e8a6:	9206      	str	r2, [sp, #24]
 800e8a8:	1c5a      	adds	r2, r3, #1
 800e8aa:	d13b      	bne.n	800e924 <_printf_float+0x164>
 800e8ac:	2306      	movs	r3, #6
 800e8ae:	6063      	str	r3, [r4, #4]
 800e8b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	6022      	str	r2, [r4, #0]
 800e8b8:	9303      	str	r3, [sp, #12]
 800e8ba:	ab0a      	add	r3, sp, #40	@ 0x28
 800e8bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e8c0:	ab09      	add	r3, sp, #36	@ 0x24
 800e8c2:	9300      	str	r3, [sp, #0]
 800e8c4:	6861      	ldr	r1, [r4, #4]
 800e8c6:	ec49 8b10 	vmov	d0, r8, r9
 800e8ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	f7ff fed6 	bl	800e680 <__cvt>
 800e8d4:	9b06      	ldr	r3, [sp, #24]
 800e8d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e8d8:	2b47      	cmp	r3, #71	@ 0x47
 800e8da:	4680      	mov	r8, r0
 800e8dc:	d129      	bne.n	800e932 <_printf_float+0x172>
 800e8de:	1cc8      	adds	r0, r1, #3
 800e8e0:	db02      	blt.n	800e8e8 <_printf_float+0x128>
 800e8e2:	6863      	ldr	r3, [r4, #4]
 800e8e4:	4299      	cmp	r1, r3
 800e8e6:	dd41      	ble.n	800e96c <_printf_float+0x1ac>
 800e8e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800e8ec:	fa5f fa8a 	uxtb.w	sl, sl
 800e8f0:	3901      	subs	r1, #1
 800e8f2:	4652      	mov	r2, sl
 800e8f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e8f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e8fa:	f7ff ff26 	bl	800e74a <__exponent>
 800e8fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e900:	1813      	adds	r3, r2, r0
 800e902:	2a01      	cmp	r2, #1
 800e904:	4681      	mov	r9, r0
 800e906:	6123      	str	r3, [r4, #16]
 800e908:	dc02      	bgt.n	800e910 <_printf_float+0x150>
 800e90a:	6822      	ldr	r2, [r4, #0]
 800e90c:	07d2      	lsls	r2, r2, #31
 800e90e:	d501      	bpl.n	800e914 <_printf_float+0x154>
 800e910:	3301      	adds	r3, #1
 800e912:	6123      	str	r3, [r4, #16]
 800e914:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d0a2      	beq.n	800e862 <_printf_float+0xa2>
 800e91c:	232d      	movs	r3, #45	@ 0x2d
 800e91e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e922:	e79e      	b.n	800e862 <_printf_float+0xa2>
 800e924:	9a06      	ldr	r2, [sp, #24]
 800e926:	2a47      	cmp	r2, #71	@ 0x47
 800e928:	d1c2      	bne.n	800e8b0 <_printf_float+0xf0>
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d1c0      	bne.n	800e8b0 <_printf_float+0xf0>
 800e92e:	2301      	movs	r3, #1
 800e930:	e7bd      	b.n	800e8ae <_printf_float+0xee>
 800e932:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e936:	d9db      	bls.n	800e8f0 <_printf_float+0x130>
 800e938:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e93c:	d118      	bne.n	800e970 <_printf_float+0x1b0>
 800e93e:	2900      	cmp	r1, #0
 800e940:	6863      	ldr	r3, [r4, #4]
 800e942:	dd0b      	ble.n	800e95c <_printf_float+0x19c>
 800e944:	6121      	str	r1, [r4, #16]
 800e946:	b913      	cbnz	r3, 800e94e <_printf_float+0x18e>
 800e948:	6822      	ldr	r2, [r4, #0]
 800e94a:	07d0      	lsls	r0, r2, #31
 800e94c:	d502      	bpl.n	800e954 <_printf_float+0x194>
 800e94e:	3301      	adds	r3, #1
 800e950:	440b      	add	r3, r1
 800e952:	6123      	str	r3, [r4, #16]
 800e954:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e956:	f04f 0900 	mov.w	r9, #0
 800e95a:	e7db      	b.n	800e914 <_printf_float+0x154>
 800e95c:	b913      	cbnz	r3, 800e964 <_printf_float+0x1a4>
 800e95e:	6822      	ldr	r2, [r4, #0]
 800e960:	07d2      	lsls	r2, r2, #31
 800e962:	d501      	bpl.n	800e968 <_printf_float+0x1a8>
 800e964:	3302      	adds	r3, #2
 800e966:	e7f4      	b.n	800e952 <_printf_float+0x192>
 800e968:	2301      	movs	r3, #1
 800e96a:	e7f2      	b.n	800e952 <_printf_float+0x192>
 800e96c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e972:	4299      	cmp	r1, r3
 800e974:	db05      	blt.n	800e982 <_printf_float+0x1c2>
 800e976:	6823      	ldr	r3, [r4, #0]
 800e978:	6121      	str	r1, [r4, #16]
 800e97a:	07d8      	lsls	r0, r3, #31
 800e97c:	d5ea      	bpl.n	800e954 <_printf_float+0x194>
 800e97e:	1c4b      	adds	r3, r1, #1
 800e980:	e7e7      	b.n	800e952 <_printf_float+0x192>
 800e982:	2900      	cmp	r1, #0
 800e984:	bfd4      	ite	le
 800e986:	f1c1 0202 	rsble	r2, r1, #2
 800e98a:	2201      	movgt	r2, #1
 800e98c:	4413      	add	r3, r2
 800e98e:	e7e0      	b.n	800e952 <_printf_float+0x192>
 800e990:	6823      	ldr	r3, [r4, #0]
 800e992:	055a      	lsls	r2, r3, #21
 800e994:	d407      	bmi.n	800e9a6 <_printf_float+0x1e6>
 800e996:	6923      	ldr	r3, [r4, #16]
 800e998:	4642      	mov	r2, r8
 800e99a:	4631      	mov	r1, r6
 800e99c:	4628      	mov	r0, r5
 800e99e:	47b8      	blx	r7
 800e9a0:	3001      	adds	r0, #1
 800e9a2:	d12b      	bne.n	800e9fc <_printf_float+0x23c>
 800e9a4:	e767      	b.n	800e876 <_printf_float+0xb6>
 800e9a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e9aa:	f240 80dd 	bls.w	800eb68 <_printf_float+0x3a8>
 800e9ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	f7f2 f897 	bl	8000ae8 <__aeabi_dcmpeq>
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	d033      	beq.n	800ea26 <_printf_float+0x266>
 800e9be:	4a37      	ldr	r2, [pc, #220]	@ (800ea9c <_printf_float+0x2dc>)
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	4631      	mov	r1, r6
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	47b8      	blx	r7
 800e9c8:	3001      	adds	r0, #1
 800e9ca:	f43f af54 	beq.w	800e876 <_printf_float+0xb6>
 800e9ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e9d2:	4543      	cmp	r3, r8
 800e9d4:	db02      	blt.n	800e9dc <_printf_float+0x21c>
 800e9d6:	6823      	ldr	r3, [r4, #0]
 800e9d8:	07d8      	lsls	r0, r3, #31
 800e9da:	d50f      	bpl.n	800e9fc <_printf_float+0x23c>
 800e9dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e9e0:	4631      	mov	r1, r6
 800e9e2:	4628      	mov	r0, r5
 800e9e4:	47b8      	blx	r7
 800e9e6:	3001      	adds	r0, #1
 800e9e8:	f43f af45 	beq.w	800e876 <_printf_float+0xb6>
 800e9ec:	f04f 0900 	mov.w	r9, #0
 800e9f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e9f4:	f104 0a1a 	add.w	sl, r4, #26
 800e9f8:	45c8      	cmp	r8, r9
 800e9fa:	dc09      	bgt.n	800ea10 <_printf_float+0x250>
 800e9fc:	6823      	ldr	r3, [r4, #0]
 800e9fe:	079b      	lsls	r3, r3, #30
 800ea00:	f100 8103 	bmi.w	800ec0a <_printf_float+0x44a>
 800ea04:	68e0      	ldr	r0, [r4, #12]
 800ea06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea08:	4298      	cmp	r0, r3
 800ea0a:	bfb8      	it	lt
 800ea0c:	4618      	movlt	r0, r3
 800ea0e:	e734      	b.n	800e87a <_printf_float+0xba>
 800ea10:	2301      	movs	r3, #1
 800ea12:	4652      	mov	r2, sl
 800ea14:	4631      	mov	r1, r6
 800ea16:	4628      	mov	r0, r5
 800ea18:	47b8      	blx	r7
 800ea1a:	3001      	adds	r0, #1
 800ea1c:	f43f af2b 	beq.w	800e876 <_printf_float+0xb6>
 800ea20:	f109 0901 	add.w	r9, r9, #1
 800ea24:	e7e8      	b.n	800e9f8 <_printf_float+0x238>
 800ea26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	dc39      	bgt.n	800eaa0 <_printf_float+0x2e0>
 800ea2c:	4a1b      	ldr	r2, [pc, #108]	@ (800ea9c <_printf_float+0x2dc>)
 800ea2e:	2301      	movs	r3, #1
 800ea30:	4631      	mov	r1, r6
 800ea32:	4628      	mov	r0, r5
 800ea34:	47b8      	blx	r7
 800ea36:	3001      	adds	r0, #1
 800ea38:	f43f af1d 	beq.w	800e876 <_printf_float+0xb6>
 800ea3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ea40:	ea59 0303 	orrs.w	r3, r9, r3
 800ea44:	d102      	bne.n	800ea4c <_printf_float+0x28c>
 800ea46:	6823      	ldr	r3, [r4, #0]
 800ea48:	07d9      	lsls	r1, r3, #31
 800ea4a:	d5d7      	bpl.n	800e9fc <_printf_float+0x23c>
 800ea4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea50:	4631      	mov	r1, r6
 800ea52:	4628      	mov	r0, r5
 800ea54:	47b8      	blx	r7
 800ea56:	3001      	adds	r0, #1
 800ea58:	f43f af0d 	beq.w	800e876 <_printf_float+0xb6>
 800ea5c:	f04f 0a00 	mov.w	sl, #0
 800ea60:	f104 0b1a 	add.w	fp, r4, #26
 800ea64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea66:	425b      	negs	r3, r3
 800ea68:	4553      	cmp	r3, sl
 800ea6a:	dc01      	bgt.n	800ea70 <_printf_float+0x2b0>
 800ea6c:	464b      	mov	r3, r9
 800ea6e:	e793      	b.n	800e998 <_printf_float+0x1d8>
 800ea70:	2301      	movs	r3, #1
 800ea72:	465a      	mov	r2, fp
 800ea74:	4631      	mov	r1, r6
 800ea76:	4628      	mov	r0, r5
 800ea78:	47b8      	blx	r7
 800ea7a:	3001      	adds	r0, #1
 800ea7c:	f43f aefb 	beq.w	800e876 <_printf_float+0xb6>
 800ea80:	f10a 0a01 	add.w	sl, sl, #1
 800ea84:	e7ee      	b.n	800ea64 <_printf_float+0x2a4>
 800ea86:	bf00      	nop
 800ea88:	7fefffff 	.word	0x7fefffff
 800ea8c:	08012f14 	.word	0x08012f14
 800ea90:	08012f18 	.word	0x08012f18
 800ea94:	08012f1c 	.word	0x08012f1c
 800ea98:	08012f20 	.word	0x08012f20
 800ea9c:	08012f24 	.word	0x08012f24
 800eaa0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eaa2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eaa6:	4553      	cmp	r3, sl
 800eaa8:	bfa8      	it	ge
 800eaaa:	4653      	movge	r3, sl
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	4699      	mov	r9, r3
 800eab0:	dc36      	bgt.n	800eb20 <_printf_float+0x360>
 800eab2:	f04f 0b00 	mov.w	fp, #0
 800eab6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eaba:	f104 021a 	add.w	r2, r4, #26
 800eabe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eac0:	9306      	str	r3, [sp, #24]
 800eac2:	eba3 0309 	sub.w	r3, r3, r9
 800eac6:	455b      	cmp	r3, fp
 800eac8:	dc31      	bgt.n	800eb2e <_printf_float+0x36e>
 800eaca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eacc:	459a      	cmp	sl, r3
 800eace:	dc3a      	bgt.n	800eb46 <_printf_float+0x386>
 800ead0:	6823      	ldr	r3, [r4, #0]
 800ead2:	07da      	lsls	r2, r3, #31
 800ead4:	d437      	bmi.n	800eb46 <_printf_float+0x386>
 800ead6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ead8:	ebaa 0903 	sub.w	r9, sl, r3
 800eadc:	9b06      	ldr	r3, [sp, #24]
 800eade:	ebaa 0303 	sub.w	r3, sl, r3
 800eae2:	4599      	cmp	r9, r3
 800eae4:	bfa8      	it	ge
 800eae6:	4699      	movge	r9, r3
 800eae8:	f1b9 0f00 	cmp.w	r9, #0
 800eaec:	dc33      	bgt.n	800eb56 <_printf_float+0x396>
 800eaee:	f04f 0800 	mov.w	r8, #0
 800eaf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eaf6:	f104 0b1a 	add.w	fp, r4, #26
 800eafa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eafc:	ebaa 0303 	sub.w	r3, sl, r3
 800eb00:	eba3 0309 	sub.w	r3, r3, r9
 800eb04:	4543      	cmp	r3, r8
 800eb06:	f77f af79 	ble.w	800e9fc <_printf_float+0x23c>
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	465a      	mov	r2, fp
 800eb0e:	4631      	mov	r1, r6
 800eb10:	4628      	mov	r0, r5
 800eb12:	47b8      	blx	r7
 800eb14:	3001      	adds	r0, #1
 800eb16:	f43f aeae 	beq.w	800e876 <_printf_float+0xb6>
 800eb1a:	f108 0801 	add.w	r8, r8, #1
 800eb1e:	e7ec      	b.n	800eafa <_printf_float+0x33a>
 800eb20:	4642      	mov	r2, r8
 800eb22:	4631      	mov	r1, r6
 800eb24:	4628      	mov	r0, r5
 800eb26:	47b8      	blx	r7
 800eb28:	3001      	adds	r0, #1
 800eb2a:	d1c2      	bne.n	800eab2 <_printf_float+0x2f2>
 800eb2c:	e6a3      	b.n	800e876 <_printf_float+0xb6>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	4631      	mov	r1, r6
 800eb32:	4628      	mov	r0, r5
 800eb34:	9206      	str	r2, [sp, #24]
 800eb36:	47b8      	blx	r7
 800eb38:	3001      	adds	r0, #1
 800eb3a:	f43f ae9c 	beq.w	800e876 <_printf_float+0xb6>
 800eb3e:	9a06      	ldr	r2, [sp, #24]
 800eb40:	f10b 0b01 	add.w	fp, fp, #1
 800eb44:	e7bb      	b.n	800eabe <_printf_float+0x2fe>
 800eb46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb4a:	4631      	mov	r1, r6
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	47b8      	blx	r7
 800eb50:	3001      	adds	r0, #1
 800eb52:	d1c0      	bne.n	800ead6 <_printf_float+0x316>
 800eb54:	e68f      	b.n	800e876 <_printf_float+0xb6>
 800eb56:	9a06      	ldr	r2, [sp, #24]
 800eb58:	464b      	mov	r3, r9
 800eb5a:	4442      	add	r2, r8
 800eb5c:	4631      	mov	r1, r6
 800eb5e:	4628      	mov	r0, r5
 800eb60:	47b8      	blx	r7
 800eb62:	3001      	adds	r0, #1
 800eb64:	d1c3      	bne.n	800eaee <_printf_float+0x32e>
 800eb66:	e686      	b.n	800e876 <_printf_float+0xb6>
 800eb68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eb6c:	f1ba 0f01 	cmp.w	sl, #1
 800eb70:	dc01      	bgt.n	800eb76 <_printf_float+0x3b6>
 800eb72:	07db      	lsls	r3, r3, #31
 800eb74:	d536      	bpl.n	800ebe4 <_printf_float+0x424>
 800eb76:	2301      	movs	r3, #1
 800eb78:	4642      	mov	r2, r8
 800eb7a:	4631      	mov	r1, r6
 800eb7c:	4628      	mov	r0, r5
 800eb7e:	47b8      	blx	r7
 800eb80:	3001      	adds	r0, #1
 800eb82:	f43f ae78 	beq.w	800e876 <_printf_float+0xb6>
 800eb86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb8a:	4631      	mov	r1, r6
 800eb8c:	4628      	mov	r0, r5
 800eb8e:	47b8      	blx	r7
 800eb90:	3001      	adds	r0, #1
 800eb92:	f43f ae70 	beq.w	800e876 <_printf_float+0xb6>
 800eb96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eba2:	f7f1 ffa1 	bl	8000ae8 <__aeabi_dcmpeq>
 800eba6:	b9c0      	cbnz	r0, 800ebda <_printf_float+0x41a>
 800eba8:	4653      	mov	r3, sl
 800ebaa:	f108 0201 	add.w	r2, r8, #1
 800ebae:	4631      	mov	r1, r6
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	47b8      	blx	r7
 800ebb4:	3001      	adds	r0, #1
 800ebb6:	d10c      	bne.n	800ebd2 <_printf_float+0x412>
 800ebb8:	e65d      	b.n	800e876 <_printf_float+0xb6>
 800ebba:	2301      	movs	r3, #1
 800ebbc:	465a      	mov	r2, fp
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	47b8      	blx	r7
 800ebc4:	3001      	adds	r0, #1
 800ebc6:	f43f ae56 	beq.w	800e876 <_printf_float+0xb6>
 800ebca:	f108 0801 	add.w	r8, r8, #1
 800ebce:	45d0      	cmp	r8, sl
 800ebd0:	dbf3      	blt.n	800ebba <_printf_float+0x3fa>
 800ebd2:	464b      	mov	r3, r9
 800ebd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ebd8:	e6df      	b.n	800e99a <_printf_float+0x1da>
 800ebda:	f04f 0800 	mov.w	r8, #0
 800ebde:	f104 0b1a 	add.w	fp, r4, #26
 800ebe2:	e7f4      	b.n	800ebce <_printf_float+0x40e>
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	4642      	mov	r2, r8
 800ebe8:	e7e1      	b.n	800ebae <_printf_float+0x3ee>
 800ebea:	2301      	movs	r3, #1
 800ebec:	464a      	mov	r2, r9
 800ebee:	4631      	mov	r1, r6
 800ebf0:	4628      	mov	r0, r5
 800ebf2:	47b8      	blx	r7
 800ebf4:	3001      	adds	r0, #1
 800ebf6:	f43f ae3e 	beq.w	800e876 <_printf_float+0xb6>
 800ebfa:	f108 0801 	add.w	r8, r8, #1
 800ebfe:	68e3      	ldr	r3, [r4, #12]
 800ec00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ec02:	1a5b      	subs	r3, r3, r1
 800ec04:	4543      	cmp	r3, r8
 800ec06:	dcf0      	bgt.n	800ebea <_printf_float+0x42a>
 800ec08:	e6fc      	b.n	800ea04 <_printf_float+0x244>
 800ec0a:	f04f 0800 	mov.w	r8, #0
 800ec0e:	f104 0919 	add.w	r9, r4, #25
 800ec12:	e7f4      	b.n	800ebfe <_printf_float+0x43e>

0800ec14 <_printf_common>:
 800ec14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec18:	4616      	mov	r6, r2
 800ec1a:	4698      	mov	r8, r3
 800ec1c:	688a      	ldr	r2, [r1, #8]
 800ec1e:	690b      	ldr	r3, [r1, #16]
 800ec20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ec24:	4293      	cmp	r3, r2
 800ec26:	bfb8      	it	lt
 800ec28:	4613      	movlt	r3, r2
 800ec2a:	6033      	str	r3, [r6, #0]
 800ec2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ec30:	4607      	mov	r7, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	b10a      	cbz	r2, 800ec3a <_printf_common+0x26>
 800ec36:	3301      	adds	r3, #1
 800ec38:	6033      	str	r3, [r6, #0]
 800ec3a:	6823      	ldr	r3, [r4, #0]
 800ec3c:	0699      	lsls	r1, r3, #26
 800ec3e:	bf42      	ittt	mi
 800ec40:	6833      	ldrmi	r3, [r6, #0]
 800ec42:	3302      	addmi	r3, #2
 800ec44:	6033      	strmi	r3, [r6, #0]
 800ec46:	6825      	ldr	r5, [r4, #0]
 800ec48:	f015 0506 	ands.w	r5, r5, #6
 800ec4c:	d106      	bne.n	800ec5c <_printf_common+0x48>
 800ec4e:	f104 0a19 	add.w	sl, r4, #25
 800ec52:	68e3      	ldr	r3, [r4, #12]
 800ec54:	6832      	ldr	r2, [r6, #0]
 800ec56:	1a9b      	subs	r3, r3, r2
 800ec58:	42ab      	cmp	r3, r5
 800ec5a:	dc26      	bgt.n	800ecaa <_printf_common+0x96>
 800ec5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ec60:	6822      	ldr	r2, [r4, #0]
 800ec62:	3b00      	subs	r3, #0
 800ec64:	bf18      	it	ne
 800ec66:	2301      	movne	r3, #1
 800ec68:	0692      	lsls	r2, r2, #26
 800ec6a:	d42b      	bmi.n	800ecc4 <_printf_common+0xb0>
 800ec6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ec70:	4641      	mov	r1, r8
 800ec72:	4638      	mov	r0, r7
 800ec74:	47c8      	blx	r9
 800ec76:	3001      	adds	r0, #1
 800ec78:	d01e      	beq.n	800ecb8 <_printf_common+0xa4>
 800ec7a:	6823      	ldr	r3, [r4, #0]
 800ec7c:	6922      	ldr	r2, [r4, #16]
 800ec7e:	f003 0306 	and.w	r3, r3, #6
 800ec82:	2b04      	cmp	r3, #4
 800ec84:	bf02      	ittt	eq
 800ec86:	68e5      	ldreq	r5, [r4, #12]
 800ec88:	6833      	ldreq	r3, [r6, #0]
 800ec8a:	1aed      	subeq	r5, r5, r3
 800ec8c:	68a3      	ldr	r3, [r4, #8]
 800ec8e:	bf0c      	ite	eq
 800ec90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ec94:	2500      	movne	r5, #0
 800ec96:	4293      	cmp	r3, r2
 800ec98:	bfc4      	itt	gt
 800ec9a:	1a9b      	subgt	r3, r3, r2
 800ec9c:	18ed      	addgt	r5, r5, r3
 800ec9e:	2600      	movs	r6, #0
 800eca0:	341a      	adds	r4, #26
 800eca2:	42b5      	cmp	r5, r6
 800eca4:	d11a      	bne.n	800ecdc <_printf_common+0xc8>
 800eca6:	2000      	movs	r0, #0
 800eca8:	e008      	b.n	800ecbc <_printf_common+0xa8>
 800ecaa:	2301      	movs	r3, #1
 800ecac:	4652      	mov	r2, sl
 800ecae:	4641      	mov	r1, r8
 800ecb0:	4638      	mov	r0, r7
 800ecb2:	47c8      	blx	r9
 800ecb4:	3001      	adds	r0, #1
 800ecb6:	d103      	bne.n	800ecc0 <_printf_common+0xac>
 800ecb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ecbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecc0:	3501      	adds	r5, #1
 800ecc2:	e7c6      	b.n	800ec52 <_printf_common+0x3e>
 800ecc4:	18e1      	adds	r1, r4, r3
 800ecc6:	1c5a      	adds	r2, r3, #1
 800ecc8:	2030      	movs	r0, #48	@ 0x30
 800ecca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ecce:	4422      	add	r2, r4
 800ecd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ecd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ecd8:	3302      	adds	r3, #2
 800ecda:	e7c7      	b.n	800ec6c <_printf_common+0x58>
 800ecdc:	2301      	movs	r3, #1
 800ecde:	4622      	mov	r2, r4
 800ece0:	4641      	mov	r1, r8
 800ece2:	4638      	mov	r0, r7
 800ece4:	47c8      	blx	r9
 800ece6:	3001      	adds	r0, #1
 800ece8:	d0e6      	beq.n	800ecb8 <_printf_common+0xa4>
 800ecea:	3601      	adds	r6, #1
 800ecec:	e7d9      	b.n	800eca2 <_printf_common+0x8e>
	...

0800ecf0 <_printf_i>:
 800ecf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ecf4:	7e0f      	ldrb	r7, [r1, #24]
 800ecf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ecf8:	2f78      	cmp	r7, #120	@ 0x78
 800ecfa:	4691      	mov	r9, r2
 800ecfc:	4680      	mov	r8, r0
 800ecfe:	460c      	mov	r4, r1
 800ed00:	469a      	mov	sl, r3
 800ed02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ed06:	d807      	bhi.n	800ed18 <_printf_i+0x28>
 800ed08:	2f62      	cmp	r7, #98	@ 0x62
 800ed0a:	d80a      	bhi.n	800ed22 <_printf_i+0x32>
 800ed0c:	2f00      	cmp	r7, #0
 800ed0e:	f000 80d2 	beq.w	800eeb6 <_printf_i+0x1c6>
 800ed12:	2f58      	cmp	r7, #88	@ 0x58
 800ed14:	f000 80b9 	beq.w	800ee8a <_printf_i+0x19a>
 800ed18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ed20:	e03a      	b.n	800ed98 <_printf_i+0xa8>
 800ed22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ed26:	2b15      	cmp	r3, #21
 800ed28:	d8f6      	bhi.n	800ed18 <_printf_i+0x28>
 800ed2a:	a101      	add	r1, pc, #4	@ (adr r1, 800ed30 <_printf_i+0x40>)
 800ed2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ed30:	0800ed89 	.word	0x0800ed89
 800ed34:	0800ed9d 	.word	0x0800ed9d
 800ed38:	0800ed19 	.word	0x0800ed19
 800ed3c:	0800ed19 	.word	0x0800ed19
 800ed40:	0800ed19 	.word	0x0800ed19
 800ed44:	0800ed19 	.word	0x0800ed19
 800ed48:	0800ed9d 	.word	0x0800ed9d
 800ed4c:	0800ed19 	.word	0x0800ed19
 800ed50:	0800ed19 	.word	0x0800ed19
 800ed54:	0800ed19 	.word	0x0800ed19
 800ed58:	0800ed19 	.word	0x0800ed19
 800ed5c:	0800ee9d 	.word	0x0800ee9d
 800ed60:	0800edc7 	.word	0x0800edc7
 800ed64:	0800ee57 	.word	0x0800ee57
 800ed68:	0800ed19 	.word	0x0800ed19
 800ed6c:	0800ed19 	.word	0x0800ed19
 800ed70:	0800eebf 	.word	0x0800eebf
 800ed74:	0800ed19 	.word	0x0800ed19
 800ed78:	0800edc7 	.word	0x0800edc7
 800ed7c:	0800ed19 	.word	0x0800ed19
 800ed80:	0800ed19 	.word	0x0800ed19
 800ed84:	0800ee5f 	.word	0x0800ee5f
 800ed88:	6833      	ldr	r3, [r6, #0]
 800ed8a:	1d1a      	adds	r2, r3, #4
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	6032      	str	r2, [r6, #0]
 800ed90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ed98:	2301      	movs	r3, #1
 800ed9a:	e09d      	b.n	800eed8 <_printf_i+0x1e8>
 800ed9c:	6833      	ldr	r3, [r6, #0]
 800ed9e:	6820      	ldr	r0, [r4, #0]
 800eda0:	1d19      	adds	r1, r3, #4
 800eda2:	6031      	str	r1, [r6, #0]
 800eda4:	0606      	lsls	r6, r0, #24
 800eda6:	d501      	bpl.n	800edac <_printf_i+0xbc>
 800eda8:	681d      	ldr	r5, [r3, #0]
 800edaa:	e003      	b.n	800edb4 <_printf_i+0xc4>
 800edac:	0645      	lsls	r5, r0, #25
 800edae:	d5fb      	bpl.n	800eda8 <_printf_i+0xb8>
 800edb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800edb4:	2d00      	cmp	r5, #0
 800edb6:	da03      	bge.n	800edc0 <_printf_i+0xd0>
 800edb8:	232d      	movs	r3, #45	@ 0x2d
 800edba:	426d      	negs	r5, r5
 800edbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800edc0:	4859      	ldr	r0, [pc, #356]	@ (800ef28 <_printf_i+0x238>)
 800edc2:	230a      	movs	r3, #10
 800edc4:	e011      	b.n	800edea <_printf_i+0xfa>
 800edc6:	6821      	ldr	r1, [r4, #0]
 800edc8:	6833      	ldr	r3, [r6, #0]
 800edca:	0608      	lsls	r0, r1, #24
 800edcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800edd0:	d402      	bmi.n	800edd8 <_printf_i+0xe8>
 800edd2:	0649      	lsls	r1, r1, #25
 800edd4:	bf48      	it	mi
 800edd6:	b2ad      	uxthmi	r5, r5
 800edd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800edda:	4853      	ldr	r0, [pc, #332]	@ (800ef28 <_printf_i+0x238>)
 800eddc:	6033      	str	r3, [r6, #0]
 800edde:	bf14      	ite	ne
 800ede0:	230a      	movne	r3, #10
 800ede2:	2308      	moveq	r3, #8
 800ede4:	2100      	movs	r1, #0
 800ede6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800edea:	6866      	ldr	r6, [r4, #4]
 800edec:	60a6      	str	r6, [r4, #8]
 800edee:	2e00      	cmp	r6, #0
 800edf0:	bfa2      	ittt	ge
 800edf2:	6821      	ldrge	r1, [r4, #0]
 800edf4:	f021 0104 	bicge.w	r1, r1, #4
 800edf8:	6021      	strge	r1, [r4, #0]
 800edfa:	b90d      	cbnz	r5, 800ee00 <_printf_i+0x110>
 800edfc:	2e00      	cmp	r6, #0
 800edfe:	d04b      	beq.n	800ee98 <_printf_i+0x1a8>
 800ee00:	4616      	mov	r6, r2
 800ee02:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee06:	fb03 5711 	mls	r7, r3, r1, r5
 800ee0a:	5dc7      	ldrb	r7, [r0, r7]
 800ee0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee10:	462f      	mov	r7, r5
 800ee12:	42bb      	cmp	r3, r7
 800ee14:	460d      	mov	r5, r1
 800ee16:	d9f4      	bls.n	800ee02 <_printf_i+0x112>
 800ee18:	2b08      	cmp	r3, #8
 800ee1a:	d10b      	bne.n	800ee34 <_printf_i+0x144>
 800ee1c:	6823      	ldr	r3, [r4, #0]
 800ee1e:	07df      	lsls	r7, r3, #31
 800ee20:	d508      	bpl.n	800ee34 <_printf_i+0x144>
 800ee22:	6923      	ldr	r3, [r4, #16]
 800ee24:	6861      	ldr	r1, [r4, #4]
 800ee26:	4299      	cmp	r1, r3
 800ee28:	bfde      	ittt	le
 800ee2a:	2330      	movle	r3, #48	@ 0x30
 800ee2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ee30:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ee34:	1b92      	subs	r2, r2, r6
 800ee36:	6122      	str	r2, [r4, #16]
 800ee38:	f8cd a000 	str.w	sl, [sp]
 800ee3c:	464b      	mov	r3, r9
 800ee3e:	aa03      	add	r2, sp, #12
 800ee40:	4621      	mov	r1, r4
 800ee42:	4640      	mov	r0, r8
 800ee44:	f7ff fee6 	bl	800ec14 <_printf_common>
 800ee48:	3001      	adds	r0, #1
 800ee4a:	d14a      	bne.n	800eee2 <_printf_i+0x1f2>
 800ee4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee50:	b004      	add	sp, #16
 800ee52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee56:	6823      	ldr	r3, [r4, #0]
 800ee58:	f043 0320 	orr.w	r3, r3, #32
 800ee5c:	6023      	str	r3, [r4, #0]
 800ee5e:	4833      	ldr	r0, [pc, #204]	@ (800ef2c <_printf_i+0x23c>)
 800ee60:	2778      	movs	r7, #120	@ 0x78
 800ee62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ee66:	6823      	ldr	r3, [r4, #0]
 800ee68:	6831      	ldr	r1, [r6, #0]
 800ee6a:	061f      	lsls	r7, r3, #24
 800ee6c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ee70:	d402      	bmi.n	800ee78 <_printf_i+0x188>
 800ee72:	065f      	lsls	r7, r3, #25
 800ee74:	bf48      	it	mi
 800ee76:	b2ad      	uxthmi	r5, r5
 800ee78:	6031      	str	r1, [r6, #0]
 800ee7a:	07d9      	lsls	r1, r3, #31
 800ee7c:	bf44      	itt	mi
 800ee7e:	f043 0320 	orrmi.w	r3, r3, #32
 800ee82:	6023      	strmi	r3, [r4, #0]
 800ee84:	b11d      	cbz	r5, 800ee8e <_printf_i+0x19e>
 800ee86:	2310      	movs	r3, #16
 800ee88:	e7ac      	b.n	800ede4 <_printf_i+0xf4>
 800ee8a:	4827      	ldr	r0, [pc, #156]	@ (800ef28 <_printf_i+0x238>)
 800ee8c:	e7e9      	b.n	800ee62 <_printf_i+0x172>
 800ee8e:	6823      	ldr	r3, [r4, #0]
 800ee90:	f023 0320 	bic.w	r3, r3, #32
 800ee94:	6023      	str	r3, [r4, #0]
 800ee96:	e7f6      	b.n	800ee86 <_printf_i+0x196>
 800ee98:	4616      	mov	r6, r2
 800ee9a:	e7bd      	b.n	800ee18 <_printf_i+0x128>
 800ee9c:	6833      	ldr	r3, [r6, #0]
 800ee9e:	6825      	ldr	r5, [r4, #0]
 800eea0:	6961      	ldr	r1, [r4, #20]
 800eea2:	1d18      	adds	r0, r3, #4
 800eea4:	6030      	str	r0, [r6, #0]
 800eea6:	062e      	lsls	r6, r5, #24
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	d501      	bpl.n	800eeb0 <_printf_i+0x1c0>
 800eeac:	6019      	str	r1, [r3, #0]
 800eeae:	e002      	b.n	800eeb6 <_printf_i+0x1c6>
 800eeb0:	0668      	lsls	r0, r5, #25
 800eeb2:	d5fb      	bpl.n	800eeac <_printf_i+0x1bc>
 800eeb4:	8019      	strh	r1, [r3, #0]
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	6123      	str	r3, [r4, #16]
 800eeba:	4616      	mov	r6, r2
 800eebc:	e7bc      	b.n	800ee38 <_printf_i+0x148>
 800eebe:	6833      	ldr	r3, [r6, #0]
 800eec0:	1d1a      	adds	r2, r3, #4
 800eec2:	6032      	str	r2, [r6, #0]
 800eec4:	681e      	ldr	r6, [r3, #0]
 800eec6:	6862      	ldr	r2, [r4, #4]
 800eec8:	2100      	movs	r1, #0
 800eeca:	4630      	mov	r0, r6
 800eecc:	f7f1 f990 	bl	80001f0 <memchr>
 800eed0:	b108      	cbz	r0, 800eed6 <_printf_i+0x1e6>
 800eed2:	1b80      	subs	r0, r0, r6
 800eed4:	6060      	str	r0, [r4, #4]
 800eed6:	6863      	ldr	r3, [r4, #4]
 800eed8:	6123      	str	r3, [r4, #16]
 800eeda:	2300      	movs	r3, #0
 800eedc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eee0:	e7aa      	b.n	800ee38 <_printf_i+0x148>
 800eee2:	6923      	ldr	r3, [r4, #16]
 800eee4:	4632      	mov	r2, r6
 800eee6:	4649      	mov	r1, r9
 800eee8:	4640      	mov	r0, r8
 800eeea:	47d0      	blx	sl
 800eeec:	3001      	adds	r0, #1
 800eeee:	d0ad      	beq.n	800ee4c <_printf_i+0x15c>
 800eef0:	6823      	ldr	r3, [r4, #0]
 800eef2:	079b      	lsls	r3, r3, #30
 800eef4:	d413      	bmi.n	800ef1e <_printf_i+0x22e>
 800eef6:	68e0      	ldr	r0, [r4, #12]
 800eef8:	9b03      	ldr	r3, [sp, #12]
 800eefa:	4298      	cmp	r0, r3
 800eefc:	bfb8      	it	lt
 800eefe:	4618      	movlt	r0, r3
 800ef00:	e7a6      	b.n	800ee50 <_printf_i+0x160>
 800ef02:	2301      	movs	r3, #1
 800ef04:	4632      	mov	r2, r6
 800ef06:	4649      	mov	r1, r9
 800ef08:	4640      	mov	r0, r8
 800ef0a:	47d0      	blx	sl
 800ef0c:	3001      	adds	r0, #1
 800ef0e:	d09d      	beq.n	800ee4c <_printf_i+0x15c>
 800ef10:	3501      	adds	r5, #1
 800ef12:	68e3      	ldr	r3, [r4, #12]
 800ef14:	9903      	ldr	r1, [sp, #12]
 800ef16:	1a5b      	subs	r3, r3, r1
 800ef18:	42ab      	cmp	r3, r5
 800ef1a:	dcf2      	bgt.n	800ef02 <_printf_i+0x212>
 800ef1c:	e7eb      	b.n	800eef6 <_printf_i+0x206>
 800ef1e:	2500      	movs	r5, #0
 800ef20:	f104 0619 	add.w	r6, r4, #25
 800ef24:	e7f5      	b.n	800ef12 <_printf_i+0x222>
 800ef26:	bf00      	nop
 800ef28:	08012f26 	.word	0x08012f26
 800ef2c:	08012f37 	.word	0x08012f37

0800ef30 <std>:
 800ef30:	2300      	movs	r3, #0
 800ef32:	b510      	push	{r4, lr}
 800ef34:	4604      	mov	r4, r0
 800ef36:	e9c0 3300 	strd	r3, r3, [r0]
 800ef3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef3e:	6083      	str	r3, [r0, #8]
 800ef40:	8181      	strh	r1, [r0, #12]
 800ef42:	6643      	str	r3, [r0, #100]	@ 0x64
 800ef44:	81c2      	strh	r2, [r0, #14]
 800ef46:	6183      	str	r3, [r0, #24]
 800ef48:	4619      	mov	r1, r3
 800ef4a:	2208      	movs	r2, #8
 800ef4c:	305c      	adds	r0, #92	@ 0x5c
 800ef4e:	f000 f914 	bl	800f17a <memset>
 800ef52:	4b0d      	ldr	r3, [pc, #52]	@ (800ef88 <std+0x58>)
 800ef54:	6263      	str	r3, [r4, #36]	@ 0x24
 800ef56:	4b0d      	ldr	r3, [pc, #52]	@ (800ef8c <std+0x5c>)
 800ef58:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ef5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef90 <std+0x60>)
 800ef5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ef5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ef94 <std+0x64>)
 800ef60:	6323      	str	r3, [r4, #48]	@ 0x30
 800ef62:	4b0d      	ldr	r3, [pc, #52]	@ (800ef98 <std+0x68>)
 800ef64:	6224      	str	r4, [r4, #32]
 800ef66:	429c      	cmp	r4, r3
 800ef68:	d006      	beq.n	800ef78 <std+0x48>
 800ef6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ef6e:	4294      	cmp	r4, r2
 800ef70:	d002      	beq.n	800ef78 <std+0x48>
 800ef72:	33d0      	adds	r3, #208	@ 0xd0
 800ef74:	429c      	cmp	r4, r3
 800ef76:	d105      	bne.n	800ef84 <std+0x54>
 800ef78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ef7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef80:	f000 b978 	b.w	800f274 <__retarget_lock_init_recursive>
 800ef84:	bd10      	pop	{r4, pc}
 800ef86:	bf00      	nop
 800ef88:	0800f0f5 	.word	0x0800f0f5
 800ef8c:	0800f117 	.word	0x0800f117
 800ef90:	0800f14f 	.word	0x0800f14f
 800ef94:	0800f173 	.word	0x0800f173
 800ef98:	20006b88 	.word	0x20006b88

0800ef9c <stdio_exit_handler>:
 800ef9c:	4a02      	ldr	r2, [pc, #8]	@ (800efa8 <stdio_exit_handler+0xc>)
 800ef9e:	4903      	ldr	r1, [pc, #12]	@ (800efac <stdio_exit_handler+0x10>)
 800efa0:	4803      	ldr	r0, [pc, #12]	@ (800efb0 <stdio_exit_handler+0x14>)
 800efa2:	f000 b869 	b.w	800f078 <_fwalk_sglue>
 800efa6:	bf00      	nop
 800efa8:	2000017c 	.word	0x2000017c
 800efac:	08010bed 	.word	0x08010bed
 800efb0:	2000018c 	.word	0x2000018c

0800efb4 <cleanup_stdio>:
 800efb4:	6841      	ldr	r1, [r0, #4]
 800efb6:	4b0c      	ldr	r3, [pc, #48]	@ (800efe8 <cleanup_stdio+0x34>)
 800efb8:	4299      	cmp	r1, r3
 800efba:	b510      	push	{r4, lr}
 800efbc:	4604      	mov	r4, r0
 800efbe:	d001      	beq.n	800efc4 <cleanup_stdio+0x10>
 800efc0:	f001 fe14 	bl	8010bec <_fflush_r>
 800efc4:	68a1      	ldr	r1, [r4, #8]
 800efc6:	4b09      	ldr	r3, [pc, #36]	@ (800efec <cleanup_stdio+0x38>)
 800efc8:	4299      	cmp	r1, r3
 800efca:	d002      	beq.n	800efd2 <cleanup_stdio+0x1e>
 800efcc:	4620      	mov	r0, r4
 800efce:	f001 fe0d 	bl	8010bec <_fflush_r>
 800efd2:	68e1      	ldr	r1, [r4, #12]
 800efd4:	4b06      	ldr	r3, [pc, #24]	@ (800eff0 <cleanup_stdio+0x3c>)
 800efd6:	4299      	cmp	r1, r3
 800efd8:	d004      	beq.n	800efe4 <cleanup_stdio+0x30>
 800efda:	4620      	mov	r0, r4
 800efdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800efe0:	f001 be04 	b.w	8010bec <_fflush_r>
 800efe4:	bd10      	pop	{r4, pc}
 800efe6:	bf00      	nop
 800efe8:	20006b88 	.word	0x20006b88
 800efec:	20006bf0 	.word	0x20006bf0
 800eff0:	20006c58 	.word	0x20006c58

0800eff4 <global_stdio_init.part.0>:
 800eff4:	b510      	push	{r4, lr}
 800eff6:	4b0b      	ldr	r3, [pc, #44]	@ (800f024 <global_stdio_init.part.0+0x30>)
 800eff8:	4c0b      	ldr	r4, [pc, #44]	@ (800f028 <global_stdio_init.part.0+0x34>)
 800effa:	4a0c      	ldr	r2, [pc, #48]	@ (800f02c <global_stdio_init.part.0+0x38>)
 800effc:	601a      	str	r2, [r3, #0]
 800effe:	4620      	mov	r0, r4
 800f000:	2200      	movs	r2, #0
 800f002:	2104      	movs	r1, #4
 800f004:	f7ff ff94 	bl	800ef30 <std>
 800f008:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f00c:	2201      	movs	r2, #1
 800f00e:	2109      	movs	r1, #9
 800f010:	f7ff ff8e 	bl	800ef30 <std>
 800f014:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f018:	2202      	movs	r2, #2
 800f01a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f01e:	2112      	movs	r1, #18
 800f020:	f7ff bf86 	b.w	800ef30 <std>
 800f024:	20006cc0 	.word	0x20006cc0
 800f028:	20006b88 	.word	0x20006b88
 800f02c:	0800ef9d 	.word	0x0800ef9d

0800f030 <__sfp_lock_acquire>:
 800f030:	4801      	ldr	r0, [pc, #4]	@ (800f038 <__sfp_lock_acquire+0x8>)
 800f032:	f000 b920 	b.w	800f276 <__retarget_lock_acquire_recursive>
 800f036:	bf00      	nop
 800f038:	20006cc9 	.word	0x20006cc9

0800f03c <__sfp_lock_release>:
 800f03c:	4801      	ldr	r0, [pc, #4]	@ (800f044 <__sfp_lock_release+0x8>)
 800f03e:	f000 b91b 	b.w	800f278 <__retarget_lock_release_recursive>
 800f042:	bf00      	nop
 800f044:	20006cc9 	.word	0x20006cc9

0800f048 <__sinit>:
 800f048:	b510      	push	{r4, lr}
 800f04a:	4604      	mov	r4, r0
 800f04c:	f7ff fff0 	bl	800f030 <__sfp_lock_acquire>
 800f050:	6a23      	ldr	r3, [r4, #32]
 800f052:	b11b      	cbz	r3, 800f05c <__sinit+0x14>
 800f054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f058:	f7ff bff0 	b.w	800f03c <__sfp_lock_release>
 800f05c:	4b04      	ldr	r3, [pc, #16]	@ (800f070 <__sinit+0x28>)
 800f05e:	6223      	str	r3, [r4, #32]
 800f060:	4b04      	ldr	r3, [pc, #16]	@ (800f074 <__sinit+0x2c>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d1f5      	bne.n	800f054 <__sinit+0xc>
 800f068:	f7ff ffc4 	bl	800eff4 <global_stdio_init.part.0>
 800f06c:	e7f2      	b.n	800f054 <__sinit+0xc>
 800f06e:	bf00      	nop
 800f070:	0800efb5 	.word	0x0800efb5
 800f074:	20006cc0 	.word	0x20006cc0

0800f078 <_fwalk_sglue>:
 800f078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f07c:	4607      	mov	r7, r0
 800f07e:	4688      	mov	r8, r1
 800f080:	4614      	mov	r4, r2
 800f082:	2600      	movs	r6, #0
 800f084:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f088:	f1b9 0901 	subs.w	r9, r9, #1
 800f08c:	d505      	bpl.n	800f09a <_fwalk_sglue+0x22>
 800f08e:	6824      	ldr	r4, [r4, #0]
 800f090:	2c00      	cmp	r4, #0
 800f092:	d1f7      	bne.n	800f084 <_fwalk_sglue+0xc>
 800f094:	4630      	mov	r0, r6
 800f096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f09a:	89ab      	ldrh	r3, [r5, #12]
 800f09c:	2b01      	cmp	r3, #1
 800f09e:	d907      	bls.n	800f0b0 <_fwalk_sglue+0x38>
 800f0a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f0a4:	3301      	adds	r3, #1
 800f0a6:	d003      	beq.n	800f0b0 <_fwalk_sglue+0x38>
 800f0a8:	4629      	mov	r1, r5
 800f0aa:	4638      	mov	r0, r7
 800f0ac:	47c0      	blx	r8
 800f0ae:	4306      	orrs	r6, r0
 800f0b0:	3568      	adds	r5, #104	@ 0x68
 800f0b2:	e7e9      	b.n	800f088 <_fwalk_sglue+0x10>

0800f0b4 <siprintf>:
 800f0b4:	b40e      	push	{r1, r2, r3}
 800f0b6:	b500      	push	{lr}
 800f0b8:	b09c      	sub	sp, #112	@ 0x70
 800f0ba:	ab1d      	add	r3, sp, #116	@ 0x74
 800f0bc:	9002      	str	r0, [sp, #8]
 800f0be:	9006      	str	r0, [sp, #24]
 800f0c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f0c4:	4809      	ldr	r0, [pc, #36]	@ (800f0ec <siprintf+0x38>)
 800f0c6:	9107      	str	r1, [sp, #28]
 800f0c8:	9104      	str	r1, [sp, #16]
 800f0ca:	4909      	ldr	r1, [pc, #36]	@ (800f0f0 <siprintf+0x3c>)
 800f0cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0d0:	9105      	str	r1, [sp, #20]
 800f0d2:	6800      	ldr	r0, [r0, #0]
 800f0d4:	9301      	str	r3, [sp, #4]
 800f0d6:	a902      	add	r1, sp, #8
 800f0d8:	f001 fc08 	bl	80108ec <_svfiprintf_r>
 800f0dc:	9b02      	ldr	r3, [sp, #8]
 800f0de:	2200      	movs	r2, #0
 800f0e0:	701a      	strb	r2, [r3, #0]
 800f0e2:	b01c      	add	sp, #112	@ 0x70
 800f0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0e8:	b003      	add	sp, #12
 800f0ea:	4770      	bx	lr
 800f0ec:	20000188 	.word	0x20000188
 800f0f0:	ffff0208 	.word	0xffff0208

0800f0f4 <__sread>:
 800f0f4:	b510      	push	{r4, lr}
 800f0f6:	460c      	mov	r4, r1
 800f0f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0fc:	f000 f86c 	bl	800f1d8 <_read_r>
 800f100:	2800      	cmp	r0, #0
 800f102:	bfab      	itete	ge
 800f104:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f106:	89a3      	ldrhlt	r3, [r4, #12]
 800f108:	181b      	addge	r3, r3, r0
 800f10a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f10e:	bfac      	ite	ge
 800f110:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f112:	81a3      	strhlt	r3, [r4, #12]
 800f114:	bd10      	pop	{r4, pc}

0800f116 <__swrite>:
 800f116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f11a:	461f      	mov	r7, r3
 800f11c:	898b      	ldrh	r3, [r1, #12]
 800f11e:	05db      	lsls	r3, r3, #23
 800f120:	4605      	mov	r5, r0
 800f122:	460c      	mov	r4, r1
 800f124:	4616      	mov	r6, r2
 800f126:	d505      	bpl.n	800f134 <__swrite+0x1e>
 800f128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f12c:	2302      	movs	r3, #2
 800f12e:	2200      	movs	r2, #0
 800f130:	f000 f840 	bl	800f1b4 <_lseek_r>
 800f134:	89a3      	ldrh	r3, [r4, #12]
 800f136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f13a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f13e:	81a3      	strh	r3, [r4, #12]
 800f140:	4632      	mov	r2, r6
 800f142:	463b      	mov	r3, r7
 800f144:	4628      	mov	r0, r5
 800f146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f14a:	f000 b857 	b.w	800f1fc <_write_r>

0800f14e <__sseek>:
 800f14e:	b510      	push	{r4, lr}
 800f150:	460c      	mov	r4, r1
 800f152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f156:	f000 f82d 	bl	800f1b4 <_lseek_r>
 800f15a:	1c43      	adds	r3, r0, #1
 800f15c:	89a3      	ldrh	r3, [r4, #12]
 800f15e:	bf15      	itete	ne
 800f160:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f162:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f166:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f16a:	81a3      	strheq	r3, [r4, #12]
 800f16c:	bf18      	it	ne
 800f16e:	81a3      	strhne	r3, [r4, #12]
 800f170:	bd10      	pop	{r4, pc}

0800f172 <__sclose>:
 800f172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f176:	f000 b80d 	b.w	800f194 <_close_r>

0800f17a <memset>:
 800f17a:	4402      	add	r2, r0
 800f17c:	4603      	mov	r3, r0
 800f17e:	4293      	cmp	r3, r2
 800f180:	d100      	bne.n	800f184 <memset+0xa>
 800f182:	4770      	bx	lr
 800f184:	f803 1b01 	strb.w	r1, [r3], #1
 800f188:	e7f9      	b.n	800f17e <memset+0x4>
	...

0800f18c <_localeconv_r>:
 800f18c:	4800      	ldr	r0, [pc, #0]	@ (800f190 <_localeconv_r+0x4>)
 800f18e:	4770      	bx	lr
 800f190:	200002c8 	.word	0x200002c8

0800f194 <_close_r>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	4d06      	ldr	r5, [pc, #24]	@ (800f1b0 <_close_r+0x1c>)
 800f198:	2300      	movs	r3, #0
 800f19a:	4604      	mov	r4, r0
 800f19c:	4608      	mov	r0, r1
 800f19e:	602b      	str	r3, [r5, #0]
 800f1a0:	f7f2 f982 	bl	80014a8 <_close>
 800f1a4:	1c43      	adds	r3, r0, #1
 800f1a6:	d102      	bne.n	800f1ae <_close_r+0x1a>
 800f1a8:	682b      	ldr	r3, [r5, #0]
 800f1aa:	b103      	cbz	r3, 800f1ae <_close_r+0x1a>
 800f1ac:	6023      	str	r3, [r4, #0]
 800f1ae:	bd38      	pop	{r3, r4, r5, pc}
 800f1b0:	20006cc4 	.word	0x20006cc4

0800f1b4 <_lseek_r>:
 800f1b4:	b538      	push	{r3, r4, r5, lr}
 800f1b6:	4d07      	ldr	r5, [pc, #28]	@ (800f1d4 <_lseek_r+0x20>)
 800f1b8:	4604      	mov	r4, r0
 800f1ba:	4608      	mov	r0, r1
 800f1bc:	4611      	mov	r1, r2
 800f1be:	2200      	movs	r2, #0
 800f1c0:	602a      	str	r2, [r5, #0]
 800f1c2:	461a      	mov	r2, r3
 800f1c4:	f7f2 f997 	bl	80014f6 <_lseek>
 800f1c8:	1c43      	adds	r3, r0, #1
 800f1ca:	d102      	bne.n	800f1d2 <_lseek_r+0x1e>
 800f1cc:	682b      	ldr	r3, [r5, #0]
 800f1ce:	b103      	cbz	r3, 800f1d2 <_lseek_r+0x1e>
 800f1d0:	6023      	str	r3, [r4, #0]
 800f1d2:	bd38      	pop	{r3, r4, r5, pc}
 800f1d4:	20006cc4 	.word	0x20006cc4

0800f1d8 <_read_r>:
 800f1d8:	b538      	push	{r3, r4, r5, lr}
 800f1da:	4d07      	ldr	r5, [pc, #28]	@ (800f1f8 <_read_r+0x20>)
 800f1dc:	4604      	mov	r4, r0
 800f1de:	4608      	mov	r0, r1
 800f1e0:	4611      	mov	r1, r2
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	602a      	str	r2, [r5, #0]
 800f1e6:	461a      	mov	r2, r3
 800f1e8:	f7f2 f925 	bl	8001436 <_read>
 800f1ec:	1c43      	adds	r3, r0, #1
 800f1ee:	d102      	bne.n	800f1f6 <_read_r+0x1e>
 800f1f0:	682b      	ldr	r3, [r5, #0]
 800f1f2:	b103      	cbz	r3, 800f1f6 <_read_r+0x1e>
 800f1f4:	6023      	str	r3, [r4, #0]
 800f1f6:	bd38      	pop	{r3, r4, r5, pc}
 800f1f8:	20006cc4 	.word	0x20006cc4

0800f1fc <_write_r>:
 800f1fc:	b538      	push	{r3, r4, r5, lr}
 800f1fe:	4d07      	ldr	r5, [pc, #28]	@ (800f21c <_write_r+0x20>)
 800f200:	4604      	mov	r4, r0
 800f202:	4608      	mov	r0, r1
 800f204:	4611      	mov	r1, r2
 800f206:	2200      	movs	r2, #0
 800f208:	602a      	str	r2, [r5, #0]
 800f20a:	461a      	mov	r2, r3
 800f20c:	f7f2 f930 	bl	8001470 <_write>
 800f210:	1c43      	adds	r3, r0, #1
 800f212:	d102      	bne.n	800f21a <_write_r+0x1e>
 800f214:	682b      	ldr	r3, [r5, #0]
 800f216:	b103      	cbz	r3, 800f21a <_write_r+0x1e>
 800f218:	6023      	str	r3, [r4, #0]
 800f21a:	bd38      	pop	{r3, r4, r5, pc}
 800f21c:	20006cc4 	.word	0x20006cc4

0800f220 <__errno>:
 800f220:	4b01      	ldr	r3, [pc, #4]	@ (800f228 <__errno+0x8>)
 800f222:	6818      	ldr	r0, [r3, #0]
 800f224:	4770      	bx	lr
 800f226:	bf00      	nop
 800f228:	20000188 	.word	0x20000188

0800f22c <__libc_init_array>:
 800f22c:	b570      	push	{r4, r5, r6, lr}
 800f22e:	4d0d      	ldr	r5, [pc, #52]	@ (800f264 <__libc_init_array+0x38>)
 800f230:	4c0d      	ldr	r4, [pc, #52]	@ (800f268 <__libc_init_array+0x3c>)
 800f232:	1b64      	subs	r4, r4, r5
 800f234:	10a4      	asrs	r4, r4, #2
 800f236:	2600      	movs	r6, #0
 800f238:	42a6      	cmp	r6, r4
 800f23a:	d109      	bne.n	800f250 <__libc_init_array+0x24>
 800f23c:	4d0b      	ldr	r5, [pc, #44]	@ (800f26c <__libc_init_array+0x40>)
 800f23e:	4c0c      	ldr	r4, [pc, #48]	@ (800f270 <__libc_init_array+0x44>)
 800f240:	f002 f864 	bl	801130c <_init>
 800f244:	1b64      	subs	r4, r4, r5
 800f246:	10a4      	asrs	r4, r4, #2
 800f248:	2600      	movs	r6, #0
 800f24a:	42a6      	cmp	r6, r4
 800f24c:	d105      	bne.n	800f25a <__libc_init_array+0x2e>
 800f24e:	bd70      	pop	{r4, r5, r6, pc}
 800f250:	f855 3b04 	ldr.w	r3, [r5], #4
 800f254:	4798      	blx	r3
 800f256:	3601      	adds	r6, #1
 800f258:	e7ee      	b.n	800f238 <__libc_init_array+0xc>
 800f25a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f25e:	4798      	blx	r3
 800f260:	3601      	adds	r6, #1
 800f262:	e7f2      	b.n	800f24a <__libc_init_array+0x1e>
 800f264:	08013290 	.word	0x08013290
 800f268:	08013290 	.word	0x08013290
 800f26c:	08013290 	.word	0x08013290
 800f270:	08013294 	.word	0x08013294

0800f274 <__retarget_lock_init_recursive>:
 800f274:	4770      	bx	lr

0800f276 <__retarget_lock_acquire_recursive>:
 800f276:	4770      	bx	lr

0800f278 <__retarget_lock_release_recursive>:
 800f278:	4770      	bx	lr

0800f27a <memcpy>:
 800f27a:	440a      	add	r2, r1
 800f27c:	4291      	cmp	r1, r2
 800f27e:	f100 33ff 	add.w	r3, r0, #4294967295
 800f282:	d100      	bne.n	800f286 <memcpy+0xc>
 800f284:	4770      	bx	lr
 800f286:	b510      	push	{r4, lr}
 800f288:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f28c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f290:	4291      	cmp	r1, r2
 800f292:	d1f9      	bne.n	800f288 <memcpy+0xe>
 800f294:	bd10      	pop	{r4, pc}

0800f296 <quorem>:
 800f296:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f29a:	6903      	ldr	r3, [r0, #16]
 800f29c:	690c      	ldr	r4, [r1, #16]
 800f29e:	42a3      	cmp	r3, r4
 800f2a0:	4607      	mov	r7, r0
 800f2a2:	db7e      	blt.n	800f3a2 <quorem+0x10c>
 800f2a4:	3c01      	subs	r4, #1
 800f2a6:	f101 0814 	add.w	r8, r1, #20
 800f2aa:	00a3      	lsls	r3, r4, #2
 800f2ac:	f100 0514 	add.w	r5, r0, #20
 800f2b0:	9300      	str	r3, [sp, #0]
 800f2b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2b6:	9301      	str	r3, [sp, #4]
 800f2b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f2bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2c0:	3301      	adds	r3, #1
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f2c8:	fbb2 f6f3 	udiv	r6, r2, r3
 800f2cc:	d32e      	bcc.n	800f32c <quorem+0x96>
 800f2ce:	f04f 0a00 	mov.w	sl, #0
 800f2d2:	46c4      	mov	ip, r8
 800f2d4:	46ae      	mov	lr, r5
 800f2d6:	46d3      	mov	fp, sl
 800f2d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f2dc:	b298      	uxth	r0, r3
 800f2de:	fb06 a000 	mla	r0, r6, r0, sl
 800f2e2:	0c02      	lsrs	r2, r0, #16
 800f2e4:	0c1b      	lsrs	r3, r3, #16
 800f2e6:	fb06 2303 	mla	r3, r6, r3, r2
 800f2ea:	f8de 2000 	ldr.w	r2, [lr]
 800f2ee:	b280      	uxth	r0, r0
 800f2f0:	b292      	uxth	r2, r2
 800f2f2:	1a12      	subs	r2, r2, r0
 800f2f4:	445a      	add	r2, fp
 800f2f6:	f8de 0000 	ldr.w	r0, [lr]
 800f2fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f2fe:	b29b      	uxth	r3, r3
 800f300:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f304:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f308:	b292      	uxth	r2, r2
 800f30a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f30e:	45e1      	cmp	r9, ip
 800f310:	f84e 2b04 	str.w	r2, [lr], #4
 800f314:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f318:	d2de      	bcs.n	800f2d8 <quorem+0x42>
 800f31a:	9b00      	ldr	r3, [sp, #0]
 800f31c:	58eb      	ldr	r3, [r5, r3]
 800f31e:	b92b      	cbnz	r3, 800f32c <quorem+0x96>
 800f320:	9b01      	ldr	r3, [sp, #4]
 800f322:	3b04      	subs	r3, #4
 800f324:	429d      	cmp	r5, r3
 800f326:	461a      	mov	r2, r3
 800f328:	d32f      	bcc.n	800f38a <quorem+0xf4>
 800f32a:	613c      	str	r4, [r7, #16]
 800f32c:	4638      	mov	r0, r7
 800f32e:	f001 f979 	bl	8010624 <__mcmp>
 800f332:	2800      	cmp	r0, #0
 800f334:	db25      	blt.n	800f382 <quorem+0xec>
 800f336:	4629      	mov	r1, r5
 800f338:	2000      	movs	r0, #0
 800f33a:	f858 2b04 	ldr.w	r2, [r8], #4
 800f33e:	f8d1 c000 	ldr.w	ip, [r1]
 800f342:	fa1f fe82 	uxth.w	lr, r2
 800f346:	fa1f f38c 	uxth.w	r3, ip
 800f34a:	eba3 030e 	sub.w	r3, r3, lr
 800f34e:	4403      	add	r3, r0
 800f350:	0c12      	lsrs	r2, r2, #16
 800f352:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f356:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f35a:	b29b      	uxth	r3, r3
 800f35c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f360:	45c1      	cmp	r9, r8
 800f362:	f841 3b04 	str.w	r3, [r1], #4
 800f366:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f36a:	d2e6      	bcs.n	800f33a <quorem+0xa4>
 800f36c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f370:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f374:	b922      	cbnz	r2, 800f380 <quorem+0xea>
 800f376:	3b04      	subs	r3, #4
 800f378:	429d      	cmp	r5, r3
 800f37a:	461a      	mov	r2, r3
 800f37c:	d30b      	bcc.n	800f396 <quorem+0x100>
 800f37e:	613c      	str	r4, [r7, #16]
 800f380:	3601      	adds	r6, #1
 800f382:	4630      	mov	r0, r6
 800f384:	b003      	add	sp, #12
 800f386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f38a:	6812      	ldr	r2, [r2, #0]
 800f38c:	3b04      	subs	r3, #4
 800f38e:	2a00      	cmp	r2, #0
 800f390:	d1cb      	bne.n	800f32a <quorem+0x94>
 800f392:	3c01      	subs	r4, #1
 800f394:	e7c6      	b.n	800f324 <quorem+0x8e>
 800f396:	6812      	ldr	r2, [r2, #0]
 800f398:	3b04      	subs	r3, #4
 800f39a:	2a00      	cmp	r2, #0
 800f39c:	d1ef      	bne.n	800f37e <quorem+0xe8>
 800f39e:	3c01      	subs	r4, #1
 800f3a0:	e7ea      	b.n	800f378 <quorem+0xe2>
 800f3a2:	2000      	movs	r0, #0
 800f3a4:	e7ee      	b.n	800f384 <quorem+0xee>
	...

0800f3a8 <_dtoa_r>:
 800f3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ac:	69c7      	ldr	r7, [r0, #28]
 800f3ae:	b099      	sub	sp, #100	@ 0x64
 800f3b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f3b4:	ec55 4b10 	vmov	r4, r5, d0
 800f3b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800f3ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800f3bc:	4683      	mov	fp, r0
 800f3be:	920e      	str	r2, [sp, #56]	@ 0x38
 800f3c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f3c2:	b97f      	cbnz	r7, 800f3e4 <_dtoa_r+0x3c>
 800f3c4:	2010      	movs	r0, #16
 800f3c6:	f000 fdfd 	bl	800ffc4 <malloc>
 800f3ca:	4602      	mov	r2, r0
 800f3cc:	f8cb 001c 	str.w	r0, [fp, #28]
 800f3d0:	b920      	cbnz	r0, 800f3dc <_dtoa_r+0x34>
 800f3d2:	4ba7      	ldr	r3, [pc, #668]	@ (800f670 <_dtoa_r+0x2c8>)
 800f3d4:	21ef      	movs	r1, #239	@ 0xef
 800f3d6:	48a7      	ldr	r0, [pc, #668]	@ (800f674 <_dtoa_r+0x2cc>)
 800f3d8:	f001 fc5a 	bl	8010c90 <__assert_func>
 800f3dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f3e0:	6007      	str	r7, [r0, #0]
 800f3e2:	60c7      	str	r7, [r0, #12]
 800f3e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f3e8:	6819      	ldr	r1, [r3, #0]
 800f3ea:	b159      	cbz	r1, 800f404 <_dtoa_r+0x5c>
 800f3ec:	685a      	ldr	r2, [r3, #4]
 800f3ee:	604a      	str	r2, [r1, #4]
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	4093      	lsls	r3, r2
 800f3f4:	608b      	str	r3, [r1, #8]
 800f3f6:	4658      	mov	r0, fp
 800f3f8:	f000 feda 	bl	80101b0 <_Bfree>
 800f3fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f400:	2200      	movs	r2, #0
 800f402:	601a      	str	r2, [r3, #0]
 800f404:	1e2b      	subs	r3, r5, #0
 800f406:	bfb9      	ittee	lt
 800f408:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f40c:	9303      	strlt	r3, [sp, #12]
 800f40e:	2300      	movge	r3, #0
 800f410:	6033      	strge	r3, [r6, #0]
 800f412:	9f03      	ldr	r7, [sp, #12]
 800f414:	4b98      	ldr	r3, [pc, #608]	@ (800f678 <_dtoa_r+0x2d0>)
 800f416:	bfbc      	itt	lt
 800f418:	2201      	movlt	r2, #1
 800f41a:	6032      	strlt	r2, [r6, #0]
 800f41c:	43bb      	bics	r3, r7
 800f41e:	d112      	bne.n	800f446 <_dtoa_r+0x9e>
 800f420:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f422:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f426:	6013      	str	r3, [r2, #0]
 800f428:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f42c:	4323      	orrs	r3, r4
 800f42e:	f000 854d 	beq.w	800fecc <_dtoa_r+0xb24>
 800f432:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f434:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f68c <_dtoa_r+0x2e4>
 800f438:	2b00      	cmp	r3, #0
 800f43a:	f000 854f 	beq.w	800fedc <_dtoa_r+0xb34>
 800f43e:	f10a 0303 	add.w	r3, sl, #3
 800f442:	f000 bd49 	b.w	800fed8 <_dtoa_r+0xb30>
 800f446:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f44a:	2200      	movs	r2, #0
 800f44c:	ec51 0b17 	vmov	r0, r1, d7
 800f450:	2300      	movs	r3, #0
 800f452:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f456:	f7f1 fb47 	bl	8000ae8 <__aeabi_dcmpeq>
 800f45a:	4680      	mov	r8, r0
 800f45c:	b158      	cbz	r0, 800f476 <_dtoa_r+0xce>
 800f45e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f460:	2301      	movs	r3, #1
 800f462:	6013      	str	r3, [r2, #0]
 800f464:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f466:	b113      	cbz	r3, 800f46e <_dtoa_r+0xc6>
 800f468:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f46a:	4b84      	ldr	r3, [pc, #528]	@ (800f67c <_dtoa_r+0x2d4>)
 800f46c:	6013      	str	r3, [r2, #0]
 800f46e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f690 <_dtoa_r+0x2e8>
 800f472:	f000 bd33 	b.w	800fedc <_dtoa_r+0xb34>
 800f476:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f47a:	aa16      	add	r2, sp, #88	@ 0x58
 800f47c:	a917      	add	r1, sp, #92	@ 0x5c
 800f47e:	4658      	mov	r0, fp
 800f480:	f001 f980 	bl	8010784 <__d2b>
 800f484:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f488:	4681      	mov	r9, r0
 800f48a:	2e00      	cmp	r6, #0
 800f48c:	d077      	beq.n	800f57e <_dtoa_r+0x1d6>
 800f48e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f490:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f494:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f49c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f4a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f4a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f4a8:	4619      	mov	r1, r3
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	4b74      	ldr	r3, [pc, #464]	@ (800f680 <_dtoa_r+0x2d8>)
 800f4ae:	f7f0 fefb 	bl	80002a8 <__aeabi_dsub>
 800f4b2:	a369      	add	r3, pc, #420	@ (adr r3, 800f658 <_dtoa_r+0x2b0>)
 800f4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b8:	f7f1 f8ae 	bl	8000618 <__aeabi_dmul>
 800f4bc:	a368      	add	r3, pc, #416	@ (adr r3, 800f660 <_dtoa_r+0x2b8>)
 800f4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c2:	f7f0 fef3 	bl	80002ac <__adddf3>
 800f4c6:	4604      	mov	r4, r0
 800f4c8:	4630      	mov	r0, r6
 800f4ca:	460d      	mov	r5, r1
 800f4cc:	f7f1 f83a 	bl	8000544 <__aeabi_i2d>
 800f4d0:	a365      	add	r3, pc, #404	@ (adr r3, 800f668 <_dtoa_r+0x2c0>)
 800f4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d6:	f7f1 f89f 	bl	8000618 <__aeabi_dmul>
 800f4da:	4602      	mov	r2, r0
 800f4dc:	460b      	mov	r3, r1
 800f4de:	4620      	mov	r0, r4
 800f4e0:	4629      	mov	r1, r5
 800f4e2:	f7f0 fee3 	bl	80002ac <__adddf3>
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	460d      	mov	r5, r1
 800f4ea:	f7f1 fb45 	bl	8000b78 <__aeabi_d2iz>
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	4607      	mov	r7, r0
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	4620      	mov	r0, r4
 800f4f6:	4629      	mov	r1, r5
 800f4f8:	f7f1 fb00 	bl	8000afc <__aeabi_dcmplt>
 800f4fc:	b140      	cbz	r0, 800f510 <_dtoa_r+0x168>
 800f4fe:	4638      	mov	r0, r7
 800f500:	f7f1 f820 	bl	8000544 <__aeabi_i2d>
 800f504:	4622      	mov	r2, r4
 800f506:	462b      	mov	r3, r5
 800f508:	f7f1 faee 	bl	8000ae8 <__aeabi_dcmpeq>
 800f50c:	b900      	cbnz	r0, 800f510 <_dtoa_r+0x168>
 800f50e:	3f01      	subs	r7, #1
 800f510:	2f16      	cmp	r7, #22
 800f512:	d851      	bhi.n	800f5b8 <_dtoa_r+0x210>
 800f514:	4b5b      	ldr	r3, [pc, #364]	@ (800f684 <_dtoa_r+0x2dc>)
 800f516:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f51e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f522:	f7f1 faeb 	bl	8000afc <__aeabi_dcmplt>
 800f526:	2800      	cmp	r0, #0
 800f528:	d048      	beq.n	800f5bc <_dtoa_r+0x214>
 800f52a:	3f01      	subs	r7, #1
 800f52c:	2300      	movs	r3, #0
 800f52e:	9312      	str	r3, [sp, #72]	@ 0x48
 800f530:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f532:	1b9b      	subs	r3, r3, r6
 800f534:	1e5a      	subs	r2, r3, #1
 800f536:	bf44      	itt	mi
 800f538:	f1c3 0801 	rsbmi	r8, r3, #1
 800f53c:	2300      	movmi	r3, #0
 800f53e:	9208      	str	r2, [sp, #32]
 800f540:	bf54      	ite	pl
 800f542:	f04f 0800 	movpl.w	r8, #0
 800f546:	9308      	strmi	r3, [sp, #32]
 800f548:	2f00      	cmp	r7, #0
 800f54a:	db39      	blt.n	800f5c0 <_dtoa_r+0x218>
 800f54c:	9b08      	ldr	r3, [sp, #32]
 800f54e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f550:	443b      	add	r3, r7
 800f552:	9308      	str	r3, [sp, #32]
 800f554:	2300      	movs	r3, #0
 800f556:	930a      	str	r3, [sp, #40]	@ 0x28
 800f558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f55a:	2b09      	cmp	r3, #9
 800f55c:	d864      	bhi.n	800f628 <_dtoa_r+0x280>
 800f55e:	2b05      	cmp	r3, #5
 800f560:	bfc4      	itt	gt
 800f562:	3b04      	subgt	r3, #4
 800f564:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f568:	f1a3 0302 	sub.w	r3, r3, #2
 800f56c:	bfcc      	ite	gt
 800f56e:	2400      	movgt	r4, #0
 800f570:	2401      	movle	r4, #1
 800f572:	2b03      	cmp	r3, #3
 800f574:	d863      	bhi.n	800f63e <_dtoa_r+0x296>
 800f576:	e8df f003 	tbb	[pc, r3]
 800f57a:	372a      	.short	0x372a
 800f57c:	5535      	.short	0x5535
 800f57e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f582:	441e      	add	r6, r3
 800f584:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f588:	2b20      	cmp	r3, #32
 800f58a:	bfc1      	itttt	gt
 800f58c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f590:	409f      	lslgt	r7, r3
 800f592:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f596:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f59a:	bfd6      	itet	le
 800f59c:	f1c3 0320 	rsble	r3, r3, #32
 800f5a0:	ea47 0003 	orrgt.w	r0, r7, r3
 800f5a4:	fa04 f003 	lslle.w	r0, r4, r3
 800f5a8:	f7f0 ffbc 	bl	8000524 <__aeabi_ui2d>
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f5b2:	3e01      	subs	r6, #1
 800f5b4:	9214      	str	r2, [sp, #80]	@ 0x50
 800f5b6:	e777      	b.n	800f4a8 <_dtoa_r+0x100>
 800f5b8:	2301      	movs	r3, #1
 800f5ba:	e7b8      	b.n	800f52e <_dtoa_r+0x186>
 800f5bc:	9012      	str	r0, [sp, #72]	@ 0x48
 800f5be:	e7b7      	b.n	800f530 <_dtoa_r+0x188>
 800f5c0:	427b      	negs	r3, r7
 800f5c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	eba8 0807 	sub.w	r8, r8, r7
 800f5ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f5cc:	e7c4      	b.n	800f558 <_dtoa_r+0x1b0>
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	dc35      	bgt.n	800f644 <_dtoa_r+0x29c>
 800f5d8:	2301      	movs	r3, #1
 800f5da:	9300      	str	r3, [sp, #0]
 800f5dc:	9307      	str	r3, [sp, #28]
 800f5de:	461a      	mov	r2, r3
 800f5e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800f5e2:	e00b      	b.n	800f5fc <_dtoa_r+0x254>
 800f5e4:	2301      	movs	r3, #1
 800f5e6:	e7f3      	b.n	800f5d0 <_dtoa_r+0x228>
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5ee:	18fb      	adds	r3, r7, r3
 800f5f0:	9300      	str	r3, [sp, #0]
 800f5f2:	3301      	adds	r3, #1
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	9307      	str	r3, [sp, #28]
 800f5f8:	bfb8      	it	lt
 800f5fa:	2301      	movlt	r3, #1
 800f5fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f600:	2100      	movs	r1, #0
 800f602:	2204      	movs	r2, #4
 800f604:	f102 0514 	add.w	r5, r2, #20
 800f608:	429d      	cmp	r5, r3
 800f60a:	d91f      	bls.n	800f64c <_dtoa_r+0x2a4>
 800f60c:	6041      	str	r1, [r0, #4]
 800f60e:	4658      	mov	r0, fp
 800f610:	f000 fd8e 	bl	8010130 <_Balloc>
 800f614:	4682      	mov	sl, r0
 800f616:	2800      	cmp	r0, #0
 800f618:	d13c      	bne.n	800f694 <_dtoa_r+0x2ec>
 800f61a:	4b1b      	ldr	r3, [pc, #108]	@ (800f688 <_dtoa_r+0x2e0>)
 800f61c:	4602      	mov	r2, r0
 800f61e:	f240 11af 	movw	r1, #431	@ 0x1af
 800f622:	e6d8      	b.n	800f3d6 <_dtoa_r+0x2e>
 800f624:	2301      	movs	r3, #1
 800f626:	e7e0      	b.n	800f5ea <_dtoa_r+0x242>
 800f628:	2401      	movs	r4, #1
 800f62a:	2300      	movs	r3, #0
 800f62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f62e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f630:	f04f 33ff 	mov.w	r3, #4294967295
 800f634:	9300      	str	r3, [sp, #0]
 800f636:	9307      	str	r3, [sp, #28]
 800f638:	2200      	movs	r2, #0
 800f63a:	2312      	movs	r3, #18
 800f63c:	e7d0      	b.n	800f5e0 <_dtoa_r+0x238>
 800f63e:	2301      	movs	r3, #1
 800f640:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f642:	e7f5      	b.n	800f630 <_dtoa_r+0x288>
 800f644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f646:	9300      	str	r3, [sp, #0]
 800f648:	9307      	str	r3, [sp, #28]
 800f64a:	e7d7      	b.n	800f5fc <_dtoa_r+0x254>
 800f64c:	3101      	adds	r1, #1
 800f64e:	0052      	lsls	r2, r2, #1
 800f650:	e7d8      	b.n	800f604 <_dtoa_r+0x25c>
 800f652:	bf00      	nop
 800f654:	f3af 8000 	nop.w
 800f658:	636f4361 	.word	0x636f4361
 800f65c:	3fd287a7 	.word	0x3fd287a7
 800f660:	8b60c8b3 	.word	0x8b60c8b3
 800f664:	3fc68a28 	.word	0x3fc68a28
 800f668:	509f79fb 	.word	0x509f79fb
 800f66c:	3fd34413 	.word	0x3fd34413
 800f670:	08012f55 	.word	0x08012f55
 800f674:	08012f6c 	.word	0x08012f6c
 800f678:	7ff00000 	.word	0x7ff00000
 800f67c:	08012f25 	.word	0x08012f25
 800f680:	3ff80000 	.word	0x3ff80000
 800f684:	08013068 	.word	0x08013068
 800f688:	08012fc4 	.word	0x08012fc4
 800f68c:	08012f51 	.word	0x08012f51
 800f690:	08012f24 	.word	0x08012f24
 800f694:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f698:	6018      	str	r0, [r3, #0]
 800f69a:	9b07      	ldr	r3, [sp, #28]
 800f69c:	2b0e      	cmp	r3, #14
 800f69e:	f200 80a4 	bhi.w	800f7ea <_dtoa_r+0x442>
 800f6a2:	2c00      	cmp	r4, #0
 800f6a4:	f000 80a1 	beq.w	800f7ea <_dtoa_r+0x442>
 800f6a8:	2f00      	cmp	r7, #0
 800f6aa:	dd33      	ble.n	800f714 <_dtoa_r+0x36c>
 800f6ac:	4bad      	ldr	r3, [pc, #692]	@ (800f964 <_dtoa_r+0x5bc>)
 800f6ae:	f007 020f 	and.w	r2, r7, #15
 800f6b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6b6:	ed93 7b00 	vldr	d7, [r3]
 800f6ba:	05f8      	lsls	r0, r7, #23
 800f6bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f6c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f6c4:	d516      	bpl.n	800f6f4 <_dtoa_r+0x34c>
 800f6c6:	4ba8      	ldr	r3, [pc, #672]	@ (800f968 <_dtoa_r+0x5c0>)
 800f6c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f6cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f6d0:	f7f1 f8cc 	bl	800086c <__aeabi_ddiv>
 800f6d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6d8:	f004 040f 	and.w	r4, r4, #15
 800f6dc:	2603      	movs	r6, #3
 800f6de:	4da2      	ldr	r5, [pc, #648]	@ (800f968 <_dtoa_r+0x5c0>)
 800f6e0:	b954      	cbnz	r4, 800f6f8 <_dtoa_r+0x350>
 800f6e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6ea:	f7f1 f8bf 	bl	800086c <__aeabi_ddiv>
 800f6ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6f2:	e028      	b.n	800f746 <_dtoa_r+0x39e>
 800f6f4:	2602      	movs	r6, #2
 800f6f6:	e7f2      	b.n	800f6de <_dtoa_r+0x336>
 800f6f8:	07e1      	lsls	r1, r4, #31
 800f6fa:	d508      	bpl.n	800f70e <_dtoa_r+0x366>
 800f6fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f700:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f704:	f7f0 ff88 	bl	8000618 <__aeabi_dmul>
 800f708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f70c:	3601      	adds	r6, #1
 800f70e:	1064      	asrs	r4, r4, #1
 800f710:	3508      	adds	r5, #8
 800f712:	e7e5      	b.n	800f6e0 <_dtoa_r+0x338>
 800f714:	f000 80d2 	beq.w	800f8bc <_dtoa_r+0x514>
 800f718:	427c      	negs	r4, r7
 800f71a:	4b92      	ldr	r3, [pc, #584]	@ (800f964 <_dtoa_r+0x5bc>)
 800f71c:	4d92      	ldr	r5, [pc, #584]	@ (800f968 <_dtoa_r+0x5c0>)
 800f71e:	f004 020f 	and.w	r2, r4, #15
 800f722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f72a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f72e:	f7f0 ff73 	bl	8000618 <__aeabi_dmul>
 800f732:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f736:	1124      	asrs	r4, r4, #4
 800f738:	2300      	movs	r3, #0
 800f73a:	2602      	movs	r6, #2
 800f73c:	2c00      	cmp	r4, #0
 800f73e:	f040 80b2 	bne.w	800f8a6 <_dtoa_r+0x4fe>
 800f742:	2b00      	cmp	r3, #0
 800f744:	d1d3      	bne.n	800f6ee <_dtoa_r+0x346>
 800f746:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f748:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	f000 80b7 	beq.w	800f8c0 <_dtoa_r+0x518>
 800f752:	4b86      	ldr	r3, [pc, #536]	@ (800f96c <_dtoa_r+0x5c4>)
 800f754:	2200      	movs	r2, #0
 800f756:	4620      	mov	r0, r4
 800f758:	4629      	mov	r1, r5
 800f75a:	f7f1 f9cf 	bl	8000afc <__aeabi_dcmplt>
 800f75e:	2800      	cmp	r0, #0
 800f760:	f000 80ae 	beq.w	800f8c0 <_dtoa_r+0x518>
 800f764:	9b07      	ldr	r3, [sp, #28]
 800f766:	2b00      	cmp	r3, #0
 800f768:	f000 80aa 	beq.w	800f8c0 <_dtoa_r+0x518>
 800f76c:	9b00      	ldr	r3, [sp, #0]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	dd37      	ble.n	800f7e2 <_dtoa_r+0x43a>
 800f772:	1e7b      	subs	r3, r7, #1
 800f774:	9304      	str	r3, [sp, #16]
 800f776:	4620      	mov	r0, r4
 800f778:	4b7d      	ldr	r3, [pc, #500]	@ (800f970 <_dtoa_r+0x5c8>)
 800f77a:	2200      	movs	r2, #0
 800f77c:	4629      	mov	r1, r5
 800f77e:	f7f0 ff4b 	bl	8000618 <__aeabi_dmul>
 800f782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f786:	9c00      	ldr	r4, [sp, #0]
 800f788:	3601      	adds	r6, #1
 800f78a:	4630      	mov	r0, r6
 800f78c:	f7f0 feda 	bl	8000544 <__aeabi_i2d>
 800f790:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f794:	f7f0 ff40 	bl	8000618 <__aeabi_dmul>
 800f798:	4b76      	ldr	r3, [pc, #472]	@ (800f974 <_dtoa_r+0x5cc>)
 800f79a:	2200      	movs	r2, #0
 800f79c:	f7f0 fd86 	bl	80002ac <__adddf3>
 800f7a0:	4605      	mov	r5, r0
 800f7a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f7a6:	2c00      	cmp	r4, #0
 800f7a8:	f040 808d 	bne.w	800f8c6 <_dtoa_r+0x51e>
 800f7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7b0:	4b71      	ldr	r3, [pc, #452]	@ (800f978 <_dtoa_r+0x5d0>)
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	f7f0 fd78 	bl	80002a8 <__aeabi_dsub>
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	460b      	mov	r3, r1
 800f7bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f7c0:	462a      	mov	r2, r5
 800f7c2:	4633      	mov	r3, r6
 800f7c4:	f7f1 f9b8 	bl	8000b38 <__aeabi_dcmpgt>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	f040 828b 	bne.w	800fce4 <_dtoa_r+0x93c>
 800f7ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7d2:	462a      	mov	r2, r5
 800f7d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f7d8:	f7f1 f990 	bl	8000afc <__aeabi_dcmplt>
 800f7dc:	2800      	cmp	r0, #0
 800f7de:	f040 8128 	bne.w	800fa32 <_dtoa_r+0x68a>
 800f7e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f7e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f7ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	f2c0 815a 	blt.w	800faa6 <_dtoa_r+0x6fe>
 800f7f2:	2f0e      	cmp	r7, #14
 800f7f4:	f300 8157 	bgt.w	800faa6 <_dtoa_r+0x6fe>
 800f7f8:	4b5a      	ldr	r3, [pc, #360]	@ (800f964 <_dtoa_r+0x5bc>)
 800f7fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f7fe:	ed93 7b00 	vldr	d7, [r3]
 800f802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f804:	2b00      	cmp	r3, #0
 800f806:	ed8d 7b00 	vstr	d7, [sp]
 800f80a:	da03      	bge.n	800f814 <_dtoa_r+0x46c>
 800f80c:	9b07      	ldr	r3, [sp, #28]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	f340 8101 	ble.w	800fa16 <_dtoa_r+0x66e>
 800f814:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f818:	4656      	mov	r6, sl
 800f81a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f81e:	4620      	mov	r0, r4
 800f820:	4629      	mov	r1, r5
 800f822:	f7f1 f823 	bl	800086c <__aeabi_ddiv>
 800f826:	f7f1 f9a7 	bl	8000b78 <__aeabi_d2iz>
 800f82a:	4680      	mov	r8, r0
 800f82c:	f7f0 fe8a 	bl	8000544 <__aeabi_i2d>
 800f830:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f834:	f7f0 fef0 	bl	8000618 <__aeabi_dmul>
 800f838:	4602      	mov	r2, r0
 800f83a:	460b      	mov	r3, r1
 800f83c:	4620      	mov	r0, r4
 800f83e:	4629      	mov	r1, r5
 800f840:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f844:	f7f0 fd30 	bl	80002a8 <__aeabi_dsub>
 800f848:	f806 4b01 	strb.w	r4, [r6], #1
 800f84c:	9d07      	ldr	r5, [sp, #28]
 800f84e:	eba6 040a 	sub.w	r4, r6, sl
 800f852:	42a5      	cmp	r5, r4
 800f854:	4602      	mov	r2, r0
 800f856:	460b      	mov	r3, r1
 800f858:	f040 8117 	bne.w	800fa8a <_dtoa_r+0x6e2>
 800f85c:	f7f0 fd26 	bl	80002ac <__adddf3>
 800f860:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f864:	4604      	mov	r4, r0
 800f866:	460d      	mov	r5, r1
 800f868:	f7f1 f966 	bl	8000b38 <__aeabi_dcmpgt>
 800f86c:	2800      	cmp	r0, #0
 800f86e:	f040 80f9 	bne.w	800fa64 <_dtoa_r+0x6bc>
 800f872:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f876:	4620      	mov	r0, r4
 800f878:	4629      	mov	r1, r5
 800f87a:	f7f1 f935 	bl	8000ae8 <__aeabi_dcmpeq>
 800f87e:	b118      	cbz	r0, 800f888 <_dtoa_r+0x4e0>
 800f880:	f018 0f01 	tst.w	r8, #1
 800f884:	f040 80ee 	bne.w	800fa64 <_dtoa_r+0x6bc>
 800f888:	4649      	mov	r1, r9
 800f88a:	4658      	mov	r0, fp
 800f88c:	f000 fc90 	bl	80101b0 <_Bfree>
 800f890:	2300      	movs	r3, #0
 800f892:	7033      	strb	r3, [r6, #0]
 800f894:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f896:	3701      	adds	r7, #1
 800f898:	601f      	str	r7, [r3, #0]
 800f89a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	f000 831d 	beq.w	800fedc <_dtoa_r+0xb34>
 800f8a2:	601e      	str	r6, [r3, #0]
 800f8a4:	e31a      	b.n	800fedc <_dtoa_r+0xb34>
 800f8a6:	07e2      	lsls	r2, r4, #31
 800f8a8:	d505      	bpl.n	800f8b6 <_dtoa_r+0x50e>
 800f8aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f8ae:	f7f0 feb3 	bl	8000618 <__aeabi_dmul>
 800f8b2:	3601      	adds	r6, #1
 800f8b4:	2301      	movs	r3, #1
 800f8b6:	1064      	asrs	r4, r4, #1
 800f8b8:	3508      	adds	r5, #8
 800f8ba:	e73f      	b.n	800f73c <_dtoa_r+0x394>
 800f8bc:	2602      	movs	r6, #2
 800f8be:	e742      	b.n	800f746 <_dtoa_r+0x39e>
 800f8c0:	9c07      	ldr	r4, [sp, #28]
 800f8c2:	9704      	str	r7, [sp, #16]
 800f8c4:	e761      	b.n	800f78a <_dtoa_r+0x3e2>
 800f8c6:	4b27      	ldr	r3, [pc, #156]	@ (800f964 <_dtoa_r+0x5bc>)
 800f8c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f8ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f8ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f8d2:	4454      	add	r4, sl
 800f8d4:	2900      	cmp	r1, #0
 800f8d6:	d053      	beq.n	800f980 <_dtoa_r+0x5d8>
 800f8d8:	4928      	ldr	r1, [pc, #160]	@ (800f97c <_dtoa_r+0x5d4>)
 800f8da:	2000      	movs	r0, #0
 800f8dc:	f7f0 ffc6 	bl	800086c <__aeabi_ddiv>
 800f8e0:	4633      	mov	r3, r6
 800f8e2:	462a      	mov	r2, r5
 800f8e4:	f7f0 fce0 	bl	80002a8 <__aeabi_dsub>
 800f8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f8ec:	4656      	mov	r6, sl
 800f8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8f2:	f7f1 f941 	bl	8000b78 <__aeabi_d2iz>
 800f8f6:	4605      	mov	r5, r0
 800f8f8:	f7f0 fe24 	bl	8000544 <__aeabi_i2d>
 800f8fc:	4602      	mov	r2, r0
 800f8fe:	460b      	mov	r3, r1
 800f900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f904:	f7f0 fcd0 	bl	80002a8 <__aeabi_dsub>
 800f908:	3530      	adds	r5, #48	@ 0x30
 800f90a:	4602      	mov	r2, r0
 800f90c:	460b      	mov	r3, r1
 800f90e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f912:	f806 5b01 	strb.w	r5, [r6], #1
 800f916:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f91a:	f7f1 f8ef 	bl	8000afc <__aeabi_dcmplt>
 800f91e:	2800      	cmp	r0, #0
 800f920:	d171      	bne.n	800fa06 <_dtoa_r+0x65e>
 800f922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f926:	4911      	ldr	r1, [pc, #68]	@ (800f96c <_dtoa_r+0x5c4>)
 800f928:	2000      	movs	r0, #0
 800f92a:	f7f0 fcbd 	bl	80002a8 <__aeabi_dsub>
 800f92e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f932:	f7f1 f8e3 	bl	8000afc <__aeabi_dcmplt>
 800f936:	2800      	cmp	r0, #0
 800f938:	f040 8095 	bne.w	800fa66 <_dtoa_r+0x6be>
 800f93c:	42a6      	cmp	r6, r4
 800f93e:	f43f af50 	beq.w	800f7e2 <_dtoa_r+0x43a>
 800f942:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f946:	4b0a      	ldr	r3, [pc, #40]	@ (800f970 <_dtoa_r+0x5c8>)
 800f948:	2200      	movs	r2, #0
 800f94a:	f7f0 fe65 	bl	8000618 <__aeabi_dmul>
 800f94e:	4b08      	ldr	r3, [pc, #32]	@ (800f970 <_dtoa_r+0x5c8>)
 800f950:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f954:	2200      	movs	r2, #0
 800f956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f95a:	f7f0 fe5d 	bl	8000618 <__aeabi_dmul>
 800f95e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f962:	e7c4      	b.n	800f8ee <_dtoa_r+0x546>
 800f964:	08013068 	.word	0x08013068
 800f968:	08013040 	.word	0x08013040
 800f96c:	3ff00000 	.word	0x3ff00000
 800f970:	40240000 	.word	0x40240000
 800f974:	401c0000 	.word	0x401c0000
 800f978:	40140000 	.word	0x40140000
 800f97c:	3fe00000 	.word	0x3fe00000
 800f980:	4631      	mov	r1, r6
 800f982:	4628      	mov	r0, r5
 800f984:	f7f0 fe48 	bl	8000618 <__aeabi_dmul>
 800f988:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f98c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f98e:	4656      	mov	r6, sl
 800f990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f994:	f7f1 f8f0 	bl	8000b78 <__aeabi_d2iz>
 800f998:	4605      	mov	r5, r0
 800f99a:	f7f0 fdd3 	bl	8000544 <__aeabi_i2d>
 800f99e:	4602      	mov	r2, r0
 800f9a0:	460b      	mov	r3, r1
 800f9a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9a6:	f7f0 fc7f 	bl	80002a8 <__aeabi_dsub>
 800f9aa:	3530      	adds	r5, #48	@ 0x30
 800f9ac:	f806 5b01 	strb.w	r5, [r6], #1
 800f9b0:	4602      	mov	r2, r0
 800f9b2:	460b      	mov	r3, r1
 800f9b4:	42a6      	cmp	r6, r4
 800f9b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f9ba:	f04f 0200 	mov.w	r2, #0
 800f9be:	d124      	bne.n	800fa0a <_dtoa_r+0x662>
 800f9c0:	4bac      	ldr	r3, [pc, #688]	@ (800fc74 <_dtoa_r+0x8cc>)
 800f9c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f9c6:	f7f0 fc71 	bl	80002ac <__adddf3>
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9d2:	f7f1 f8b1 	bl	8000b38 <__aeabi_dcmpgt>
 800f9d6:	2800      	cmp	r0, #0
 800f9d8:	d145      	bne.n	800fa66 <_dtoa_r+0x6be>
 800f9da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f9de:	49a5      	ldr	r1, [pc, #660]	@ (800fc74 <_dtoa_r+0x8cc>)
 800f9e0:	2000      	movs	r0, #0
 800f9e2:	f7f0 fc61 	bl	80002a8 <__aeabi_dsub>
 800f9e6:	4602      	mov	r2, r0
 800f9e8:	460b      	mov	r3, r1
 800f9ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f9ee:	f7f1 f885 	bl	8000afc <__aeabi_dcmplt>
 800f9f2:	2800      	cmp	r0, #0
 800f9f4:	f43f aef5 	beq.w	800f7e2 <_dtoa_r+0x43a>
 800f9f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f9fa:	1e73      	subs	r3, r6, #1
 800f9fc:	9315      	str	r3, [sp, #84]	@ 0x54
 800f9fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fa02:	2b30      	cmp	r3, #48	@ 0x30
 800fa04:	d0f8      	beq.n	800f9f8 <_dtoa_r+0x650>
 800fa06:	9f04      	ldr	r7, [sp, #16]
 800fa08:	e73e      	b.n	800f888 <_dtoa_r+0x4e0>
 800fa0a:	4b9b      	ldr	r3, [pc, #620]	@ (800fc78 <_dtoa_r+0x8d0>)
 800fa0c:	f7f0 fe04 	bl	8000618 <__aeabi_dmul>
 800fa10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa14:	e7bc      	b.n	800f990 <_dtoa_r+0x5e8>
 800fa16:	d10c      	bne.n	800fa32 <_dtoa_r+0x68a>
 800fa18:	4b98      	ldr	r3, [pc, #608]	@ (800fc7c <_dtoa_r+0x8d4>)
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa20:	f7f0 fdfa 	bl	8000618 <__aeabi_dmul>
 800fa24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa28:	f7f1 f87c 	bl	8000b24 <__aeabi_dcmpge>
 800fa2c:	2800      	cmp	r0, #0
 800fa2e:	f000 8157 	beq.w	800fce0 <_dtoa_r+0x938>
 800fa32:	2400      	movs	r4, #0
 800fa34:	4625      	mov	r5, r4
 800fa36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fa38:	43db      	mvns	r3, r3
 800fa3a:	9304      	str	r3, [sp, #16]
 800fa3c:	4656      	mov	r6, sl
 800fa3e:	2700      	movs	r7, #0
 800fa40:	4621      	mov	r1, r4
 800fa42:	4658      	mov	r0, fp
 800fa44:	f000 fbb4 	bl	80101b0 <_Bfree>
 800fa48:	2d00      	cmp	r5, #0
 800fa4a:	d0dc      	beq.n	800fa06 <_dtoa_r+0x65e>
 800fa4c:	b12f      	cbz	r7, 800fa5a <_dtoa_r+0x6b2>
 800fa4e:	42af      	cmp	r7, r5
 800fa50:	d003      	beq.n	800fa5a <_dtoa_r+0x6b2>
 800fa52:	4639      	mov	r1, r7
 800fa54:	4658      	mov	r0, fp
 800fa56:	f000 fbab 	bl	80101b0 <_Bfree>
 800fa5a:	4629      	mov	r1, r5
 800fa5c:	4658      	mov	r0, fp
 800fa5e:	f000 fba7 	bl	80101b0 <_Bfree>
 800fa62:	e7d0      	b.n	800fa06 <_dtoa_r+0x65e>
 800fa64:	9704      	str	r7, [sp, #16]
 800fa66:	4633      	mov	r3, r6
 800fa68:	461e      	mov	r6, r3
 800fa6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa6e:	2a39      	cmp	r2, #57	@ 0x39
 800fa70:	d107      	bne.n	800fa82 <_dtoa_r+0x6da>
 800fa72:	459a      	cmp	sl, r3
 800fa74:	d1f8      	bne.n	800fa68 <_dtoa_r+0x6c0>
 800fa76:	9a04      	ldr	r2, [sp, #16]
 800fa78:	3201      	adds	r2, #1
 800fa7a:	9204      	str	r2, [sp, #16]
 800fa7c:	2230      	movs	r2, #48	@ 0x30
 800fa7e:	f88a 2000 	strb.w	r2, [sl]
 800fa82:	781a      	ldrb	r2, [r3, #0]
 800fa84:	3201      	adds	r2, #1
 800fa86:	701a      	strb	r2, [r3, #0]
 800fa88:	e7bd      	b.n	800fa06 <_dtoa_r+0x65e>
 800fa8a:	4b7b      	ldr	r3, [pc, #492]	@ (800fc78 <_dtoa_r+0x8d0>)
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	f7f0 fdc3 	bl	8000618 <__aeabi_dmul>
 800fa92:	2200      	movs	r2, #0
 800fa94:	2300      	movs	r3, #0
 800fa96:	4604      	mov	r4, r0
 800fa98:	460d      	mov	r5, r1
 800fa9a:	f7f1 f825 	bl	8000ae8 <__aeabi_dcmpeq>
 800fa9e:	2800      	cmp	r0, #0
 800faa0:	f43f aebb 	beq.w	800f81a <_dtoa_r+0x472>
 800faa4:	e6f0      	b.n	800f888 <_dtoa_r+0x4e0>
 800faa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800faa8:	2a00      	cmp	r2, #0
 800faaa:	f000 80db 	beq.w	800fc64 <_dtoa_r+0x8bc>
 800faae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fab0:	2a01      	cmp	r2, #1
 800fab2:	f300 80bf 	bgt.w	800fc34 <_dtoa_r+0x88c>
 800fab6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800fab8:	2a00      	cmp	r2, #0
 800faba:	f000 80b7 	beq.w	800fc2c <_dtoa_r+0x884>
 800fabe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fac2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fac4:	4646      	mov	r6, r8
 800fac6:	9a08      	ldr	r2, [sp, #32]
 800fac8:	2101      	movs	r1, #1
 800faca:	441a      	add	r2, r3
 800facc:	4658      	mov	r0, fp
 800face:	4498      	add	r8, r3
 800fad0:	9208      	str	r2, [sp, #32]
 800fad2:	f000 fc21 	bl	8010318 <__i2b>
 800fad6:	4605      	mov	r5, r0
 800fad8:	b15e      	cbz	r6, 800faf2 <_dtoa_r+0x74a>
 800fada:	9b08      	ldr	r3, [sp, #32]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	dd08      	ble.n	800faf2 <_dtoa_r+0x74a>
 800fae0:	42b3      	cmp	r3, r6
 800fae2:	9a08      	ldr	r2, [sp, #32]
 800fae4:	bfa8      	it	ge
 800fae6:	4633      	movge	r3, r6
 800fae8:	eba8 0803 	sub.w	r8, r8, r3
 800faec:	1af6      	subs	r6, r6, r3
 800faee:	1ad3      	subs	r3, r2, r3
 800faf0:	9308      	str	r3, [sp, #32]
 800faf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800faf4:	b1f3      	cbz	r3, 800fb34 <_dtoa_r+0x78c>
 800faf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	f000 80b7 	beq.w	800fc6c <_dtoa_r+0x8c4>
 800fafe:	b18c      	cbz	r4, 800fb24 <_dtoa_r+0x77c>
 800fb00:	4629      	mov	r1, r5
 800fb02:	4622      	mov	r2, r4
 800fb04:	4658      	mov	r0, fp
 800fb06:	f000 fcc7 	bl	8010498 <__pow5mult>
 800fb0a:	464a      	mov	r2, r9
 800fb0c:	4601      	mov	r1, r0
 800fb0e:	4605      	mov	r5, r0
 800fb10:	4658      	mov	r0, fp
 800fb12:	f000 fc17 	bl	8010344 <__multiply>
 800fb16:	4649      	mov	r1, r9
 800fb18:	9004      	str	r0, [sp, #16]
 800fb1a:	4658      	mov	r0, fp
 800fb1c:	f000 fb48 	bl	80101b0 <_Bfree>
 800fb20:	9b04      	ldr	r3, [sp, #16]
 800fb22:	4699      	mov	r9, r3
 800fb24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb26:	1b1a      	subs	r2, r3, r4
 800fb28:	d004      	beq.n	800fb34 <_dtoa_r+0x78c>
 800fb2a:	4649      	mov	r1, r9
 800fb2c:	4658      	mov	r0, fp
 800fb2e:	f000 fcb3 	bl	8010498 <__pow5mult>
 800fb32:	4681      	mov	r9, r0
 800fb34:	2101      	movs	r1, #1
 800fb36:	4658      	mov	r0, fp
 800fb38:	f000 fbee 	bl	8010318 <__i2b>
 800fb3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb3e:	4604      	mov	r4, r0
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	f000 81cf 	beq.w	800fee4 <_dtoa_r+0xb3c>
 800fb46:	461a      	mov	r2, r3
 800fb48:	4601      	mov	r1, r0
 800fb4a:	4658      	mov	r0, fp
 800fb4c:	f000 fca4 	bl	8010498 <__pow5mult>
 800fb50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb52:	2b01      	cmp	r3, #1
 800fb54:	4604      	mov	r4, r0
 800fb56:	f300 8095 	bgt.w	800fc84 <_dtoa_r+0x8dc>
 800fb5a:	9b02      	ldr	r3, [sp, #8]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f040 8087 	bne.w	800fc70 <_dtoa_r+0x8c8>
 800fb62:	9b03      	ldr	r3, [sp, #12]
 800fb64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f040 8089 	bne.w	800fc80 <_dtoa_r+0x8d8>
 800fb6e:	9b03      	ldr	r3, [sp, #12]
 800fb70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fb74:	0d1b      	lsrs	r3, r3, #20
 800fb76:	051b      	lsls	r3, r3, #20
 800fb78:	b12b      	cbz	r3, 800fb86 <_dtoa_r+0x7de>
 800fb7a:	9b08      	ldr	r3, [sp, #32]
 800fb7c:	3301      	adds	r3, #1
 800fb7e:	9308      	str	r3, [sp, #32]
 800fb80:	f108 0801 	add.w	r8, r8, #1
 800fb84:	2301      	movs	r3, #1
 800fb86:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	f000 81b0 	beq.w	800fef0 <_dtoa_r+0xb48>
 800fb90:	6923      	ldr	r3, [r4, #16]
 800fb92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb96:	6918      	ldr	r0, [r3, #16]
 800fb98:	f000 fb72 	bl	8010280 <__hi0bits>
 800fb9c:	f1c0 0020 	rsb	r0, r0, #32
 800fba0:	9b08      	ldr	r3, [sp, #32]
 800fba2:	4418      	add	r0, r3
 800fba4:	f010 001f 	ands.w	r0, r0, #31
 800fba8:	d077      	beq.n	800fc9a <_dtoa_r+0x8f2>
 800fbaa:	f1c0 0320 	rsb	r3, r0, #32
 800fbae:	2b04      	cmp	r3, #4
 800fbb0:	dd6b      	ble.n	800fc8a <_dtoa_r+0x8e2>
 800fbb2:	9b08      	ldr	r3, [sp, #32]
 800fbb4:	f1c0 001c 	rsb	r0, r0, #28
 800fbb8:	4403      	add	r3, r0
 800fbba:	4480      	add	r8, r0
 800fbbc:	4406      	add	r6, r0
 800fbbe:	9308      	str	r3, [sp, #32]
 800fbc0:	f1b8 0f00 	cmp.w	r8, #0
 800fbc4:	dd05      	ble.n	800fbd2 <_dtoa_r+0x82a>
 800fbc6:	4649      	mov	r1, r9
 800fbc8:	4642      	mov	r2, r8
 800fbca:	4658      	mov	r0, fp
 800fbcc:	f000 fcbe 	bl	801054c <__lshift>
 800fbd0:	4681      	mov	r9, r0
 800fbd2:	9b08      	ldr	r3, [sp, #32]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	dd05      	ble.n	800fbe4 <_dtoa_r+0x83c>
 800fbd8:	4621      	mov	r1, r4
 800fbda:	461a      	mov	r2, r3
 800fbdc:	4658      	mov	r0, fp
 800fbde:	f000 fcb5 	bl	801054c <__lshift>
 800fbe2:	4604      	mov	r4, r0
 800fbe4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d059      	beq.n	800fc9e <_dtoa_r+0x8f6>
 800fbea:	4621      	mov	r1, r4
 800fbec:	4648      	mov	r0, r9
 800fbee:	f000 fd19 	bl	8010624 <__mcmp>
 800fbf2:	2800      	cmp	r0, #0
 800fbf4:	da53      	bge.n	800fc9e <_dtoa_r+0x8f6>
 800fbf6:	1e7b      	subs	r3, r7, #1
 800fbf8:	9304      	str	r3, [sp, #16]
 800fbfa:	4649      	mov	r1, r9
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	220a      	movs	r2, #10
 800fc00:	4658      	mov	r0, fp
 800fc02:	f000 faf7 	bl	80101f4 <__multadd>
 800fc06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc08:	4681      	mov	r9, r0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	f000 8172 	beq.w	800fef4 <_dtoa_r+0xb4c>
 800fc10:	2300      	movs	r3, #0
 800fc12:	4629      	mov	r1, r5
 800fc14:	220a      	movs	r2, #10
 800fc16:	4658      	mov	r0, fp
 800fc18:	f000 faec 	bl	80101f4 <__multadd>
 800fc1c:	9b00      	ldr	r3, [sp, #0]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	4605      	mov	r5, r0
 800fc22:	dc67      	bgt.n	800fcf4 <_dtoa_r+0x94c>
 800fc24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc26:	2b02      	cmp	r3, #2
 800fc28:	dc41      	bgt.n	800fcae <_dtoa_r+0x906>
 800fc2a:	e063      	b.n	800fcf4 <_dtoa_r+0x94c>
 800fc2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fc2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fc32:	e746      	b.n	800fac2 <_dtoa_r+0x71a>
 800fc34:	9b07      	ldr	r3, [sp, #28]
 800fc36:	1e5c      	subs	r4, r3, #1
 800fc38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc3a:	42a3      	cmp	r3, r4
 800fc3c:	bfbf      	itttt	lt
 800fc3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fc40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800fc42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800fc44:	1ae3      	sublt	r3, r4, r3
 800fc46:	bfb4      	ite	lt
 800fc48:	18d2      	addlt	r2, r2, r3
 800fc4a:	1b1c      	subge	r4, r3, r4
 800fc4c:	9b07      	ldr	r3, [sp, #28]
 800fc4e:	bfbc      	itt	lt
 800fc50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800fc52:	2400      	movlt	r4, #0
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	bfb5      	itete	lt
 800fc58:	eba8 0603 	sublt.w	r6, r8, r3
 800fc5c:	9b07      	ldrge	r3, [sp, #28]
 800fc5e:	2300      	movlt	r3, #0
 800fc60:	4646      	movge	r6, r8
 800fc62:	e730      	b.n	800fac6 <_dtoa_r+0x71e>
 800fc64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fc66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fc68:	4646      	mov	r6, r8
 800fc6a:	e735      	b.n	800fad8 <_dtoa_r+0x730>
 800fc6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fc6e:	e75c      	b.n	800fb2a <_dtoa_r+0x782>
 800fc70:	2300      	movs	r3, #0
 800fc72:	e788      	b.n	800fb86 <_dtoa_r+0x7de>
 800fc74:	3fe00000 	.word	0x3fe00000
 800fc78:	40240000 	.word	0x40240000
 800fc7c:	40140000 	.word	0x40140000
 800fc80:	9b02      	ldr	r3, [sp, #8]
 800fc82:	e780      	b.n	800fb86 <_dtoa_r+0x7de>
 800fc84:	2300      	movs	r3, #0
 800fc86:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc88:	e782      	b.n	800fb90 <_dtoa_r+0x7e8>
 800fc8a:	d099      	beq.n	800fbc0 <_dtoa_r+0x818>
 800fc8c:	9a08      	ldr	r2, [sp, #32]
 800fc8e:	331c      	adds	r3, #28
 800fc90:	441a      	add	r2, r3
 800fc92:	4498      	add	r8, r3
 800fc94:	441e      	add	r6, r3
 800fc96:	9208      	str	r2, [sp, #32]
 800fc98:	e792      	b.n	800fbc0 <_dtoa_r+0x818>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	e7f6      	b.n	800fc8c <_dtoa_r+0x8e4>
 800fc9e:	9b07      	ldr	r3, [sp, #28]
 800fca0:	9704      	str	r7, [sp, #16]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	dc20      	bgt.n	800fce8 <_dtoa_r+0x940>
 800fca6:	9300      	str	r3, [sp, #0]
 800fca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcaa:	2b02      	cmp	r3, #2
 800fcac:	dd1e      	ble.n	800fcec <_dtoa_r+0x944>
 800fcae:	9b00      	ldr	r3, [sp, #0]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	f47f aec0 	bne.w	800fa36 <_dtoa_r+0x68e>
 800fcb6:	4621      	mov	r1, r4
 800fcb8:	2205      	movs	r2, #5
 800fcba:	4658      	mov	r0, fp
 800fcbc:	f000 fa9a 	bl	80101f4 <__multadd>
 800fcc0:	4601      	mov	r1, r0
 800fcc2:	4604      	mov	r4, r0
 800fcc4:	4648      	mov	r0, r9
 800fcc6:	f000 fcad 	bl	8010624 <__mcmp>
 800fcca:	2800      	cmp	r0, #0
 800fccc:	f77f aeb3 	ble.w	800fa36 <_dtoa_r+0x68e>
 800fcd0:	4656      	mov	r6, sl
 800fcd2:	2331      	movs	r3, #49	@ 0x31
 800fcd4:	f806 3b01 	strb.w	r3, [r6], #1
 800fcd8:	9b04      	ldr	r3, [sp, #16]
 800fcda:	3301      	adds	r3, #1
 800fcdc:	9304      	str	r3, [sp, #16]
 800fcde:	e6ae      	b.n	800fa3e <_dtoa_r+0x696>
 800fce0:	9c07      	ldr	r4, [sp, #28]
 800fce2:	9704      	str	r7, [sp, #16]
 800fce4:	4625      	mov	r5, r4
 800fce6:	e7f3      	b.n	800fcd0 <_dtoa_r+0x928>
 800fce8:	9b07      	ldr	r3, [sp, #28]
 800fcea:	9300      	str	r3, [sp, #0]
 800fcec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	f000 8104 	beq.w	800fefc <_dtoa_r+0xb54>
 800fcf4:	2e00      	cmp	r6, #0
 800fcf6:	dd05      	ble.n	800fd04 <_dtoa_r+0x95c>
 800fcf8:	4629      	mov	r1, r5
 800fcfa:	4632      	mov	r2, r6
 800fcfc:	4658      	mov	r0, fp
 800fcfe:	f000 fc25 	bl	801054c <__lshift>
 800fd02:	4605      	mov	r5, r0
 800fd04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d05a      	beq.n	800fdc0 <_dtoa_r+0xa18>
 800fd0a:	6869      	ldr	r1, [r5, #4]
 800fd0c:	4658      	mov	r0, fp
 800fd0e:	f000 fa0f 	bl	8010130 <_Balloc>
 800fd12:	4606      	mov	r6, r0
 800fd14:	b928      	cbnz	r0, 800fd22 <_dtoa_r+0x97a>
 800fd16:	4b84      	ldr	r3, [pc, #528]	@ (800ff28 <_dtoa_r+0xb80>)
 800fd18:	4602      	mov	r2, r0
 800fd1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fd1e:	f7ff bb5a 	b.w	800f3d6 <_dtoa_r+0x2e>
 800fd22:	692a      	ldr	r2, [r5, #16]
 800fd24:	3202      	adds	r2, #2
 800fd26:	0092      	lsls	r2, r2, #2
 800fd28:	f105 010c 	add.w	r1, r5, #12
 800fd2c:	300c      	adds	r0, #12
 800fd2e:	f7ff faa4 	bl	800f27a <memcpy>
 800fd32:	2201      	movs	r2, #1
 800fd34:	4631      	mov	r1, r6
 800fd36:	4658      	mov	r0, fp
 800fd38:	f000 fc08 	bl	801054c <__lshift>
 800fd3c:	f10a 0301 	add.w	r3, sl, #1
 800fd40:	9307      	str	r3, [sp, #28]
 800fd42:	9b00      	ldr	r3, [sp, #0]
 800fd44:	4453      	add	r3, sl
 800fd46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd48:	9b02      	ldr	r3, [sp, #8]
 800fd4a:	f003 0301 	and.w	r3, r3, #1
 800fd4e:	462f      	mov	r7, r5
 800fd50:	930a      	str	r3, [sp, #40]	@ 0x28
 800fd52:	4605      	mov	r5, r0
 800fd54:	9b07      	ldr	r3, [sp, #28]
 800fd56:	4621      	mov	r1, r4
 800fd58:	3b01      	subs	r3, #1
 800fd5a:	4648      	mov	r0, r9
 800fd5c:	9300      	str	r3, [sp, #0]
 800fd5e:	f7ff fa9a 	bl	800f296 <quorem>
 800fd62:	4639      	mov	r1, r7
 800fd64:	9002      	str	r0, [sp, #8]
 800fd66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fd6a:	4648      	mov	r0, r9
 800fd6c:	f000 fc5a 	bl	8010624 <__mcmp>
 800fd70:	462a      	mov	r2, r5
 800fd72:	9008      	str	r0, [sp, #32]
 800fd74:	4621      	mov	r1, r4
 800fd76:	4658      	mov	r0, fp
 800fd78:	f000 fc70 	bl	801065c <__mdiff>
 800fd7c:	68c2      	ldr	r2, [r0, #12]
 800fd7e:	4606      	mov	r6, r0
 800fd80:	bb02      	cbnz	r2, 800fdc4 <_dtoa_r+0xa1c>
 800fd82:	4601      	mov	r1, r0
 800fd84:	4648      	mov	r0, r9
 800fd86:	f000 fc4d 	bl	8010624 <__mcmp>
 800fd8a:	4602      	mov	r2, r0
 800fd8c:	4631      	mov	r1, r6
 800fd8e:	4658      	mov	r0, fp
 800fd90:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd92:	f000 fa0d 	bl	80101b0 <_Bfree>
 800fd96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd9a:	9e07      	ldr	r6, [sp, #28]
 800fd9c:	ea43 0102 	orr.w	r1, r3, r2
 800fda0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fda2:	4319      	orrs	r1, r3
 800fda4:	d110      	bne.n	800fdc8 <_dtoa_r+0xa20>
 800fda6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fdaa:	d029      	beq.n	800fe00 <_dtoa_r+0xa58>
 800fdac:	9b08      	ldr	r3, [sp, #32]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	dd02      	ble.n	800fdb8 <_dtoa_r+0xa10>
 800fdb2:	9b02      	ldr	r3, [sp, #8]
 800fdb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800fdb8:	9b00      	ldr	r3, [sp, #0]
 800fdba:	f883 8000 	strb.w	r8, [r3]
 800fdbe:	e63f      	b.n	800fa40 <_dtoa_r+0x698>
 800fdc0:	4628      	mov	r0, r5
 800fdc2:	e7bb      	b.n	800fd3c <_dtoa_r+0x994>
 800fdc4:	2201      	movs	r2, #1
 800fdc6:	e7e1      	b.n	800fd8c <_dtoa_r+0x9e4>
 800fdc8:	9b08      	ldr	r3, [sp, #32]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	db04      	blt.n	800fdd8 <_dtoa_r+0xa30>
 800fdce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fdd0:	430b      	orrs	r3, r1
 800fdd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fdd4:	430b      	orrs	r3, r1
 800fdd6:	d120      	bne.n	800fe1a <_dtoa_r+0xa72>
 800fdd8:	2a00      	cmp	r2, #0
 800fdda:	dded      	ble.n	800fdb8 <_dtoa_r+0xa10>
 800fddc:	4649      	mov	r1, r9
 800fdde:	2201      	movs	r2, #1
 800fde0:	4658      	mov	r0, fp
 800fde2:	f000 fbb3 	bl	801054c <__lshift>
 800fde6:	4621      	mov	r1, r4
 800fde8:	4681      	mov	r9, r0
 800fdea:	f000 fc1b 	bl	8010624 <__mcmp>
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	dc03      	bgt.n	800fdfa <_dtoa_r+0xa52>
 800fdf2:	d1e1      	bne.n	800fdb8 <_dtoa_r+0xa10>
 800fdf4:	f018 0f01 	tst.w	r8, #1
 800fdf8:	d0de      	beq.n	800fdb8 <_dtoa_r+0xa10>
 800fdfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fdfe:	d1d8      	bne.n	800fdb2 <_dtoa_r+0xa0a>
 800fe00:	9a00      	ldr	r2, [sp, #0]
 800fe02:	2339      	movs	r3, #57	@ 0x39
 800fe04:	7013      	strb	r3, [r2, #0]
 800fe06:	4633      	mov	r3, r6
 800fe08:	461e      	mov	r6, r3
 800fe0a:	3b01      	subs	r3, #1
 800fe0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fe10:	2a39      	cmp	r2, #57	@ 0x39
 800fe12:	d052      	beq.n	800feba <_dtoa_r+0xb12>
 800fe14:	3201      	adds	r2, #1
 800fe16:	701a      	strb	r2, [r3, #0]
 800fe18:	e612      	b.n	800fa40 <_dtoa_r+0x698>
 800fe1a:	2a00      	cmp	r2, #0
 800fe1c:	dd07      	ble.n	800fe2e <_dtoa_r+0xa86>
 800fe1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fe22:	d0ed      	beq.n	800fe00 <_dtoa_r+0xa58>
 800fe24:	9a00      	ldr	r2, [sp, #0]
 800fe26:	f108 0301 	add.w	r3, r8, #1
 800fe2a:	7013      	strb	r3, [r2, #0]
 800fe2c:	e608      	b.n	800fa40 <_dtoa_r+0x698>
 800fe2e:	9b07      	ldr	r3, [sp, #28]
 800fe30:	9a07      	ldr	r2, [sp, #28]
 800fe32:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fe36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d028      	beq.n	800fe8e <_dtoa_r+0xae6>
 800fe3c:	4649      	mov	r1, r9
 800fe3e:	2300      	movs	r3, #0
 800fe40:	220a      	movs	r2, #10
 800fe42:	4658      	mov	r0, fp
 800fe44:	f000 f9d6 	bl	80101f4 <__multadd>
 800fe48:	42af      	cmp	r7, r5
 800fe4a:	4681      	mov	r9, r0
 800fe4c:	f04f 0300 	mov.w	r3, #0
 800fe50:	f04f 020a 	mov.w	r2, #10
 800fe54:	4639      	mov	r1, r7
 800fe56:	4658      	mov	r0, fp
 800fe58:	d107      	bne.n	800fe6a <_dtoa_r+0xac2>
 800fe5a:	f000 f9cb 	bl	80101f4 <__multadd>
 800fe5e:	4607      	mov	r7, r0
 800fe60:	4605      	mov	r5, r0
 800fe62:	9b07      	ldr	r3, [sp, #28]
 800fe64:	3301      	adds	r3, #1
 800fe66:	9307      	str	r3, [sp, #28]
 800fe68:	e774      	b.n	800fd54 <_dtoa_r+0x9ac>
 800fe6a:	f000 f9c3 	bl	80101f4 <__multadd>
 800fe6e:	4629      	mov	r1, r5
 800fe70:	4607      	mov	r7, r0
 800fe72:	2300      	movs	r3, #0
 800fe74:	220a      	movs	r2, #10
 800fe76:	4658      	mov	r0, fp
 800fe78:	f000 f9bc 	bl	80101f4 <__multadd>
 800fe7c:	4605      	mov	r5, r0
 800fe7e:	e7f0      	b.n	800fe62 <_dtoa_r+0xaba>
 800fe80:	9b00      	ldr	r3, [sp, #0]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	bfcc      	ite	gt
 800fe86:	461e      	movgt	r6, r3
 800fe88:	2601      	movle	r6, #1
 800fe8a:	4456      	add	r6, sl
 800fe8c:	2700      	movs	r7, #0
 800fe8e:	4649      	mov	r1, r9
 800fe90:	2201      	movs	r2, #1
 800fe92:	4658      	mov	r0, fp
 800fe94:	f000 fb5a 	bl	801054c <__lshift>
 800fe98:	4621      	mov	r1, r4
 800fe9a:	4681      	mov	r9, r0
 800fe9c:	f000 fbc2 	bl	8010624 <__mcmp>
 800fea0:	2800      	cmp	r0, #0
 800fea2:	dcb0      	bgt.n	800fe06 <_dtoa_r+0xa5e>
 800fea4:	d102      	bne.n	800feac <_dtoa_r+0xb04>
 800fea6:	f018 0f01 	tst.w	r8, #1
 800feaa:	d1ac      	bne.n	800fe06 <_dtoa_r+0xa5e>
 800feac:	4633      	mov	r3, r6
 800feae:	461e      	mov	r6, r3
 800feb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800feb4:	2a30      	cmp	r2, #48	@ 0x30
 800feb6:	d0fa      	beq.n	800feae <_dtoa_r+0xb06>
 800feb8:	e5c2      	b.n	800fa40 <_dtoa_r+0x698>
 800feba:	459a      	cmp	sl, r3
 800febc:	d1a4      	bne.n	800fe08 <_dtoa_r+0xa60>
 800febe:	9b04      	ldr	r3, [sp, #16]
 800fec0:	3301      	adds	r3, #1
 800fec2:	9304      	str	r3, [sp, #16]
 800fec4:	2331      	movs	r3, #49	@ 0x31
 800fec6:	f88a 3000 	strb.w	r3, [sl]
 800feca:	e5b9      	b.n	800fa40 <_dtoa_r+0x698>
 800fecc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fece:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ff2c <_dtoa_r+0xb84>
 800fed2:	b11b      	cbz	r3, 800fedc <_dtoa_r+0xb34>
 800fed4:	f10a 0308 	add.w	r3, sl, #8
 800fed8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800feda:	6013      	str	r3, [r2, #0]
 800fedc:	4650      	mov	r0, sl
 800fede:	b019      	add	sp, #100	@ 0x64
 800fee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fee6:	2b01      	cmp	r3, #1
 800fee8:	f77f ae37 	ble.w	800fb5a <_dtoa_r+0x7b2>
 800feec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800feee:	930a      	str	r3, [sp, #40]	@ 0x28
 800fef0:	2001      	movs	r0, #1
 800fef2:	e655      	b.n	800fba0 <_dtoa_r+0x7f8>
 800fef4:	9b00      	ldr	r3, [sp, #0]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	f77f aed6 	ble.w	800fca8 <_dtoa_r+0x900>
 800fefc:	4656      	mov	r6, sl
 800fefe:	4621      	mov	r1, r4
 800ff00:	4648      	mov	r0, r9
 800ff02:	f7ff f9c8 	bl	800f296 <quorem>
 800ff06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ff0a:	f806 8b01 	strb.w	r8, [r6], #1
 800ff0e:	9b00      	ldr	r3, [sp, #0]
 800ff10:	eba6 020a 	sub.w	r2, r6, sl
 800ff14:	4293      	cmp	r3, r2
 800ff16:	ddb3      	ble.n	800fe80 <_dtoa_r+0xad8>
 800ff18:	4649      	mov	r1, r9
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	220a      	movs	r2, #10
 800ff1e:	4658      	mov	r0, fp
 800ff20:	f000 f968 	bl	80101f4 <__multadd>
 800ff24:	4681      	mov	r9, r0
 800ff26:	e7ea      	b.n	800fefe <_dtoa_r+0xb56>
 800ff28:	08012fc4 	.word	0x08012fc4
 800ff2c:	08012f48 	.word	0x08012f48

0800ff30 <_free_r>:
 800ff30:	b538      	push	{r3, r4, r5, lr}
 800ff32:	4605      	mov	r5, r0
 800ff34:	2900      	cmp	r1, #0
 800ff36:	d041      	beq.n	800ffbc <_free_r+0x8c>
 800ff38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff3c:	1f0c      	subs	r4, r1, #4
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	bfb8      	it	lt
 800ff42:	18e4      	addlt	r4, r4, r3
 800ff44:	f000 f8e8 	bl	8010118 <__malloc_lock>
 800ff48:	4a1d      	ldr	r2, [pc, #116]	@ (800ffc0 <_free_r+0x90>)
 800ff4a:	6813      	ldr	r3, [r2, #0]
 800ff4c:	b933      	cbnz	r3, 800ff5c <_free_r+0x2c>
 800ff4e:	6063      	str	r3, [r4, #4]
 800ff50:	6014      	str	r4, [r2, #0]
 800ff52:	4628      	mov	r0, r5
 800ff54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff58:	f000 b8e4 	b.w	8010124 <__malloc_unlock>
 800ff5c:	42a3      	cmp	r3, r4
 800ff5e:	d908      	bls.n	800ff72 <_free_r+0x42>
 800ff60:	6820      	ldr	r0, [r4, #0]
 800ff62:	1821      	adds	r1, r4, r0
 800ff64:	428b      	cmp	r3, r1
 800ff66:	bf01      	itttt	eq
 800ff68:	6819      	ldreq	r1, [r3, #0]
 800ff6a:	685b      	ldreq	r3, [r3, #4]
 800ff6c:	1809      	addeq	r1, r1, r0
 800ff6e:	6021      	streq	r1, [r4, #0]
 800ff70:	e7ed      	b.n	800ff4e <_free_r+0x1e>
 800ff72:	461a      	mov	r2, r3
 800ff74:	685b      	ldr	r3, [r3, #4]
 800ff76:	b10b      	cbz	r3, 800ff7c <_free_r+0x4c>
 800ff78:	42a3      	cmp	r3, r4
 800ff7a:	d9fa      	bls.n	800ff72 <_free_r+0x42>
 800ff7c:	6811      	ldr	r1, [r2, #0]
 800ff7e:	1850      	adds	r0, r2, r1
 800ff80:	42a0      	cmp	r0, r4
 800ff82:	d10b      	bne.n	800ff9c <_free_r+0x6c>
 800ff84:	6820      	ldr	r0, [r4, #0]
 800ff86:	4401      	add	r1, r0
 800ff88:	1850      	adds	r0, r2, r1
 800ff8a:	4283      	cmp	r3, r0
 800ff8c:	6011      	str	r1, [r2, #0]
 800ff8e:	d1e0      	bne.n	800ff52 <_free_r+0x22>
 800ff90:	6818      	ldr	r0, [r3, #0]
 800ff92:	685b      	ldr	r3, [r3, #4]
 800ff94:	6053      	str	r3, [r2, #4]
 800ff96:	4408      	add	r0, r1
 800ff98:	6010      	str	r0, [r2, #0]
 800ff9a:	e7da      	b.n	800ff52 <_free_r+0x22>
 800ff9c:	d902      	bls.n	800ffa4 <_free_r+0x74>
 800ff9e:	230c      	movs	r3, #12
 800ffa0:	602b      	str	r3, [r5, #0]
 800ffa2:	e7d6      	b.n	800ff52 <_free_r+0x22>
 800ffa4:	6820      	ldr	r0, [r4, #0]
 800ffa6:	1821      	adds	r1, r4, r0
 800ffa8:	428b      	cmp	r3, r1
 800ffaa:	bf04      	itt	eq
 800ffac:	6819      	ldreq	r1, [r3, #0]
 800ffae:	685b      	ldreq	r3, [r3, #4]
 800ffb0:	6063      	str	r3, [r4, #4]
 800ffb2:	bf04      	itt	eq
 800ffb4:	1809      	addeq	r1, r1, r0
 800ffb6:	6021      	streq	r1, [r4, #0]
 800ffb8:	6054      	str	r4, [r2, #4]
 800ffba:	e7ca      	b.n	800ff52 <_free_r+0x22>
 800ffbc:	bd38      	pop	{r3, r4, r5, pc}
 800ffbe:	bf00      	nop
 800ffc0:	20006cd0 	.word	0x20006cd0

0800ffc4 <malloc>:
 800ffc4:	4b02      	ldr	r3, [pc, #8]	@ (800ffd0 <malloc+0xc>)
 800ffc6:	4601      	mov	r1, r0
 800ffc8:	6818      	ldr	r0, [r3, #0]
 800ffca:	f000 b825 	b.w	8010018 <_malloc_r>
 800ffce:	bf00      	nop
 800ffd0:	20000188 	.word	0x20000188

0800ffd4 <sbrk_aligned>:
 800ffd4:	b570      	push	{r4, r5, r6, lr}
 800ffd6:	4e0f      	ldr	r6, [pc, #60]	@ (8010014 <sbrk_aligned+0x40>)
 800ffd8:	460c      	mov	r4, r1
 800ffda:	6831      	ldr	r1, [r6, #0]
 800ffdc:	4605      	mov	r5, r0
 800ffde:	b911      	cbnz	r1, 800ffe6 <sbrk_aligned+0x12>
 800ffe0:	f000 fe46 	bl	8010c70 <_sbrk_r>
 800ffe4:	6030      	str	r0, [r6, #0]
 800ffe6:	4621      	mov	r1, r4
 800ffe8:	4628      	mov	r0, r5
 800ffea:	f000 fe41 	bl	8010c70 <_sbrk_r>
 800ffee:	1c43      	adds	r3, r0, #1
 800fff0:	d103      	bne.n	800fffa <sbrk_aligned+0x26>
 800fff2:	f04f 34ff 	mov.w	r4, #4294967295
 800fff6:	4620      	mov	r0, r4
 800fff8:	bd70      	pop	{r4, r5, r6, pc}
 800fffa:	1cc4      	adds	r4, r0, #3
 800fffc:	f024 0403 	bic.w	r4, r4, #3
 8010000:	42a0      	cmp	r0, r4
 8010002:	d0f8      	beq.n	800fff6 <sbrk_aligned+0x22>
 8010004:	1a21      	subs	r1, r4, r0
 8010006:	4628      	mov	r0, r5
 8010008:	f000 fe32 	bl	8010c70 <_sbrk_r>
 801000c:	3001      	adds	r0, #1
 801000e:	d1f2      	bne.n	800fff6 <sbrk_aligned+0x22>
 8010010:	e7ef      	b.n	800fff2 <sbrk_aligned+0x1e>
 8010012:	bf00      	nop
 8010014:	20006ccc 	.word	0x20006ccc

08010018 <_malloc_r>:
 8010018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801001c:	1ccd      	adds	r5, r1, #3
 801001e:	f025 0503 	bic.w	r5, r5, #3
 8010022:	3508      	adds	r5, #8
 8010024:	2d0c      	cmp	r5, #12
 8010026:	bf38      	it	cc
 8010028:	250c      	movcc	r5, #12
 801002a:	2d00      	cmp	r5, #0
 801002c:	4606      	mov	r6, r0
 801002e:	db01      	blt.n	8010034 <_malloc_r+0x1c>
 8010030:	42a9      	cmp	r1, r5
 8010032:	d904      	bls.n	801003e <_malloc_r+0x26>
 8010034:	230c      	movs	r3, #12
 8010036:	6033      	str	r3, [r6, #0]
 8010038:	2000      	movs	r0, #0
 801003a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801003e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010114 <_malloc_r+0xfc>
 8010042:	f000 f869 	bl	8010118 <__malloc_lock>
 8010046:	f8d8 3000 	ldr.w	r3, [r8]
 801004a:	461c      	mov	r4, r3
 801004c:	bb44      	cbnz	r4, 80100a0 <_malloc_r+0x88>
 801004e:	4629      	mov	r1, r5
 8010050:	4630      	mov	r0, r6
 8010052:	f7ff ffbf 	bl	800ffd4 <sbrk_aligned>
 8010056:	1c43      	adds	r3, r0, #1
 8010058:	4604      	mov	r4, r0
 801005a:	d158      	bne.n	801010e <_malloc_r+0xf6>
 801005c:	f8d8 4000 	ldr.w	r4, [r8]
 8010060:	4627      	mov	r7, r4
 8010062:	2f00      	cmp	r7, #0
 8010064:	d143      	bne.n	80100ee <_malloc_r+0xd6>
 8010066:	2c00      	cmp	r4, #0
 8010068:	d04b      	beq.n	8010102 <_malloc_r+0xea>
 801006a:	6823      	ldr	r3, [r4, #0]
 801006c:	4639      	mov	r1, r7
 801006e:	4630      	mov	r0, r6
 8010070:	eb04 0903 	add.w	r9, r4, r3
 8010074:	f000 fdfc 	bl	8010c70 <_sbrk_r>
 8010078:	4581      	cmp	r9, r0
 801007a:	d142      	bne.n	8010102 <_malloc_r+0xea>
 801007c:	6821      	ldr	r1, [r4, #0]
 801007e:	1a6d      	subs	r5, r5, r1
 8010080:	4629      	mov	r1, r5
 8010082:	4630      	mov	r0, r6
 8010084:	f7ff ffa6 	bl	800ffd4 <sbrk_aligned>
 8010088:	3001      	adds	r0, #1
 801008a:	d03a      	beq.n	8010102 <_malloc_r+0xea>
 801008c:	6823      	ldr	r3, [r4, #0]
 801008e:	442b      	add	r3, r5
 8010090:	6023      	str	r3, [r4, #0]
 8010092:	f8d8 3000 	ldr.w	r3, [r8]
 8010096:	685a      	ldr	r2, [r3, #4]
 8010098:	bb62      	cbnz	r2, 80100f4 <_malloc_r+0xdc>
 801009a:	f8c8 7000 	str.w	r7, [r8]
 801009e:	e00f      	b.n	80100c0 <_malloc_r+0xa8>
 80100a0:	6822      	ldr	r2, [r4, #0]
 80100a2:	1b52      	subs	r2, r2, r5
 80100a4:	d420      	bmi.n	80100e8 <_malloc_r+0xd0>
 80100a6:	2a0b      	cmp	r2, #11
 80100a8:	d917      	bls.n	80100da <_malloc_r+0xc2>
 80100aa:	1961      	adds	r1, r4, r5
 80100ac:	42a3      	cmp	r3, r4
 80100ae:	6025      	str	r5, [r4, #0]
 80100b0:	bf18      	it	ne
 80100b2:	6059      	strne	r1, [r3, #4]
 80100b4:	6863      	ldr	r3, [r4, #4]
 80100b6:	bf08      	it	eq
 80100b8:	f8c8 1000 	streq.w	r1, [r8]
 80100bc:	5162      	str	r2, [r4, r5]
 80100be:	604b      	str	r3, [r1, #4]
 80100c0:	4630      	mov	r0, r6
 80100c2:	f000 f82f 	bl	8010124 <__malloc_unlock>
 80100c6:	f104 000b 	add.w	r0, r4, #11
 80100ca:	1d23      	adds	r3, r4, #4
 80100cc:	f020 0007 	bic.w	r0, r0, #7
 80100d0:	1ac2      	subs	r2, r0, r3
 80100d2:	bf1c      	itt	ne
 80100d4:	1a1b      	subne	r3, r3, r0
 80100d6:	50a3      	strne	r3, [r4, r2]
 80100d8:	e7af      	b.n	801003a <_malloc_r+0x22>
 80100da:	6862      	ldr	r2, [r4, #4]
 80100dc:	42a3      	cmp	r3, r4
 80100de:	bf0c      	ite	eq
 80100e0:	f8c8 2000 	streq.w	r2, [r8]
 80100e4:	605a      	strne	r2, [r3, #4]
 80100e6:	e7eb      	b.n	80100c0 <_malloc_r+0xa8>
 80100e8:	4623      	mov	r3, r4
 80100ea:	6864      	ldr	r4, [r4, #4]
 80100ec:	e7ae      	b.n	801004c <_malloc_r+0x34>
 80100ee:	463c      	mov	r4, r7
 80100f0:	687f      	ldr	r7, [r7, #4]
 80100f2:	e7b6      	b.n	8010062 <_malloc_r+0x4a>
 80100f4:	461a      	mov	r2, r3
 80100f6:	685b      	ldr	r3, [r3, #4]
 80100f8:	42a3      	cmp	r3, r4
 80100fa:	d1fb      	bne.n	80100f4 <_malloc_r+0xdc>
 80100fc:	2300      	movs	r3, #0
 80100fe:	6053      	str	r3, [r2, #4]
 8010100:	e7de      	b.n	80100c0 <_malloc_r+0xa8>
 8010102:	230c      	movs	r3, #12
 8010104:	6033      	str	r3, [r6, #0]
 8010106:	4630      	mov	r0, r6
 8010108:	f000 f80c 	bl	8010124 <__malloc_unlock>
 801010c:	e794      	b.n	8010038 <_malloc_r+0x20>
 801010e:	6005      	str	r5, [r0, #0]
 8010110:	e7d6      	b.n	80100c0 <_malloc_r+0xa8>
 8010112:	bf00      	nop
 8010114:	20006cd0 	.word	0x20006cd0

08010118 <__malloc_lock>:
 8010118:	4801      	ldr	r0, [pc, #4]	@ (8010120 <__malloc_lock+0x8>)
 801011a:	f7ff b8ac 	b.w	800f276 <__retarget_lock_acquire_recursive>
 801011e:	bf00      	nop
 8010120:	20006cc8 	.word	0x20006cc8

08010124 <__malloc_unlock>:
 8010124:	4801      	ldr	r0, [pc, #4]	@ (801012c <__malloc_unlock+0x8>)
 8010126:	f7ff b8a7 	b.w	800f278 <__retarget_lock_release_recursive>
 801012a:	bf00      	nop
 801012c:	20006cc8 	.word	0x20006cc8

08010130 <_Balloc>:
 8010130:	b570      	push	{r4, r5, r6, lr}
 8010132:	69c6      	ldr	r6, [r0, #28]
 8010134:	4604      	mov	r4, r0
 8010136:	460d      	mov	r5, r1
 8010138:	b976      	cbnz	r6, 8010158 <_Balloc+0x28>
 801013a:	2010      	movs	r0, #16
 801013c:	f7ff ff42 	bl	800ffc4 <malloc>
 8010140:	4602      	mov	r2, r0
 8010142:	61e0      	str	r0, [r4, #28]
 8010144:	b920      	cbnz	r0, 8010150 <_Balloc+0x20>
 8010146:	4b18      	ldr	r3, [pc, #96]	@ (80101a8 <_Balloc+0x78>)
 8010148:	4818      	ldr	r0, [pc, #96]	@ (80101ac <_Balloc+0x7c>)
 801014a:	216b      	movs	r1, #107	@ 0x6b
 801014c:	f000 fda0 	bl	8010c90 <__assert_func>
 8010150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010154:	6006      	str	r6, [r0, #0]
 8010156:	60c6      	str	r6, [r0, #12]
 8010158:	69e6      	ldr	r6, [r4, #28]
 801015a:	68f3      	ldr	r3, [r6, #12]
 801015c:	b183      	cbz	r3, 8010180 <_Balloc+0x50>
 801015e:	69e3      	ldr	r3, [r4, #28]
 8010160:	68db      	ldr	r3, [r3, #12]
 8010162:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010166:	b9b8      	cbnz	r0, 8010198 <_Balloc+0x68>
 8010168:	2101      	movs	r1, #1
 801016a:	fa01 f605 	lsl.w	r6, r1, r5
 801016e:	1d72      	adds	r2, r6, #5
 8010170:	0092      	lsls	r2, r2, #2
 8010172:	4620      	mov	r0, r4
 8010174:	f000 fdaa 	bl	8010ccc <_calloc_r>
 8010178:	b160      	cbz	r0, 8010194 <_Balloc+0x64>
 801017a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801017e:	e00e      	b.n	801019e <_Balloc+0x6e>
 8010180:	2221      	movs	r2, #33	@ 0x21
 8010182:	2104      	movs	r1, #4
 8010184:	4620      	mov	r0, r4
 8010186:	f000 fda1 	bl	8010ccc <_calloc_r>
 801018a:	69e3      	ldr	r3, [r4, #28]
 801018c:	60f0      	str	r0, [r6, #12]
 801018e:	68db      	ldr	r3, [r3, #12]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d1e4      	bne.n	801015e <_Balloc+0x2e>
 8010194:	2000      	movs	r0, #0
 8010196:	bd70      	pop	{r4, r5, r6, pc}
 8010198:	6802      	ldr	r2, [r0, #0]
 801019a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801019e:	2300      	movs	r3, #0
 80101a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80101a4:	e7f7      	b.n	8010196 <_Balloc+0x66>
 80101a6:	bf00      	nop
 80101a8:	08012f55 	.word	0x08012f55
 80101ac:	08012fd5 	.word	0x08012fd5

080101b0 <_Bfree>:
 80101b0:	b570      	push	{r4, r5, r6, lr}
 80101b2:	69c6      	ldr	r6, [r0, #28]
 80101b4:	4605      	mov	r5, r0
 80101b6:	460c      	mov	r4, r1
 80101b8:	b976      	cbnz	r6, 80101d8 <_Bfree+0x28>
 80101ba:	2010      	movs	r0, #16
 80101bc:	f7ff ff02 	bl	800ffc4 <malloc>
 80101c0:	4602      	mov	r2, r0
 80101c2:	61e8      	str	r0, [r5, #28]
 80101c4:	b920      	cbnz	r0, 80101d0 <_Bfree+0x20>
 80101c6:	4b09      	ldr	r3, [pc, #36]	@ (80101ec <_Bfree+0x3c>)
 80101c8:	4809      	ldr	r0, [pc, #36]	@ (80101f0 <_Bfree+0x40>)
 80101ca:	218f      	movs	r1, #143	@ 0x8f
 80101cc:	f000 fd60 	bl	8010c90 <__assert_func>
 80101d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80101d4:	6006      	str	r6, [r0, #0]
 80101d6:	60c6      	str	r6, [r0, #12]
 80101d8:	b13c      	cbz	r4, 80101ea <_Bfree+0x3a>
 80101da:	69eb      	ldr	r3, [r5, #28]
 80101dc:	6862      	ldr	r2, [r4, #4]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80101e4:	6021      	str	r1, [r4, #0]
 80101e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80101ea:	bd70      	pop	{r4, r5, r6, pc}
 80101ec:	08012f55 	.word	0x08012f55
 80101f0:	08012fd5 	.word	0x08012fd5

080101f4 <__multadd>:
 80101f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101f8:	690d      	ldr	r5, [r1, #16]
 80101fa:	4607      	mov	r7, r0
 80101fc:	460c      	mov	r4, r1
 80101fe:	461e      	mov	r6, r3
 8010200:	f101 0c14 	add.w	ip, r1, #20
 8010204:	2000      	movs	r0, #0
 8010206:	f8dc 3000 	ldr.w	r3, [ip]
 801020a:	b299      	uxth	r1, r3
 801020c:	fb02 6101 	mla	r1, r2, r1, r6
 8010210:	0c1e      	lsrs	r6, r3, #16
 8010212:	0c0b      	lsrs	r3, r1, #16
 8010214:	fb02 3306 	mla	r3, r2, r6, r3
 8010218:	b289      	uxth	r1, r1
 801021a:	3001      	adds	r0, #1
 801021c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010220:	4285      	cmp	r5, r0
 8010222:	f84c 1b04 	str.w	r1, [ip], #4
 8010226:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801022a:	dcec      	bgt.n	8010206 <__multadd+0x12>
 801022c:	b30e      	cbz	r6, 8010272 <__multadd+0x7e>
 801022e:	68a3      	ldr	r3, [r4, #8]
 8010230:	42ab      	cmp	r3, r5
 8010232:	dc19      	bgt.n	8010268 <__multadd+0x74>
 8010234:	6861      	ldr	r1, [r4, #4]
 8010236:	4638      	mov	r0, r7
 8010238:	3101      	adds	r1, #1
 801023a:	f7ff ff79 	bl	8010130 <_Balloc>
 801023e:	4680      	mov	r8, r0
 8010240:	b928      	cbnz	r0, 801024e <__multadd+0x5a>
 8010242:	4602      	mov	r2, r0
 8010244:	4b0c      	ldr	r3, [pc, #48]	@ (8010278 <__multadd+0x84>)
 8010246:	480d      	ldr	r0, [pc, #52]	@ (801027c <__multadd+0x88>)
 8010248:	21ba      	movs	r1, #186	@ 0xba
 801024a:	f000 fd21 	bl	8010c90 <__assert_func>
 801024e:	6922      	ldr	r2, [r4, #16]
 8010250:	3202      	adds	r2, #2
 8010252:	f104 010c 	add.w	r1, r4, #12
 8010256:	0092      	lsls	r2, r2, #2
 8010258:	300c      	adds	r0, #12
 801025a:	f7ff f80e 	bl	800f27a <memcpy>
 801025e:	4621      	mov	r1, r4
 8010260:	4638      	mov	r0, r7
 8010262:	f7ff ffa5 	bl	80101b0 <_Bfree>
 8010266:	4644      	mov	r4, r8
 8010268:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801026c:	3501      	adds	r5, #1
 801026e:	615e      	str	r6, [r3, #20]
 8010270:	6125      	str	r5, [r4, #16]
 8010272:	4620      	mov	r0, r4
 8010274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010278:	08012fc4 	.word	0x08012fc4
 801027c:	08012fd5 	.word	0x08012fd5

08010280 <__hi0bits>:
 8010280:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010284:	4603      	mov	r3, r0
 8010286:	bf36      	itet	cc
 8010288:	0403      	lslcc	r3, r0, #16
 801028a:	2000      	movcs	r0, #0
 801028c:	2010      	movcc	r0, #16
 801028e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010292:	bf3c      	itt	cc
 8010294:	021b      	lslcc	r3, r3, #8
 8010296:	3008      	addcc	r0, #8
 8010298:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801029c:	bf3c      	itt	cc
 801029e:	011b      	lslcc	r3, r3, #4
 80102a0:	3004      	addcc	r0, #4
 80102a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80102a6:	bf3c      	itt	cc
 80102a8:	009b      	lslcc	r3, r3, #2
 80102aa:	3002      	addcc	r0, #2
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	db05      	blt.n	80102bc <__hi0bits+0x3c>
 80102b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80102b4:	f100 0001 	add.w	r0, r0, #1
 80102b8:	bf08      	it	eq
 80102ba:	2020      	moveq	r0, #32
 80102bc:	4770      	bx	lr

080102be <__lo0bits>:
 80102be:	6803      	ldr	r3, [r0, #0]
 80102c0:	4602      	mov	r2, r0
 80102c2:	f013 0007 	ands.w	r0, r3, #7
 80102c6:	d00b      	beq.n	80102e0 <__lo0bits+0x22>
 80102c8:	07d9      	lsls	r1, r3, #31
 80102ca:	d421      	bmi.n	8010310 <__lo0bits+0x52>
 80102cc:	0798      	lsls	r0, r3, #30
 80102ce:	bf49      	itett	mi
 80102d0:	085b      	lsrmi	r3, r3, #1
 80102d2:	089b      	lsrpl	r3, r3, #2
 80102d4:	2001      	movmi	r0, #1
 80102d6:	6013      	strmi	r3, [r2, #0]
 80102d8:	bf5c      	itt	pl
 80102da:	6013      	strpl	r3, [r2, #0]
 80102dc:	2002      	movpl	r0, #2
 80102de:	4770      	bx	lr
 80102e0:	b299      	uxth	r1, r3
 80102e2:	b909      	cbnz	r1, 80102e8 <__lo0bits+0x2a>
 80102e4:	0c1b      	lsrs	r3, r3, #16
 80102e6:	2010      	movs	r0, #16
 80102e8:	b2d9      	uxtb	r1, r3
 80102ea:	b909      	cbnz	r1, 80102f0 <__lo0bits+0x32>
 80102ec:	3008      	adds	r0, #8
 80102ee:	0a1b      	lsrs	r3, r3, #8
 80102f0:	0719      	lsls	r1, r3, #28
 80102f2:	bf04      	itt	eq
 80102f4:	091b      	lsreq	r3, r3, #4
 80102f6:	3004      	addeq	r0, #4
 80102f8:	0799      	lsls	r1, r3, #30
 80102fa:	bf04      	itt	eq
 80102fc:	089b      	lsreq	r3, r3, #2
 80102fe:	3002      	addeq	r0, #2
 8010300:	07d9      	lsls	r1, r3, #31
 8010302:	d403      	bmi.n	801030c <__lo0bits+0x4e>
 8010304:	085b      	lsrs	r3, r3, #1
 8010306:	f100 0001 	add.w	r0, r0, #1
 801030a:	d003      	beq.n	8010314 <__lo0bits+0x56>
 801030c:	6013      	str	r3, [r2, #0]
 801030e:	4770      	bx	lr
 8010310:	2000      	movs	r0, #0
 8010312:	4770      	bx	lr
 8010314:	2020      	movs	r0, #32
 8010316:	4770      	bx	lr

08010318 <__i2b>:
 8010318:	b510      	push	{r4, lr}
 801031a:	460c      	mov	r4, r1
 801031c:	2101      	movs	r1, #1
 801031e:	f7ff ff07 	bl	8010130 <_Balloc>
 8010322:	4602      	mov	r2, r0
 8010324:	b928      	cbnz	r0, 8010332 <__i2b+0x1a>
 8010326:	4b05      	ldr	r3, [pc, #20]	@ (801033c <__i2b+0x24>)
 8010328:	4805      	ldr	r0, [pc, #20]	@ (8010340 <__i2b+0x28>)
 801032a:	f240 1145 	movw	r1, #325	@ 0x145
 801032e:	f000 fcaf 	bl	8010c90 <__assert_func>
 8010332:	2301      	movs	r3, #1
 8010334:	6144      	str	r4, [r0, #20]
 8010336:	6103      	str	r3, [r0, #16]
 8010338:	bd10      	pop	{r4, pc}
 801033a:	bf00      	nop
 801033c:	08012fc4 	.word	0x08012fc4
 8010340:	08012fd5 	.word	0x08012fd5

08010344 <__multiply>:
 8010344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010348:	4614      	mov	r4, r2
 801034a:	690a      	ldr	r2, [r1, #16]
 801034c:	6923      	ldr	r3, [r4, #16]
 801034e:	429a      	cmp	r2, r3
 8010350:	bfa8      	it	ge
 8010352:	4623      	movge	r3, r4
 8010354:	460f      	mov	r7, r1
 8010356:	bfa4      	itt	ge
 8010358:	460c      	movge	r4, r1
 801035a:	461f      	movge	r7, r3
 801035c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010360:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010364:	68a3      	ldr	r3, [r4, #8]
 8010366:	6861      	ldr	r1, [r4, #4]
 8010368:	eb0a 0609 	add.w	r6, sl, r9
 801036c:	42b3      	cmp	r3, r6
 801036e:	b085      	sub	sp, #20
 8010370:	bfb8      	it	lt
 8010372:	3101      	addlt	r1, #1
 8010374:	f7ff fedc 	bl	8010130 <_Balloc>
 8010378:	b930      	cbnz	r0, 8010388 <__multiply+0x44>
 801037a:	4602      	mov	r2, r0
 801037c:	4b44      	ldr	r3, [pc, #272]	@ (8010490 <__multiply+0x14c>)
 801037e:	4845      	ldr	r0, [pc, #276]	@ (8010494 <__multiply+0x150>)
 8010380:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010384:	f000 fc84 	bl	8010c90 <__assert_func>
 8010388:	f100 0514 	add.w	r5, r0, #20
 801038c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010390:	462b      	mov	r3, r5
 8010392:	2200      	movs	r2, #0
 8010394:	4543      	cmp	r3, r8
 8010396:	d321      	bcc.n	80103dc <__multiply+0x98>
 8010398:	f107 0114 	add.w	r1, r7, #20
 801039c:	f104 0214 	add.w	r2, r4, #20
 80103a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80103a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80103a8:	9302      	str	r3, [sp, #8]
 80103aa:	1b13      	subs	r3, r2, r4
 80103ac:	3b15      	subs	r3, #21
 80103ae:	f023 0303 	bic.w	r3, r3, #3
 80103b2:	3304      	adds	r3, #4
 80103b4:	f104 0715 	add.w	r7, r4, #21
 80103b8:	42ba      	cmp	r2, r7
 80103ba:	bf38      	it	cc
 80103bc:	2304      	movcc	r3, #4
 80103be:	9301      	str	r3, [sp, #4]
 80103c0:	9b02      	ldr	r3, [sp, #8]
 80103c2:	9103      	str	r1, [sp, #12]
 80103c4:	428b      	cmp	r3, r1
 80103c6:	d80c      	bhi.n	80103e2 <__multiply+0x9e>
 80103c8:	2e00      	cmp	r6, #0
 80103ca:	dd03      	ble.n	80103d4 <__multiply+0x90>
 80103cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d05b      	beq.n	801048c <__multiply+0x148>
 80103d4:	6106      	str	r6, [r0, #16]
 80103d6:	b005      	add	sp, #20
 80103d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103dc:	f843 2b04 	str.w	r2, [r3], #4
 80103e0:	e7d8      	b.n	8010394 <__multiply+0x50>
 80103e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80103e6:	f1ba 0f00 	cmp.w	sl, #0
 80103ea:	d024      	beq.n	8010436 <__multiply+0xf2>
 80103ec:	f104 0e14 	add.w	lr, r4, #20
 80103f0:	46a9      	mov	r9, r5
 80103f2:	f04f 0c00 	mov.w	ip, #0
 80103f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103fa:	f8d9 3000 	ldr.w	r3, [r9]
 80103fe:	fa1f fb87 	uxth.w	fp, r7
 8010402:	b29b      	uxth	r3, r3
 8010404:	fb0a 330b 	mla	r3, sl, fp, r3
 8010408:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801040c:	f8d9 7000 	ldr.w	r7, [r9]
 8010410:	4463      	add	r3, ip
 8010412:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010416:	fb0a c70b 	mla	r7, sl, fp, ip
 801041a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801041e:	b29b      	uxth	r3, r3
 8010420:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010424:	4572      	cmp	r2, lr
 8010426:	f849 3b04 	str.w	r3, [r9], #4
 801042a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801042e:	d8e2      	bhi.n	80103f6 <__multiply+0xb2>
 8010430:	9b01      	ldr	r3, [sp, #4]
 8010432:	f845 c003 	str.w	ip, [r5, r3]
 8010436:	9b03      	ldr	r3, [sp, #12]
 8010438:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801043c:	3104      	adds	r1, #4
 801043e:	f1b9 0f00 	cmp.w	r9, #0
 8010442:	d021      	beq.n	8010488 <__multiply+0x144>
 8010444:	682b      	ldr	r3, [r5, #0]
 8010446:	f104 0c14 	add.w	ip, r4, #20
 801044a:	46ae      	mov	lr, r5
 801044c:	f04f 0a00 	mov.w	sl, #0
 8010450:	f8bc b000 	ldrh.w	fp, [ip]
 8010454:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010458:	fb09 770b 	mla	r7, r9, fp, r7
 801045c:	4457      	add	r7, sl
 801045e:	b29b      	uxth	r3, r3
 8010460:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010464:	f84e 3b04 	str.w	r3, [lr], #4
 8010468:	f85c 3b04 	ldr.w	r3, [ip], #4
 801046c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010470:	f8be 3000 	ldrh.w	r3, [lr]
 8010474:	fb09 330a 	mla	r3, r9, sl, r3
 8010478:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801047c:	4562      	cmp	r2, ip
 801047e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010482:	d8e5      	bhi.n	8010450 <__multiply+0x10c>
 8010484:	9f01      	ldr	r7, [sp, #4]
 8010486:	51eb      	str	r3, [r5, r7]
 8010488:	3504      	adds	r5, #4
 801048a:	e799      	b.n	80103c0 <__multiply+0x7c>
 801048c:	3e01      	subs	r6, #1
 801048e:	e79b      	b.n	80103c8 <__multiply+0x84>
 8010490:	08012fc4 	.word	0x08012fc4
 8010494:	08012fd5 	.word	0x08012fd5

08010498 <__pow5mult>:
 8010498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801049c:	4615      	mov	r5, r2
 801049e:	f012 0203 	ands.w	r2, r2, #3
 80104a2:	4607      	mov	r7, r0
 80104a4:	460e      	mov	r6, r1
 80104a6:	d007      	beq.n	80104b8 <__pow5mult+0x20>
 80104a8:	4c25      	ldr	r4, [pc, #148]	@ (8010540 <__pow5mult+0xa8>)
 80104aa:	3a01      	subs	r2, #1
 80104ac:	2300      	movs	r3, #0
 80104ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80104b2:	f7ff fe9f 	bl	80101f4 <__multadd>
 80104b6:	4606      	mov	r6, r0
 80104b8:	10ad      	asrs	r5, r5, #2
 80104ba:	d03d      	beq.n	8010538 <__pow5mult+0xa0>
 80104bc:	69fc      	ldr	r4, [r7, #28]
 80104be:	b97c      	cbnz	r4, 80104e0 <__pow5mult+0x48>
 80104c0:	2010      	movs	r0, #16
 80104c2:	f7ff fd7f 	bl	800ffc4 <malloc>
 80104c6:	4602      	mov	r2, r0
 80104c8:	61f8      	str	r0, [r7, #28]
 80104ca:	b928      	cbnz	r0, 80104d8 <__pow5mult+0x40>
 80104cc:	4b1d      	ldr	r3, [pc, #116]	@ (8010544 <__pow5mult+0xac>)
 80104ce:	481e      	ldr	r0, [pc, #120]	@ (8010548 <__pow5mult+0xb0>)
 80104d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80104d4:	f000 fbdc 	bl	8010c90 <__assert_func>
 80104d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80104dc:	6004      	str	r4, [r0, #0]
 80104de:	60c4      	str	r4, [r0, #12]
 80104e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80104e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80104e8:	b94c      	cbnz	r4, 80104fe <__pow5mult+0x66>
 80104ea:	f240 2171 	movw	r1, #625	@ 0x271
 80104ee:	4638      	mov	r0, r7
 80104f0:	f7ff ff12 	bl	8010318 <__i2b>
 80104f4:	2300      	movs	r3, #0
 80104f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80104fa:	4604      	mov	r4, r0
 80104fc:	6003      	str	r3, [r0, #0]
 80104fe:	f04f 0900 	mov.w	r9, #0
 8010502:	07eb      	lsls	r3, r5, #31
 8010504:	d50a      	bpl.n	801051c <__pow5mult+0x84>
 8010506:	4631      	mov	r1, r6
 8010508:	4622      	mov	r2, r4
 801050a:	4638      	mov	r0, r7
 801050c:	f7ff ff1a 	bl	8010344 <__multiply>
 8010510:	4631      	mov	r1, r6
 8010512:	4680      	mov	r8, r0
 8010514:	4638      	mov	r0, r7
 8010516:	f7ff fe4b 	bl	80101b0 <_Bfree>
 801051a:	4646      	mov	r6, r8
 801051c:	106d      	asrs	r5, r5, #1
 801051e:	d00b      	beq.n	8010538 <__pow5mult+0xa0>
 8010520:	6820      	ldr	r0, [r4, #0]
 8010522:	b938      	cbnz	r0, 8010534 <__pow5mult+0x9c>
 8010524:	4622      	mov	r2, r4
 8010526:	4621      	mov	r1, r4
 8010528:	4638      	mov	r0, r7
 801052a:	f7ff ff0b 	bl	8010344 <__multiply>
 801052e:	6020      	str	r0, [r4, #0]
 8010530:	f8c0 9000 	str.w	r9, [r0]
 8010534:	4604      	mov	r4, r0
 8010536:	e7e4      	b.n	8010502 <__pow5mult+0x6a>
 8010538:	4630      	mov	r0, r6
 801053a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801053e:	bf00      	nop
 8010540:	08013030 	.word	0x08013030
 8010544:	08012f55 	.word	0x08012f55
 8010548:	08012fd5 	.word	0x08012fd5

0801054c <__lshift>:
 801054c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010550:	460c      	mov	r4, r1
 8010552:	6849      	ldr	r1, [r1, #4]
 8010554:	6923      	ldr	r3, [r4, #16]
 8010556:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801055a:	68a3      	ldr	r3, [r4, #8]
 801055c:	4607      	mov	r7, r0
 801055e:	4691      	mov	r9, r2
 8010560:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010564:	f108 0601 	add.w	r6, r8, #1
 8010568:	42b3      	cmp	r3, r6
 801056a:	db0b      	blt.n	8010584 <__lshift+0x38>
 801056c:	4638      	mov	r0, r7
 801056e:	f7ff fddf 	bl	8010130 <_Balloc>
 8010572:	4605      	mov	r5, r0
 8010574:	b948      	cbnz	r0, 801058a <__lshift+0x3e>
 8010576:	4602      	mov	r2, r0
 8010578:	4b28      	ldr	r3, [pc, #160]	@ (801061c <__lshift+0xd0>)
 801057a:	4829      	ldr	r0, [pc, #164]	@ (8010620 <__lshift+0xd4>)
 801057c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010580:	f000 fb86 	bl	8010c90 <__assert_func>
 8010584:	3101      	adds	r1, #1
 8010586:	005b      	lsls	r3, r3, #1
 8010588:	e7ee      	b.n	8010568 <__lshift+0x1c>
 801058a:	2300      	movs	r3, #0
 801058c:	f100 0114 	add.w	r1, r0, #20
 8010590:	f100 0210 	add.w	r2, r0, #16
 8010594:	4618      	mov	r0, r3
 8010596:	4553      	cmp	r3, sl
 8010598:	db33      	blt.n	8010602 <__lshift+0xb6>
 801059a:	6920      	ldr	r0, [r4, #16]
 801059c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80105a0:	f104 0314 	add.w	r3, r4, #20
 80105a4:	f019 091f 	ands.w	r9, r9, #31
 80105a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80105ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80105b0:	d02b      	beq.n	801060a <__lshift+0xbe>
 80105b2:	f1c9 0e20 	rsb	lr, r9, #32
 80105b6:	468a      	mov	sl, r1
 80105b8:	2200      	movs	r2, #0
 80105ba:	6818      	ldr	r0, [r3, #0]
 80105bc:	fa00 f009 	lsl.w	r0, r0, r9
 80105c0:	4310      	orrs	r0, r2
 80105c2:	f84a 0b04 	str.w	r0, [sl], #4
 80105c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ca:	459c      	cmp	ip, r3
 80105cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80105d0:	d8f3      	bhi.n	80105ba <__lshift+0x6e>
 80105d2:	ebac 0304 	sub.w	r3, ip, r4
 80105d6:	3b15      	subs	r3, #21
 80105d8:	f023 0303 	bic.w	r3, r3, #3
 80105dc:	3304      	adds	r3, #4
 80105de:	f104 0015 	add.w	r0, r4, #21
 80105e2:	4584      	cmp	ip, r0
 80105e4:	bf38      	it	cc
 80105e6:	2304      	movcc	r3, #4
 80105e8:	50ca      	str	r2, [r1, r3]
 80105ea:	b10a      	cbz	r2, 80105f0 <__lshift+0xa4>
 80105ec:	f108 0602 	add.w	r6, r8, #2
 80105f0:	3e01      	subs	r6, #1
 80105f2:	4638      	mov	r0, r7
 80105f4:	612e      	str	r6, [r5, #16]
 80105f6:	4621      	mov	r1, r4
 80105f8:	f7ff fdda 	bl	80101b0 <_Bfree>
 80105fc:	4628      	mov	r0, r5
 80105fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010602:	f842 0f04 	str.w	r0, [r2, #4]!
 8010606:	3301      	adds	r3, #1
 8010608:	e7c5      	b.n	8010596 <__lshift+0x4a>
 801060a:	3904      	subs	r1, #4
 801060c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010610:	f841 2f04 	str.w	r2, [r1, #4]!
 8010614:	459c      	cmp	ip, r3
 8010616:	d8f9      	bhi.n	801060c <__lshift+0xc0>
 8010618:	e7ea      	b.n	80105f0 <__lshift+0xa4>
 801061a:	bf00      	nop
 801061c:	08012fc4 	.word	0x08012fc4
 8010620:	08012fd5 	.word	0x08012fd5

08010624 <__mcmp>:
 8010624:	690a      	ldr	r2, [r1, #16]
 8010626:	4603      	mov	r3, r0
 8010628:	6900      	ldr	r0, [r0, #16]
 801062a:	1a80      	subs	r0, r0, r2
 801062c:	b530      	push	{r4, r5, lr}
 801062e:	d10e      	bne.n	801064e <__mcmp+0x2a>
 8010630:	3314      	adds	r3, #20
 8010632:	3114      	adds	r1, #20
 8010634:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010638:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801063c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010640:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010644:	4295      	cmp	r5, r2
 8010646:	d003      	beq.n	8010650 <__mcmp+0x2c>
 8010648:	d205      	bcs.n	8010656 <__mcmp+0x32>
 801064a:	f04f 30ff 	mov.w	r0, #4294967295
 801064e:	bd30      	pop	{r4, r5, pc}
 8010650:	42a3      	cmp	r3, r4
 8010652:	d3f3      	bcc.n	801063c <__mcmp+0x18>
 8010654:	e7fb      	b.n	801064e <__mcmp+0x2a>
 8010656:	2001      	movs	r0, #1
 8010658:	e7f9      	b.n	801064e <__mcmp+0x2a>
	...

0801065c <__mdiff>:
 801065c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010660:	4689      	mov	r9, r1
 8010662:	4606      	mov	r6, r0
 8010664:	4611      	mov	r1, r2
 8010666:	4648      	mov	r0, r9
 8010668:	4614      	mov	r4, r2
 801066a:	f7ff ffdb 	bl	8010624 <__mcmp>
 801066e:	1e05      	subs	r5, r0, #0
 8010670:	d112      	bne.n	8010698 <__mdiff+0x3c>
 8010672:	4629      	mov	r1, r5
 8010674:	4630      	mov	r0, r6
 8010676:	f7ff fd5b 	bl	8010130 <_Balloc>
 801067a:	4602      	mov	r2, r0
 801067c:	b928      	cbnz	r0, 801068a <__mdiff+0x2e>
 801067e:	4b3f      	ldr	r3, [pc, #252]	@ (801077c <__mdiff+0x120>)
 8010680:	f240 2137 	movw	r1, #567	@ 0x237
 8010684:	483e      	ldr	r0, [pc, #248]	@ (8010780 <__mdiff+0x124>)
 8010686:	f000 fb03 	bl	8010c90 <__assert_func>
 801068a:	2301      	movs	r3, #1
 801068c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010690:	4610      	mov	r0, r2
 8010692:	b003      	add	sp, #12
 8010694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010698:	bfbc      	itt	lt
 801069a:	464b      	movlt	r3, r9
 801069c:	46a1      	movlt	r9, r4
 801069e:	4630      	mov	r0, r6
 80106a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80106a4:	bfba      	itte	lt
 80106a6:	461c      	movlt	r4, r3
 80106a8:	2501      	movlt	r5, #1
 80106aa:	2500      	movge	r5, #0
 80106ac:	f7ff fd40 	bl	8010130 <_Balloc>
 80106b0:	4602      	mov	r2, r0
 80106b2:	b918      	cbnz	r0, 80106bc <__mdiff+0x60>
 80106b4:	4b31      	ldr	r3, [pc, #196]	@ (801077c <__mdiff+0x120>)
 80106b6:	f240 2145 	movw	r1, #581	@ 0x245
 80106ba:	e7e3      	b.n	8010684 <__mdiff+0x28>
 80106bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80106c0:	6926      	ldr	r6, [r4, #16]
 80106c2:	60c5      	str	r5, [r0, #12]
 80106c4:	f109 0310 	add.w	r3, r9, #16
 80106c8:	f109 0514 	add.w	r5, r9, #20
 80106cc:	f104 0e14 	add.w	lr, r4, #20
 80106d0:	f100 0b14 	add.w	fp, r0, #20
 80106d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80106d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80106dc:	9301      	str	r3, [sp, #4]
 80106de:	46d9      	mov	r9, fp
 80106e0:	f04f 0c00 	mov.w	ip, #0
 80106e4:	9b01      	ldr	r3, [sp, #4]
 80106e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80106ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80106ee:	9301      	str	r3, [sp, #4]
 80106f0:	fa1f f38a 	uxth.w	r3, sl
 80106f4:	4619      	mov	r1, r3
 80106f6:	b283      	uxth	r3, r0
 80106f8:	1acb      	subs	r3, r1, r3
 80106fa:	0c00      	lsrs	r0, r0, #16
 80106fc:	4463      	add	r3, ip
 80106fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010702:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010706:	b29b      	uxth	r3, r3
 8010708:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801070c:	4576      	cmp	r6, lr
 801070e:	f849 3b04 	str.w	r3, [r9], #4
 8010712:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010716:	d8e5      	bhi.n	80106e4 <__mdiff+0x88>
 8010718:	1b33      	subs	r3, r6, r4
 801071a:	3b15      	subs	r3, #21
 801071c:	f023 0303 	bic.w	r3, r3, #3
 8010720:	3415      	adds	r4, #21
 8010722:	3304      	adds	r3, #4
 8010724:	42a6      	cmp	r6, r4
 8010726:	bf38      	it	cc
 8010728:	2304      	movcc	r3, #4
 801072a:	441d      	add	r5, r3
 801072c:	445b      	add	r3, fp
 801072e:	461e      	mov	r6, r3
 8010730:	462c      	mov	r4, r5
 8010732:	4544      	cmp	r4, r8
 8010734:	d30e      	bcc.n	8010754 <__mdiff+0xf8>
 8010736:	f108 0103 	add.w	r1, r8, #3
 801073a:	1b49      	subs	r1, r1, r5
 801073c:	f021 0103 	bic.w	r1, r1, #3
 8010740:	3d03      	subs	r5, #3
 8010742:	45a8      	cmp	r8, r5
 8010744:	bf38      	it	cc
 8010746:	2100      	movcc	r1, #0
 8010748:	440b      	add	r3, r1
 801074a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801074e:	b191      	cbz	r1, 8010776 <__mdiff+0x11a>
 8010750:	6117      	str	r7, [r2, #16]
 8010752:	e79d      	b.n	8010690 <__mdiff+0x34>
 8010754:	f854 1b04 	ldr.w	r1, [r4], #4
 8010758:	46e6      	mov	lr, ip
 801075a:	0c08      	lsrs	r0, r1, #16
 801075c:	fa1c fc81 	uxtah	ip, ip, r1
 8010760:	4471      	add	r1, lr
 8010762:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010766:	b289      	uxth	r1, r1
 8010768:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801076c:	f846 1b04 	str.w	r1, [r6], #4
 8010770:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010774:	e7dd      	b.n	8010732 <__mdiff+0xd6>
 8010776:	3f01      	subs	r7, #1
 8010778:	e7e7      	b.n	801074a <__mdiff+0xee>
 801077a:	bf00      	nop
 801077c:	08012fc4 	.word	0x08012fc4
 8010780:	08012fd5 	.word	0x08012fd5

08010784 <__d2b>:
 8010784:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010788:	460f      	mov	r7, r1
 801078a:	2101      	movs	r1, #1
 801078c:	ec59 8b10 	vmov	r8, r9, d0
 8010790:	4616      	mov	r6, r2
 8010792:	f7ff fccd 	bl	8010130 <_Balloc>
 8010796:	4604      	mov	r4, r0
 8010798:	b930      	cbnz	r0, 80107a8 <__d2b+0x24>
 801079a:	4602      	mov	r2, r0
 801079c:	4b23      	ldr	r3, [pc, #140]	@ (801082c <__d2b+0xa8>)
 801079e:	4824      	ldr	r0, [pc, #144]	@ (8010830 <__d2b+0xac>)
 80107a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80107a4:	f000 fa74 	bl	8010c90 <__assert_func>
 80107a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80107ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80107b0:	b10d      	cbz	r5, 80107b6 <__d2b+0x32>
 80107b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80107b6:	9301      	str	r3, [sp, #4]
 80107b8:	f1b8 0300 	subs.w	r3, r8, #0
 80107bc:	d023      	beq.n	8010806 <__d2b+0x82>
 80107be:	4668      	mov	r0, sp
 80107c0:	9300      	str	r3, [sp, #0]
 80107c2:	f7ff fd7c 	bl	80102be <__lo0bits>
 80107c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80107ca:	b1d0      	cbz	r0, 8010802 <__d2b+0x7e>
 80107cc:	f1c0 0320 	rsb	r3, r0, #32
 80107d0:	fa02 f303 	lsl.w	r3, r2, r3
 80107d4:	430b      	orrs	r3, r1
 80107d6:	40c2      	lsrs	r2, r0
 80107d8:	6163      	str	r3, [r4, #20]
 80107da:	9201      	str	r2, [sp, #4]
 80107dc:	9b01      	ldr	r3, [sp, #4]
 80107de:	61a3      	str	r3, [r4, #24]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	bf0c      	ite	eq
 80107e4:	2201      	moveq	r2, #1
 80107e6:	2202      	movne	r2, #2
 80107e8:	6122      	str	r2, [r4, #16]
 80107ea:	b1a5      	cbz	r5, 8010816 <__d2b+0x92>
 80107ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80107f0:	4405      	add	r5, r0
 80107f2:	603d      	str	r5, [r7, #0]
 80107f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80107f8:	6030      	str	r0, [r6, #0]
 80107fa:	4620      	mov	r0, r4
 80107fc:	b003      	add	sp, #12
 80107fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010802:	6161      	str	r1, [r4, #20]
 8010804:	e7ea      	b.n	80107dc <__d2b+0x58>
 8010806:	a801      	add	r0, sp, #4
 8010808:	f7ff fd59 	bl	80102be <__lo0bits>
 801080c:	9b01      	ldr	r3, [sp, #4]
 801080e:	6163      	str	r3, [r4, #20]
 8010810:	3020      	adds	r0, #32
 8010812:	2201      	movs	r2, #1
 8010814:	e7e8      	b.n	80107e8 <__d2b+0x64>
 8010816:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801081a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801081e:	6038      	str	r0, [r7, #0]
 8010820:	6918      	ldr	r0, [r3, #16]
 8010822:	f7ff fd2d 	bl	8010280 <__hi0bits>
 8010826:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801082a:	e7e5      	b.n	80107f8 <__d2b+0x74>
 801082c:	08012fc4 	.word	0x08012fc4
 8010830:	08012fd5 	.word	0x08012fd5

08010834 <__ssputs_r>:
 8010834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010838:	688e      	ldr	r6, [r1, #8]
 801083a:	461f      	mov	r7, r3
 801083c:	42be      	cmp	r6, r7
 801083e:	680b      	ldr	r3, [r1, #0]
 8010840:	4682      	mov	sl, r0
 8010842:	460c      	mov	r4, r1
 8010844:	4690      	mov	r8, r2
 8010846:	d82d      	bhi.n	80108a4 <__ssputs_r+0x70>
 8010848:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801084c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010850:	d026      	beq.n	80108a0 <__ssputs_r+0x6c>
 8010852:	6965      	ldr	r5, [r4, #20]
 8010854:	6909      	ldr	r1, [r1, #16]
 8010856:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801085a:	eba3 0901 	sub.w	r9, r3, r1
 801085e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010862:	1c7b      	adds	r3, r7, #1
 8010864:	444b      	add	r3, r9
 8010866:	106d      	asrs	r5, r5, #1
 8010868:	429d      	cmp	r5, r3
 801086a:	bf38      	it	cc
 801086c:	461d      	movcc	r5, r3
 801086e:	0553      	lsls	r3, r2, #21
 8010870:	d527      	bpl.n	80108c2 <__ssputs_r+0x8e>
 8010872:	4629      	mov	r1, r5
 8010874:	f7ff fbd0 	bl	8010018 <_malloc_r>
 8010878:	4606      	mov	r6, r0
 801087a:	b360      	cbz	r0, 80108d6 <__ssputs_r+0xa2>
 801087c:	6921      	ldr	r1, [r4, #16]
 801087e:	464a      	mov	r2, r9
 8010880:	f7fe fcfb 	bl	800f27a <memcpy>
 8010884:	89a3      	ldrh	r3, [r4, #12]
 8010886:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801088a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801088e:	81a3      	strh	r3, [r4, #12]
 8010890:	6126      	str	r6, [r4, #16]
 8010892:	6165      	str	r5, [r4, #20]
 8010894:	444e      	add	r6, r9
 8010896:	eba5 0509 	sub.w	r5, r5, r9
 801089a:	6026      	str	r6, [r4, #0]
 801089c:	60a5      	str	r5, [r4, #8]
 801089e:	463e      	mov	r6, r7
 80108a0:	42be      	cmp	r6, r7
 80108a2:	d900      	bls.n	80108a6 <__ssputs_r+0x72>
 80108a4:	463e      	mov	r6, r7
 80108a6:	6820      	ldr	r0, [r4, #0]
 80108a8:	4632      	mov	r2, r6
 80108aa:	4641      	mov	r1, r8
 80108ac:	f000 f9c6 	bl	8010c3c <memmove>
 80108b0:	68a3      	ldr	r3, [r4, #8]
 80108b2:	1b9b      	subs	r3, r3, r6
 80108b4:	60a3      	str	r3, [r4, #8]
 80108b6:	6823      	ldr	r3, [r4, #0]
 80108b8:	4433      	add	r3, r6
 80108ba:	6023      	str	r3, [r4, #0]
 80108bc:	2000      	movs	r0, #0
 80108be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c2:	462a      	mov	r2, r5
 80108c4:	f000 fa28 	bl	8010d18 <_realloc_r>
 80108c8:	4606      	mov	r6, r0
 80108ca:	2800      	cmp	r0, #0
 80108cc:	d1e0      	bne.n	8010890 <__ssputs_r+0x5c>
 80108ce:	6921      	ldr	r1, [r4, #16]
 80108d0:	4650      	mov	r0, sl
 80108d2:	f7ff fb2d 	bl	800ff30 <_free_r>
 80108d6:	230c      	movs	r3, #12
 80108d8:	f8ca 3000 	str.w	r3, [sl]
 80108dc:	89a3      	ldrh	r3, [r4, #12]
 80108de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108e2:	81a3      	strh	r3, [r4, #12]
 80108e4:	f04f 30ff 	mov.w	r0, #4294967295
 80108e8:	e7e9      	b.n	80108be <__ssputs_r+0x8a>
	...

080108ec <_svfiprintf_r>:
 80108ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108f0:	4698      	mov	r8, r3
 80108f2:	898b      	ldrh	r3, [r1, #12]
 80108f4:	061b      	lsls	r3, r3, #24
 80108f6:	b09d      	sub	sp, #116	@ 0x74
 80108f8:	4607      	mov	r7, r0
 80108fa:	460d      	mov	r5, r1
 80108fc:	4614      	mov	r4, r2
 80108fe:	d510      	bpl.n	8010922 <_svfiprintf_r+0x36>
 8010900:	690b      	ldr	r3, [r1, #16]
 8010902:	b973      	cbnz	r3, 8010922 <_svfiprintf_r+0x36>
 8010904:	2140      	movs	r1, #64	@ 0x40
 8010906:	f7ff fb87 	bl	8010018 <_malloc_r>
 801090a:	6028      	str	r0, [r5, #0]
 801090c:	6128      	str	r0, [r5, #16]
 801090e:	b930      	cbnz	r0, 801091e <_svfiprintf_r+0x32>
 8010910:	230c      	movs	r3, #12
 8010912:	603b      	str	r3, [r7, #0]
 8010914:	f04f 30ff 	mov.w	r0, #4294967295
 8010918:	b01d      	add	sp, #116	@ 0x74
 801091a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801091e:	2340      	movs	r3, #64	@ 0x40
 8010920:	616b      	str	r3, [r5, #20]
 8010922:	2300      	movs	r3, #0
 8010924:	9309      	str	r3, [sp, #36]	@ 0x24
 8010926:	2320      	movs	r3, #32
 8010928:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801092c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010930:	2330      	movs	r3, #48	@ 0x30
 8010932:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010ad0 <_svfiprintf_r+0x1e4>
 8010936:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801093a:	f04f 0901 	mov.w	r9, #1
 801093e:	4623      	mov	r3, r4
 8010940:	469a      	mov	sl, r3
 8010942:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010946:	b10a      	cbz	r2, 801094c <_svfiprintf_r+0x60>
 8010948:	2a25      	cmp	r2, #37	@ 0x25
 801094a:	d1f9      	bne.n	8010940 <_svfiprintf_r+0x54>
 801094c:	ebba 0b04 	subs.w	fp, sl, r4
 8010950:	d00b      	beq.n	801096a <_svfiprintf_r+0x7e>
 8010952:	465b      	mov	r3, fp
 8010954:	4622      	mov	r2, r4
 8010956:	4629      	mov	r1, r5
 8010958:	4638      	mov	r0, r7
 801095a:	f7ff ff6b 	bl	8010834 <__ssputs_r>
 801095e:	3001      	adds	r0, #1
 8010960:	f000 80a7 	beq.w	8010ab2 <_svfiprintf_r+0x1c6>
 8010964:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010966:	445a      	add	r2, fp
 8010968:	9209      	str	r2, [sp, #36]	@ 0x24
 801096a:	f89a 3000 	ldrb.w	r3, [sl]
 801096e:	2b00      	cmp	r3, #0
 8010970:	f000 809f 	beq.w	8010ab2 <_svfiprintf_r+0x1c6>
 8010974:	2300      	movs	r3, #0
 8010976:	f04f 32ff 	mov.w	r2, #4294967295
 801097a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801097e:	f10a 0a01 	add.w	sl, sl, #1
 8010982:	9304      	str	r3, [sp, #16]
 8010984:	9307      	str	r3, [sp, #28]
 8010986:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801098a:	931a      	str	r3, [sp, #104]	@ 0x68
 801098c:	4654      	mov	r4, sl
 801098e:	2205      	movs	r2, #5
 8010990:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010994:	484e      	ldr	r0, [pc, #312]	@ (8010ad0 <_svfiprintf_r+0x1e4>)
 8010996:	f7ef fc2b 	bl	80001f0 <memchr>
 801099a:	9a04      	ldr	r2, [sp, #16]
 801099c:	b9d8      	cbnz	r0, 80109d6 <_svfiprintf_r+0xea>
 801099e:	06d0      	lsls	r0, r2, #27
 80109a0:	bf44      	itt	mi
 80109a2:	2320      	movmi	r3, #32
 80109a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80109a8:	0711      	lsls	r1, r2, #28
 80109aa:	bf44      	itt	mi
 80109ac:	232b      	movmi	r3, #43	@ 0x2b
 80109ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80109b2:	f89a 3000 	ldrb.w	r3, [sl]
 80109b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80109b8:	d015      	beq.n	80109e6 <_svfiprintf_r+0xfa>
 80109ba:	9a07      	ldr	r2, [sp, #28]
 80109bc:	4654      	mov	r4, sl
 80109be:	2000      	movs	r0, #0
 80109c0:	f04f 0c0a 	mov.w	ip, #10
 80109c4:	4621      	mov	r1, r4
 80109c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109ca:	3b30      	subs	r3, #48	@ 0x30
 80109cc:	2b09      	cmp	r3, #9
 80109ce:	d94b      	bls.n	8010a68 <_svfiprintf_r+0x17c>
 80109d0:	b1b0      	cbz	r0, 8010a00 <_svfiprintf_r+0x114>
 80109d2:	9207      	str	r2, [sp, #28]
 80109d4:	e014      	b.n	8010a00 <_svfiprintf_r+0x114>
 80109d6:	eba0 0308 	sub.w	r3, r0, r8
 80109da:	fa09 f303 	lsl.w	r3, r9, r3
 80109de:	4313      	orrs	r3, r2
 80109e0:	9304      	str	r3, [sp, #16]
 80109e2:	46a2      	mov	sl, r4
 80109e4:	e7d2      	b.n	801098c <_svfiprintf_r+0xa0>
 80109e6:	9b03      	ldr	r3, [sp, #12]
 80109e8:	1d19      	adds	r1, r3, #4
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	9103      	str	r1, [sp, #12]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	bfbb      	ittet	lt
 80109f2:	425b      	neglt	r3, r3
 80109f4:	f042 0202 	orrlt.w	r2, r2, #2
 80109f8:	9307      	strge	r3, [sp, #28]
 80109fa:	9307      	strlt	r3, [sp, #28]
 80109fc:	bfb8      	it	lt
 80109fe:	9204      	strlt	r2, [sp, #16]
 8010a00:	7823      	ldrb	r3, [r4, #0]
 8010a02:	2b2e      	cmp	r3, #46	@ 0x2e
 8010a04:	d10a      	bne.n	8010a1c <_svfiprintf_r+0x130>
 8010a06:	7863      	ldrb	r3, [r4, #1]
 8010a08:	2b2a      	cmp	r3, #42	@ 0x2a
 8010a0a:	d132      	bne.n	8010a72 <_svfiprintf_r+0x186>
 8010a0c:	9b03      	ldr	r3, [sp, #12]
 8010a0e:	1d1a      	adds	r2, r3, #4
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	9203      	str	r2, [sp, #12]
 8010a14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010a18:	3402      	adds	r4, #2
 8010a1a:	9305      	str	r3, [sp, #20]
 8010a1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010ae0 <_svfiprintf_r+0x1f4>
 8010a20:	7821      	ldrb	r1, [r4, #0]
 8010a22:	2203      	movs	r2, #3
 8010a24:	4650      	mov	r0, sl
 8010a26:	f7ef fbe3 	bl	80001f0 <memchr>
 8010a2a:	b138      	cbz	r0, 8010a3c <_svfiprintf_r+0x150>
 8010a2c:	9b04      	ldr	r3, [sp, #16]
 8010a2e:	eba0 000a 	sub.w	r0, r0, sl
 8010a32:	2240      	movs	r2, #64	@ 0x40
 8010a34:	4082      	lsls	r2, r0
 8010a36:	4313      	orrs	r3, r2
 8010a38:	3401      	adds	r4, #1
 8010a3a:	9304      	str	r3, [sp, #16]
 8010a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a40:	4824      	ldr	r0, [pc, #144]	@ (8010ad4 <_svfiprintf_r+0x1e8>)
 8010a42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010a46:	2206      	movs	r2, #6
 8010a48:	f7ef fbd2 	bl	80001f0 <memchr>
 8010a4c:	2800      	cmp	r0, #0
 8010a4e:	d036      	beq.n	8010abe <_svfiprintf_r+0x1d2>
 8010a50:	4b21      	ldr	r3, [pc, #132]	@ (8010ad8 <_svfiprintf_r+0x1ec>)
 8010a52:	bb1b      	cbnz	r3, 8010a9c <_svfiprintf_r+0x1b0>
 8010a54:	9b03      	ldr	r3, [sp, #12]
 8010a56:	3307      	adds	r3, #7
 8010a58:	f023 0307 	bic.w	r3, r3, #7
 8010a5c:	3308      	adds	r3, #8
 8010a5e:	9303      	str	r3, [sp, #12]
 8010a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a62:	4433      	add	r3, r6
 8010a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a66:	e76a      	b.n	801093e <_svfiprintf_r+0x52>
 8010a68:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a6c:	460c      	mov	r4, r1
 8010a6e:	2001      	movs	r0, #1
 8010a70:	e7a8      	b.n	80109c4 <_svfiprintf_r+0xd8>
 8010a72:	2300      	movs	r3, #0
 8010a74:	3401      	adds	r4, #1
 8010a76:	9305      	str	r3, [sp, #20]
 8010a78:	4619      	mov	r1, r3
 8010a7a:	f04f 0c0a 	mov.w	ip, #10
 8010a7e:	4620      	mov	r0, r4
 8010a80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a84:	3a30      	subs	r2, #48	@ 0x30
 8010a86:	2a09      	cmp	r2, #9
 8010a88:	d903      	bls.n	8010a92 <_svfiprintf_r+0x1a6>
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d0c6      	beq.n	8010a1c <_svfiprintf_r+0x130>
 8010a8e:	9105      	str	r1, [sp, #20]
 8010a90:	e7c4      	b.n	8010a1c <_svfiprintf_r+0x130>
 8010a92:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a96:	4604      	mov	r4, r0
 8010a98:	2301      	movs	r3, #1
 8010a9a:	e7f0      	b.n	8010a7e <_svfiprintf_r+0x192>
 8010a9c:	ab03      	add	r3, sp, #12
 8010a9e:	9300      	str	r3, [sp, #0]
 8010aa0:	462a      	mov	r2, r5
 8010aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8010adc <_svfiprintf_r+0x1f0>)
 8010aa4:	a904      	add	r1, sp, #16
 8010aa6:	4638      	mov	r0, r7
 8010aa8:	f7fd fe8a 	bl	800e7c0 <_printf_float>
 8010aac:	1c42      	adds	r2, r0, #1
 8010aae:	4606      	mov	r6, r0
 8010ab0:	d1d6      	bne.n	8010a60 <_svfiprintf_r+0x174>
 8010ab2:	89ab      	ldrh	r3, [r5, #12]
 8010ab4:	065b      	lsls	r3, r3, #25
 8010ab6:	f53f af2d 	bmi.w	8010914 <_svfiprintf_r+0x28>
 8010aba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010abc:	e72c      	b.n	8010918 <_svfiprintf_r+0x2c>
 8010abe:	ab03      	add	r3, sp, #12
 8010ac0:	9300      	str	r3, [sp, #0]
 8010ac2:	462a      	mov	r2, r5
 8010ac4:	4b05      	ldr	r3, [pc, #20]	@ (8010adc <_svfiprintf_r+0x1f0>)
 8010ac6:	a904      	add	r1, sp, #16
 8010ac8:	4638      	mov	r0, r7
 8010aca:	f7fe f911 	bl	800ecf0 <_printf_i>
 8010ace:	e7ed      	b.n	8010aac <_svfiprintf_r+0x1c0>
 8010ad0:	08013130 	.word	0x08013130
 8010ad4:	0801313a 	.word	0x0801313a
 8010ad8:	0800e7c1 	.word	0x0800e7c1
 8010adc:	08010835 	.word	0x08010835
 8010ae0:	08013136 	.word	0x08013136

08010ae4 <__sflush_r>:
 8010ae4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010aec:	0716      	lsls	r6, r2, #28
 8010aee:	4605      	mov	r5, r0
 8010af0:	460c      	mov	r4, r1
 8010af2:	d454      	bmi.n	8010b9e <__sflush_r+0xba>
 8010af4:	684b      	ldr	r3, [r1, #4]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	dc02      	bgt.n	8010b00 <__sflush_r+0x1c>
 8010afa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	dd48      	ble.n	8010b92 <__sflush_r+0xae>
 8010b00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b02:	2e00      	cmp	r6, #0
 8010b04:	d045      	beq.n	8010b92 <__sflush_r+0xae>
 8010b06:	2300      	movs	r3, #0
 8010b08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010b0c:	682f      	ldr	r7, [r5, #0]
 8010b0e:	6a21      	ldr	r1, [r4, #32]
 8010b10:	602b      	str	r3, [r5, #0]
 8010b12:	d030      	beq.n	8010b76 <__sflush_r+0x92>
 8010b14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010b16:	89a3      	ldrh	r3, [r4, #12]
 8010b18:	0759      	lsls	r1, r3, #29
 8010b1a:	d505      	bpl.n	8010b28 <__sflush_r+0x44>
 8010b1c:	6863      	ldr	r3, [r4, #4]
 8010b1e:	1ad2      	subs	r2, r2, r3
 8010b20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010b22:	b10b      	cbz	r3, 8010b28 <__sflush_r+0x44>
 8010b24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010b26:	1ad2      	subs	r2, r2, r3
 8010b28:	2300      	movs	r3, #0
 8010b2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b2c:	6a21      	ldr	r1, [r4, #32]
 8010b2e:	4628      	mov	r0, r5
 8010b30:	47b0      	blx	r6
 8010b32:	1c43      	adds	r3, r0, #1
 8010b34:	89a3      	ldrh	r3, [r4, #12]
 8010b36:	d106      	bne.n	8010b46 <__sflush_r+0x62>
 8010b38:	6829      	ldr	r1, [r5, #0]
 8010b3a:	291d      	cmp	r1, #29
 8010b3c:	d82b      	bhi.n	8010b96 <__sflush_r+0xb2>
 8010b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8010be8 <__sflush_r+0x104>)
 8010b40:	410a      	asrs	r2, r1
 8010b42:	07d6      	lsls	r6, r2, #31
 8010b44:	d427      	bmi.n	8010b96 <__sflush_r+0xb2>
 8010b46:	2200      	movs	r2, #0
 8010b48:	6062      	str	r2, [r4, #4]
 8010b4a:	04d9      	lsls	r1, r3, #19
 8010b4c:	6922      	ldr	r2, [r4, #16]
 8010b4e:	6022      	str	r2, [r4, #0]
 8010b50:	d504      	bpl.n	8010b5c <__sflush_r+0x78>
 8010b52:	1c42      	adds	r2, r0, #1
 8010b54:	d101      	bne.n	8010b5a <__sflush_r+0x76>
 8010b56:	682b      	ldr	r3, [r5, #0]
 8010b58:	b903      	cbnz	r3, 8010b5c <__sflush_r+0x78>
 8010b5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8010b5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010b5e:	602f      	str	r7, [r5, #0]
 8010b60:	b1b9      	cbz	r1, 8010b92 <__sflush_r+0xae>
 8010b62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010b66:	4299      	cmp	r1, r3
 8010b68:	d002      	beq.n	8010b70 <__sflush_r+0x8c>
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	f7ff f9e0 	bl	800ff30 <_free_r>
 8010b70:	2300      	movs	r3, #0
 8010b72:	6363      	str	r3, [r4, #52]	@ 0x34
 8010b74:	e00d      	b.n	8010b92 <__sflush_r+0xae>
 8010b76:	2301      	movs	r3, #1
 8010b78:	4628      	mov	r0, r5
 8010b7a:	47b0      	blx	r6
 8010b7c:	4602      	mov	r2, r0
 8010b7e:	1c50      	adds	r0, r2, #1
 8010b80:	d1c9      	bne.n	8010b16 <__sflush_r+0x32>
 8010b82:	682b      	ldr	r3, [r5, #0]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d0c6      	beq.n	8010b16 <__sflush_r+0x32>
 8010b88:	2b1d      	cmp	r3, #29
 8010b8a:	d001      	beq.n	8010b90 <__sflush_r+0xac>
 8010b8c:	2b16      	cmp	r3, #22
 8010b8e:	d11e      	bne.n	8010bce <__sflush_r+0xea>
 8010b90:	602f      	str	r7, [r5, #0]
 8010b92:	2000      	movs	r0, #0
 8010b94:	e022      	b.n	8010bdc <__sflush_r+0xf8>
 8010b96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b9a:	b21b      	sxth	r3, r3
 8010b9c:	e01b      	b.n	8010bd6 <__sflush_r+0xf2>
 8010b9e:	690f      	ldr	r7, [r1, #16]
 8010ba0:	2f00      	cmp	r7, #0
 8010ba2:	d0f6      	beq.n	8010b92 <__sflush_r+0xae>
 8010ba4:	0793      	lsls	r3, r2, #30
 8010ba6:	680e      	ldr	r6, [r1, #0]
 8010ba8:	bf08      	it	eq
 8010baa:	694b      	ldreq	r3, [r1, #20]
 8010bac:	600f      	str	r7, [r1, #0]
 8010bae:	bf18      	it	ne
 8010bb0:	2300      	movne	r3, #0
 8010bb2:	eba6 0807 	sub.w	r8, r6, r7
 8010bb6:	608b      	str	r3, [r1, #8]
 8010bb8:	f1b8 0f00 	cmp.w	r8, #0
 8010bbc:	dde9      	ble.n	8010b92 <__sflush_r+0xae>
 8010bbe:	6a21      	ldr	r1, [r4, #32]
 8010bc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010bc2:	4643      	mov	r3, r8
 8010bc4:	463a      	mov	r2, r7
 8010bc6:	4628      	mov	r0, r5
 8010bc8:	47b0      	blx	r6
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	dc08      	bgt.n	8010be0 <__sflush_r+0xfc>
 8010bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bd6:	81a3      	strh	r3, [r4, #12]
 8010bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8010bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010be0:	4407      	add	r7, r0
 8010be2:	eba8 0800 	sub.w	r8, r8, r0
 8010be6:	e7e7      	b.n	8010bb8 <__sflush_r+0xd4>
 8010be8:	dfbffffe 	.word	0xdfbffffe

08010bec <_fflush_r>:
 8010bec:	b538      	push	{r3, r4, r5, lr}
 8010bee:	690b      	ldr	r3, [r1, #16]
 8010bf0:	4605      	mov	r5, r0
 8010bf2:	460c      	mov	r4, r1
 8010bf4:	b913      	cbnz	r3, 8010bfc <_fflush_r+0x10>
 8010bf6:	2500      	movs	r5, #0
 8010bf8:	4628      	mov	r0, r5
 8010bfa:	bd38      	pop	{r3, r4, r5, pc}
 8010bfc:	b118      	cbz	r0, 8010c06 <_fflush_r+0x1a>
 8010bfe:	6a03      	ldr	r3, [r0, #32]
 8010c00:	b90b      	cbnz	r3, 8010c06 <_fflush_r+0x1a>
 8010c02:	f7fe fa21 	bl	800f048 <__sinit>
 8010c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d0f3      	beq.n	8010bf6 <_fflush_r+0xa>
 8010c0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010c10:	07d0      	lsls	r0, r2, #31
 8010c12:	d404      	bmi.n	8010c1e <_fflush_r+0x32>
 8010c14:	0599      	lsls	r1, r3, #22
 8010c16:	d402      	bmi.n	8010c1e <_fflush_r+0x32>
 8010c18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c1a:	f7fe fb2c 	bl	800f276 <__retarget_lock_acquire_recursive>
 8010c1e:	4628      	mov	r0, r5
 8010c20:	4621      	mov	r1, r4
 8010c22:	f7ff ff5f 	bl	8010ae4 <__sflush_r>
 8010c26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c28:	07da      	lsls	r2, r3, #31
 8010c2a:	4605      	mov	r5, r0
 8010c2c:	d4e4      	bmi.n	8010bf8 <_fflush_r+0xc>
 8010c2e:	89a3      	ldrh	r3, [r4, #12]
 8010c30:	059b      	lsls	r3, r3, #22
 8010c32:	d4e1      	bmi.n	8010bf8 <_fflush_r+0xc>
 8010c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c36:	f7fe fb1f 	bl	800f278 <__retarget_lock_release_recursive>
 8010c3a:	e7dd      	b.n	8010bf8 <_fflush_r+0xc>

08010c3c <memmove>:
 8010c3c:	4288      	cmp	r0, r1
 8010c3e:	b510      	push	{r4, lr}
 8010c40:	eb01 0402 	add.w	r4, r1, r2
 8010c44:	d902      	bls.n	8010c4c <memmove+0x10>
 8010c46:	4284      	cmp	r4, r0
 8010c48:	4623      	mov	r3, r4
 8010c4a:	d807      	bhi.n	8010c5c <memmove+0x20>
 8010c4c:	1e43      	subs	r3, r0, #1
 8010c4e:	42a1      	cmp	r1, r4
 8010c50:	d008      	beq.n	8010c64 <memmove+0x28>
 8010c52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c5a:	e7f8      	b.n	8010c4e <memmove+0x12>
 8010c5c:	4402      	add	r2, r0
 8010c5e:	4601      	mov	r1, r0
 8010c60:	428a      	cmp	r2, r1
 8010c62:	d100      	bne.n	8010c66 <memmove+0x2a>
 8010c64:	bd10      	pop	{r4, pc}
 8010c66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c6e:	e7f7      	b.n	8010c60 <memmove+0x24>

08010c70 <_sbrk_r>:
 8010c70:	b538      	push	{r3, r4, r5, lr}
 8010c72:	4d06      	ldr	r5, [pc, #24]	@ (8010c8c <_sbrk_r+0x1c>)
 8010c74:	2300      	movs	r3, #0
 8010c76:	4604      	mov	r4, r0
 8010c78:	4608      	mov	r0, r1
 8010c7a:	602b      	str	r3, [r5, #0]
 8010c7c:	f7f0 fc48 	bl	8001510 <_sbrk>
 8010c80:	1c43      	adds	r3, r0, #1
 8010c82:	d102      	bne.n	8010c8a <_sbrk_r+0x1a>
 8010c84:	682b      	ldr	r3, [r5, #0]
 8010c86:	b103      	cbz	r3, 8010c8a <_sbrk_r+0x1a>
 8010c88:	6023      	str	r3, [r4, #0]
 8010c8a:	bd38      	pop	{r3, r4, r5, pc}
 8010c8c:	20006cc4 	.word	0x20006cc4

08010c90 <__assert_func>:
 8010c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c92:	4614      	mov	r4, r2
 8010c94:	461a      	mov	r2, r3
 8010c96:	4b09      	ldr	r3, [pc, #36]	@ (8010cbc <__assert_func+0x2c>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	4605      	mov	r5, r0
 8010c9c:	68d8      	ldr	r0, [r3, #12]
 8010c9e:	b954      	cbnz	r4, 8010cb6 <__assert_func+0x26>
 8010ca0:	4b07      	ldr	r3, [pc, #28]	@ (8010cc0 <__assert_func+0x30>)
 8010ca2:	461c      	mov	r4, r3
 8010ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ca8:	9100      	str	r1, [sp, #0]
 8010caa:	462b      	mov	r3, r5
 8010cac:	4905      	ldr	r1, [pc, #20]	@ (8010cc4 <__assert_func+0x34>)
 8010cae:	f000 f86f 	bl	8010d90 <fiprintf>
 8010cb2:	f000 f87f 	bl	8010db4 <abort>
 8010cb6:	4b04      	ldr	r3, [pc, #16]	@ (8010cc8 <__assert_func+0x38>)
 8010cb8:	e7f4      	b.n	8010ca4 <__assert_func+0x14>
 8010cba:	bf00      	nop
 8010cbc:	20000188 	.word	0x20000188
 8010cc0:	08013186 	.word	0x08013186
 8010cc4:	08013158 	.word	0x08013158
 8010cc8:	0801314b 	.word	0x0801314b

08010ccc <_calloc_r>:
 8010ccc:	b570      	push	{r4, r5, r6, lr}
 8010cce:	fba1 5402 	umull	r5, r4, r1, r2
 8010cd2:	b93c      	cbnz	r4, 8010ce4 <_calloc_r+0x18>
 8010cd4:	4629      	mov	r1, r5
 8010cd6:	f7ff f99f 	bl	8010018 <_malloc_r>
 8010cda:	4606      	mov	r6, r0
 8010cdc:	b928      	cbnz	r0, 8010cea <_calloc_r+0x1e>
 8010cde:	2600      	movs	r6, #0
 8010ce0:	4630      	mov	r0, r6
 8010ce2:	bd70      	pop	{r4, r5, r6, pc}
 8010ce4:	220c      	movs	r2, #12
 8010ce6:	6002      	str	r2, [r0, #0]
 8010ce8:	e7f9      	b.n	8010cde <_calloc_r+0x12>
 8010cea:	462a      	mov	r2, r5
 8010cec:	4621      	mov	r1, r4
 8010cee:	f7fe fa44 	bl	800f17a <memset>
 8010cf2:	e7f5      	b.n	8010ce0 <_calloc_r+0x14>

08010cf4 <__ascii_mbtowc>:
 8010cf4:	b082      	sub	sp, #8
 8010cf6:	b901      	cbnz	r1, 8010cfa <__ascii_mbtowc+0x6>
 8010cf8:	a901      	add	r1, sp, #4
 8010cfa:	b142      	cbz	r2, 8010d0e <__ascii_mbtowc+0x1a>
 8010cfc:	b14b      	cbz	r3, 8010d12 <__ascii_mbtowc+0x1e>
 8010cfe:	7813      	ldrb	r3, [r2, #0]
 8010d00:	600b      	str	r3, [r1, #0]
 8010d02:	7812      	ldrb	r2, [r2, #0]
 8010d04:	1e10      	subs	r0, r2, #0
 8010d06:	bf18      	it	ne
 8010d08:	2001      	movne	r0, #1
 8010d0a:	b002      	add	sp, #8
 8010d0c:	4770      	bx	lr
 8010d0e:	4610      	mov	r0, r2
 8010d10:	e7fb      	b.n	8010d0a <__ascii_mbtowc+0x16>
 8010d12:	f06f 0001 	mvn.w	r0, #1
 8010d16:	e7f8      	b.n	8010d0a <__ascii_mbtowc+0x16>

08010d18 <_realloc_r>:
 8010d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d1c:	4680      	mov	r8, r0
 8010d1e:	4615      	mov	r5, r2
 8010d20:	460c      	mov	r4, r1
 8010d22:	b921      	cbnz	r1, 8010d2e <_realloc_r+0x16>
 8010d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d28:	4611      	mov	r1, r2
 8010d2a:	f7ff b975 	b.w	8010018 <_malloc_r>
 8010d2e:	b92a      	cbnz	r2, 8010d3c <_realloc_r+0x24>
 8010d30:	f7ff f8fe 	bl	800ff30 <_free_r>
 8010d34:	2400      	movs	r4, #0
 8010d36:	4620      	mov	r0, r4
 8010d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d3c:	f000 f841 	bl	8010dc2 <_malloc_usable_size_r>
 8010d40:	4285      	cmp	r5, r0
 8010d42:	4606      	mov	r6, r0
 8010d44:	d802      	bhi.n	8010d4c <_realloc_r+0x34>
 8010d46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010d4a:	d8f4      	bhi.n	8010d36 <_realloc_r+0x1e>
 8010d4c:	4629      	mov	r1, r5
 8010d4e:	4640      	mov	r0, r8
 8010d50:	f7ff f962 	bl	8010018 <_malloc_r>
 8010d54:	4607      	mov	r7, r0
 8010d56:	2800      	cmp	r0, #0
 8010d58:	d0ec      	beq.n	8010d34 <_realloc_r+0x1c>
 8010d5a:	42b5      	cmp	r5, r6
 8010d5c:	462a      	mov	r2, r5
 8010d5e:	4621      	mov	r1, r4
 8010d60:	bf28      	it	cs
 8010d62:	4632      	movcs	r2, r6
 8010d64:	f7fe fa89 	bl	800f27a <memcpy>
 8010d68:	4621      	mov	r1, r4
 8010d6a:	4640      	mov	r0, r8
 8010d6c:	f7ff f8e0 	bl	800ff30 <_free_r>
 8010d70:	463c      	mov	r4, r7
 8010d72:	e7e0      	b.n	8010d36 <_realloc_r+0x1e>

08010d74 <__ascii_wctomb>:
 8010d74:	4603      	mov	r3, r0
 8010d76:	4608      	mov	r0, r1
 8010d78:	b141      	cbz	r1, 8010d8c <__ascii_wctomb+0x18>
 8010d7a:	2aff      	cmp	r2, #255	@ 0xff
 8010d7c:	d904      	bls.n	8010d88 <__ascii_wctomb+0x14>
 8010d7e:	228a      	movs	r2, #138	@ 0x8a
 8010d80:	601a      	str	r2, [r3, #0]
 8010d82:	f04f 30ff 	mov.w	r0, #4294967295
 8010d86:	4770      	bx	lr
 8010d88:	700a      	strb	r2, [r1, #0]
 8010d8a:	2001      	movs	r0, #1
 8010d8c:	4770      	bx	lr
	...

08010d90 <fiprintf>:
 8010d90:	b40e      	push	{r1, r2, r3}
 8010d92:	b503      	push	{r0, r1, lr}
 8010d94:	4601      	mov	r1, r0
 8010d96:	ab03      	add	r3, sp, #12
 8010d98:	4805      	ldr	r0, [pc, #20]	@ (8010db0 <fiprintf+0x20>)
 8010d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d9e:	6800      	ldr	r0, [r0, #0]
 8010da0:	9301      	str	r3, [sp, #4]
 8010da2:	f000 f83f 	bl	8010e24 <_vfiprintf_r>
 8010da6:	b002      	add	sp, #8
 8010da8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010dac:	b003      	add	sp, #12
 8010dae:	4770      	bx	lr
 8010db0:	20000188 	.word	0x20000188

08010db4 <abort>:
 8010db4:	b508      	push	{r3, lr}
 8010db6:	2006      	movs	r0, #6
 8010db8:	f000 fa08 	bl	80111cc <raise>
 8010dbc:	2001      	movs	r0, #1
 8010dbe:	f7f0 fb2f 	bl	8001420 <_exit>

08010dc2 <_malloc_usable_size_r>:
 8010dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010dc6:	1f18      	subs	r0, r3, #4
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	bfbc      	itt	lt
 8010dcc:	580b      	ldrlt	r3, [r1, r0]
 8010dce:	18c0      	addlt	r0, r0, r3
 8010dd0:	4770      	bx	lr

08010dd2 <__sfputc_r>:
 8010dd2:	6893      	ldr	r3, [r2, #8]
 8010dd4:	3b01      	subs	r3, #1
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	b410      	push	{r4}
 8010dda:	6093      	str	r3, [r2, #8]
 8010ddc:	da08      	bge.n	8010df0 <__sfputc_r+0x1e>
 8010dde:	6994      	ldr	r4, [r2, #24]
 8010de0:	42a3      	cmp	r3, r4
 8010de2:	db01      	blt.n	8010de8 <__sfputc_r+0x16>
 8010de4:	290a      	cmp	r1, #10
 8010de6:	d103      	bne.n	8010df0 <__sfputc_r+0x1e>
 8010de8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dec:	f000 b932 	b.w	8011054 <__swbuf_r>
 8010df0:	6813      	ldr	r3, [r2, #0]
 8010df2:	1c58      	adds	r0, r3, #1
 8010df4:	6010      	str	r0, [r2, #0]
 8010df6:	7019      	strb	r1, [r3, #0]
 8010df8:	4608      	mov	r0, r1
 8010dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dfe:	4770      	bx	lr

08010e00 <__sfputs_r>:
 8010e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e02:	4606      	mov	r6, r0
 8010e04:	460f      	mov	r7, r1
 8010e06:	4614      	mov	r4, r2
 8010e08:	18d5      	adds	r5, r2, r3
 8010e0a:	42ac      	cmp	r4, r5
 8010e0c:	d101      	bne.n	8010e12 <__sfputs_r+0x12>
 8010e0e:	2000      	movs	r0, #0
 8010e10:	e007      	b.n	8010e22 <__sfputs_r+0x22>
 8010e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e16:	463a      	mov	r2, r7
 8010e18:	4630      	mov	r0, r6
 8010e1a:	f7ff ffda 	bl	8010dd2 <__sfputc_r>
 8010e1e:	1c43      	adds	r3, r0, #1
 8010e20:	d1f3      	bne.n	8010e0a <__sfputs_r+0xa>
 8010e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010e24 <_vfiprintf_r>:
 8010e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e28:	460d      	mov	r5, r1
 8010e2a:	b09d      	sub	sp, #116	@ 0x74
 8010e2c:	4614      	mov	r4, r2
 8010e2e:	4698      	mov	r8, r3
 8010e30:	4606      	mov	r6, r0
 8010e32:	b118      	cbz	r0, 8010e3c <_vfiprintf_r+0x18>
 8010e34:	6a03      	ldr	r3, [r0, #32]
 8010e36:	b90b      	cbnz	r3, 8010e3c <_vfiprintf_r+0x18>
 8010e38:	f7fe f906 	bl	800f048 <__sinit>
 8010e3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010e3e:	07d9      	lsls	r1, r3, #31
 8010e40:	d405      	bmi.n	8010e4e <_vfiprintf_r+0x2a>
 8010e42:	89ab      	ldrh	r3, [r5, #12]
 8010e44:	059a      	lsls	r2, r3, #22
 8010e46:	d402      	bmi.n	8010e4e <_vfiprintf_r+0x2a>
 8010e48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010e4a:	f7fe fa14 	bl	800f276 <__retarget_lock_acquire_recursive>
 8010e4e:	89ab      	ldrh	r3, [r5, #12]
 8010e50:	071b      	lsls	r3, r3, #28
 8010e52:	d501      	bpl.n	8010e58 <_vfiprintf_r+0x34>
 8010e54:	692b      	ldr	r3, [r5, #16]
 8010e56:	b99b      	cbnz	r3, 8010e80 <_vfiprintf_r+0x5c>
 8010e58:	4629      	mov	r1, r5
 8010e5a:	4630      	mov	r0, r6
 8010e5c:	f000 f938 	bl	80110d0 <__swsetup_r>
 8010e60:	b170      	cbz	r0, 8010e80 <_vfiprintf_r+0x5c>
 8010e62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010e64:	07dc      	lsls	r4, r3, #31
 8010e66:	d504      	bpl.n	8010e72 <_vfiprintf_r+0x4e>
 8010e68:	f04f 30ff 	mov.w	r0, #4294967295
 8010e6c:	b01d      	add	sp, #116	@ 0x74
 8010e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e72:	89ab      	ldrh	r3, [r5, #12]
 8010e74:	0598      	lsls	r0, r3, #22
 8010e76:	d4f7      	bmi.n	8010e68 <_vfiprintf_r+0x44>
 8010e78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010e7a:	f7fe f9fd 	bl	800f278 <__retarget_lock_release_recursive>
 8010e7e:	e7f3      	b.n	8010e68 <_vfiprintf_r+0x44>
 8010e80:	2300      	movs	r3, #0
 8010e82:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e84:	2320      	movs	r3, #32
 8010e86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010e8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e8e:	2330      	movs	r3, #48	@ 0x30
 8010e90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011040 <_vfiprintf_r+0x21c>
 8010e94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010e98:	f04f 0901 	mov.w	r9, #1
 8010e9c:	4623      	mov	r3, r4
 8010e9e:	469a      	mov	sl, r3
 8010ea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ea4:	b10a      	cbz	r2, 8010eaa <_vfiprintf_r+0x86>
 8010ea6:	2a25      	cmp	r2, #37	@ 0x25
 8010ea8:	d1f9      	bne.n	8010e9e <_vfiprintf_r+0x7a>
 8010eaa:	ebba 0b04 	subs.w	fp, sl, r4
 8010eae:	d00b      	beq.n	8010ec8 <_vfiprintf_r+0xa4>
 8010eb0:	465b      	mov	r3, fp
 8010eb2:	4622      	mov	r2, r4
 8010eb4:	4629      	mov	r1, r5
 8010eb6:	4630      	mov	r0, r6
 8010eb8:	f7ff ffa2 	bl	8010e00 <__sfputs_r>
 8010ebc:	3001      	adds	r0, #1
 8010ebe:	f000 80a7 	beq.w	8011010 <_vfiprintf_r+0x1ec>
 8010ec2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ec4:	445a      	add	r2, fp
 8010ec6:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	f000 809f 	beq.w	8011010 <_vfiprintf_r+0x1ec>
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ed8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010edc:	f10a 0a01 	add.w	sl, sl, #1
 8010ee0:	9304      	str	r3, [sp, #16]
 8010ee2:	9307      	str	r3, [sp, #28]
 8010ee4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ee8:	931a      	str	r3, [sp, #104]	@ 0x68
 8010eea:	4654      	mov	r4, sl
 8010eec:	2205      	movs	r2, #5
 8010eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ef2:	4853      	ldr	r0, [pc, #332]	@ (8011040 <_vfiprintf_r+0x21c>)
 8010ef4:	f7ef f97c 	bl	80001f0 <memchr>
 8010ef8:	9a04      	ldr	r2, [sp, #16]
 8010efa:	b9d8      	cbnz	r0, 8010f34 <_vfiprintf_r+0x110>
 8010efc:	06d1      	lsls	r1, r2, #27
 8010efe:	bf44      	itt	mi
 8010f00:	2320      	movmi	r3, #32
 8010f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f06:	0713      	lsls	r3, r2, #28
 8010f08:	bf44      	itt	mi
 8010f0a:	232b      	movmi	r3, #43	@ 0x2b
 8010f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f10:	f89a 3000 	ldrb.w	r3, [sl]
 8010f14:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f16:	d015      	beq.n	8010f44 <_vfiprintf_r+0x120>
 8010f18:	9a07      	ldr	r2, [sp, #28]
 8010f1a:	4654      	mov	r4, sl
 8010f1c:	2000      	movs	r0, #0
 8010f1e:	f04f 0c0a 	mov.w	ip, #10
 8010f22:	4621      	mov	r1, r4
 8010f24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f28:	3b30      	subs	r3, #48	@ 0x30
 8010f2a:	2b09      	cmp	r3, #9
 8010f2c:	d94b      	bls.n	8010fc6 <_vfiprintf_r+0x1a2>
 8010f2e:	b1b0      	cbz	r0, 8010f5e <_vfiprintf_r+0x13a>
 8010f30:	9207      	str	r2, [sp, #28]
 8010f32:	e014      	b.n	8010f5e <_vfiprintf_r+0x13a>
 8010f34:	eba0 0308 	sub.w	r3, r0, r8
 8010f38:	fa09 f303 	lsl.w	r3, r9, r3
 8010f3c:	4313      	orrs	r3, r2
 8010f3e:	9304      	str	r3, [sp, #16]
 8010f40:	46a2      	mov	sl, r4
 8010f42:	e7d2      	b.n	8010eea <_vfiprintf_r+0xc6>
 8010f44:	9b03      	ldr	r3, [sp, #12]
 8010f46:	1d19      	adds	r1, r3, #4
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	9103      	str	r1, [sp, #12]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	bfbb      	ittet	lt
 8010f50:	425b      	neglt	r3, r3
 8010f52:	f042 0202 	orrlt.w	r2, r2, #2
 8010f56:	9307      	strge	r3, [sp, #28]
 8010f58:	9307      	strlt	r3, [sp, #28]
 8010f5a:	bfb8      	it	lt
 8010f5c:	9204      	strlt	r2, [sp, #16]
 8010f5e:	7823      	ldrb	r3, [r4, #0]
 8010f60:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f62:	d10a      	bne.n	8010f7a <_vfiprintf_r+0x156>
 8010f64:	7863      	ldrb	r3, [r4, #1]
 8010f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f68:	d132      	bne.n	8010fd0 <_vfiprintf_r+0x1ac>
 8010f6a:	9b03      	ldr	r3, [sp, #12]
 8010f6c:	1d1a      	adds	r2, r3, #4
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	9203      	str	r2, [sp, #12]
 8010f72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010f76:	3402      	adds	r4, #2
 8010f78:	9305      	str	r3, [sp, #20]
 8010f7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011050 <_vfiprintf_r+0x22c>
 8010f7e:	7821      	ldrb	r1, [r4, #0]
 8010f80:	2203      	movs	r2, #3
 8010f82:	4650      	mov	r0, sl
 8010f84:	f7ef f934 	bl	80001f0 <memchr>
 8010f88:	b138      	cbz	r0, 8010f9a <_vfiprintf_r+0x176>
 8010f8a:	9b04      	ldr	r3, [sp, #16]
 8010f8c:	eba0 000a 	sub.w	r0, r0, sl
 8010f90:	2240      	movs	r2, #64	@ 0x40
 8010f92:	4082      	lsls	r2, r0
 8010f94:	4313      	orrs	r3, r2
 8010f96:	3401      	adds	r4, #1
 8010f98:	9304      	str	r3, [sp, #16]
 8010f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f9e:	4829      	ldr	r0, [pc, #164]	@ (8011044 <_vfiprintf_r+0x220>)
 8010fa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010fa4:	2206      	movs	r2, #6
 8010fa6:	f7ef f923 	bl	80001f0 <memchr>
 8010faa:	2800      	cmp	r0, #0
 8010fac:	d03f      	beq.n	801102e <_vfiprintf_r+0x20a>
 8010fae:	4b26      	ldr	r3, [pc, #152]	@ (8011048 <_vfiprintf_r+0x224>)
 8010fb0:	bb1b      	cbnz	r3, 8010ffa <_vfiprintf_r+0x1d6>
 8010fb2:	9b03      	ldr	r3, [sp, #12]
 8010fb4:	3307      	adds	r3, #7
 8010fb6:	f023 0307 	bic.w	r3, r3, #7
 8010fba:	3308      	adds	r3, #8
 8010fbc:	9303      	str	r3, [sp, #12]
 8010fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fc0:	443b      	add	r3, r7
 8010fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fc4:	e76a      	b.n	8010e9c <_vfiprintf_r+0x78>
 8010fc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8010fca:	460c      	mov	r4, r1
 8010fcc:	2001      	movs	r0, #1
 8010fce:	e7a8      	b.n	8010f22 <_vfiprintf_r+0xfe>
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	3401      	adds	r4, #1
 8010fd4:	9305      	str	r3, [sp, #20]
 8010fd6:	4619      	mov	r1, r3
 8010fd8:	f04f 0c0a 	mov.w	ip, #10
 8010fdc:	4620      	mov	r0, r4
 8010fde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fe2:	3a30      	subs	r2, #48	@ 0x30
 8010fe4:	2a09      	cmp	r2, #9
 8010fe6:	d903      	bls.n	8010ff0 <_vfiprintf_r+0x1cc>
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d0c6      	beq.n	8010f7a <_vfiprintf_r+0x156>
 8010fec:	9105      	str	r1, [sp, #20]
 8010fee:	e7c4      	b.n	8010f7a <_vfiprintf_r+0x156>
 8010ff0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ff4:	4604      	mov	r4, r0
 8010ff6:	2301      	movs	r3, #1
 8010ff8:	e7f0      	b.n	8010fdc <_vfiprintf_r+0x1b8>
 8010ffa:	ab03      	add	r3, sp, #12
 8010ffc:	9300      	str	r3, [sp, #0]
 8010ffe:	462a      	mov	r2, r5
 8011000:	4b12      	ldr	r3, [pc, #72]	@ (801104c <_vfiprintf_r+0x228>)
 8011002:	a904      	add	r1, sp, #16
 8011004:	4630      	mov	r0, r6
 8011006:	f7fd fbdb 	bl	800e7c0 <_printf_float>
 801100a:	4607      	mov	r7, r0
 801100c:	1c78      	adds	r0, r7, #1
 801100e:	d1d6      	bne.n	8010fbe <_vfiprintf_r+0x19a>
 8011010:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011012:	07d9      	lsls	r1, r3, #31
 8011014:	d405      	bmi.n	8011022 <_vfiprintf_r+0x1fe>
 8011016:	89ab      	ldrh	r3, [r5, #12]
 8011018:	059a      	lsls	r2, r3, #22
 801101a:	d402      	bmi.n	8011022 <_vfiprintf_r+0x1fe>
 801101c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801101e:	f7fe f92b 	bl	800f278 <__retarget_lock_release_recursive>
 8011022:	89ab      	ldrh	r3, [r5, #12]
 8011024:	065b      	lsls	r3, r3, #25
 8011026:	f53f af1f 	bmi.w	8010e68 <_vfiprintf_r+0x44>
 801102a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801102c:	e71e      	b.n	8010e6c <_vfiprintf_r+0x48>
 801102e:	ab03      	add	r3, sp, #12
 8011030:	9300      	str	r3, [sp, #0]
 8011032:	462a      	mov	r2, r5
 8011034:	4b05      	ldr	r3, [pc, #20]	@ (801104c <_vfiprintf_r+0x228>)
 8011036:	a904      	add	r1, sp, #16
 8011038:	4630      	mov	r0, r6
 801103a:	f7fd fe59 	bl	800ecf0 <_printf_i>
 801103e:	e7e4      	b.n	801100a <_vfiprintf_r+0x1e6>
 8011040:	08013130 	.word	0x08013130
 8011044:	0801313a 	.word	0x0801313a
 8011048:	0800e7c1 	.word	0x0800e7c1
 801104c:	08010e01 	.word	0x08010e01
 8011050:	08013136 	.word	0x08013136

08011054 <__swbuf_r>:
 8011054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011056:	460e      	mov	r6, r1
 8011058:	4614      	mov	r4, r2
 801105a:	4605      	mov	r5, r0
 801105c:	b118      	cbz	r0, 8011066 <__swbuf_r+0x12>
 801105e:	6a03      	ldr	r3, [r0, #32]
 8011060:	b90b      	cbnz	r3, 8011066 <__swbuf_r+0x12>
 8011062:	f7fd fff1 	bl	800f048 <__sinit>
 8011066:	69a3      	ldr	r3, [r4, #24]
 8011068:	60a3      	str	r3, [r4, #8]
 801106a:	89a3      	ldrh	r3, [r4, #12]
 801106c:	071a      	lsls	r2, r3, #28
 801106e:	d501      	bpl.n	8011074 <__swbuf_r+0x20>
 8011070:	6923      	ldr	r3, [r4, #16]
 8011072:	b943      	cbnz	r3, 8011086 <__swbuf_r+0x32>
 8011074:	4621      	mov	r1, r4
 8011076:	4628      	mov	r0, r5
 8011078:	f000 f82a 	bl	80110d0 <__swsetup_r>
 801107c:	b118      	cbz	r0, 8011086 <__swbuf_r+0x32>
 801107e:	f04f 37ff 	mov.w	r7, #4294967295
 8011082:	4638      	mov	r0, r7
 8011084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011086:	6823      	ldr	r3, [r4, #0]
 8011088:	6922      	ldr	r2, [r4, #16]
 801108a:	1a98      	subs	r0, r3, r2
 801108c:	6963      	ldr	r3, [r4, #20]
 801108e:	b2f6      	uxtb	r6, r6
 8011090:	4283      	cmp	r3, r0
 8011092:	4637      	mov	r7, r6
 8011094:	dc05      	bgt.n	80110a2 <__swbuf_r+0x4e>
 8011096:	4621      	mov	r1, r4
 8011098:	4628      	mov	r0, r5
 801109a:	f7ff fda7 	bl	8010bec <_fflush_r>
 801109e:	2800      	cmp	r0, #0
 80110a0:	d1ed      	bne.n	801107e <__swbuf_r+0x2a>
 80110a2:	68a3      	ldr	r3, [r4, #8]
 80110a4:	3b01      	subs	r3, #1
 80110a6:	60a3      	str	r3, [r4, #8]
 80110a8:	6823      	ldr	r3, [r4, #0]
 80110aa:	1c5a      	adds	r2, r3, #1
 80110ac:	6022      	str	r2, [r4, #0]
 80110ae:	701e      	strb	r6, [r3, #0]
 80110b0:	6962      	ldr	r2, [r4, #20]
 80110b2:	1c43      	adds	r3, r0, #1
 80110b4:	429a      	cmp	r2, r3
 80110b6:	d004      	beq.n	80110c2 <__swbuf_r+0x6e>
 80110b8:	89a3      	ldrh	r3, [r4, #12]
 80110ba:	07db      	lsls	r3, r3, #31
 80110bc:	d5e1      	bpl.n	8011082 <__swbuf_r+0x2e>
 80110be:	2e0a      	cmp	r6, #10
 80110c0:	d1df      	bne.n	8011082 <__swbuf_r+0x2e>
 80110c2:	4621      	mov	r1, r4
 80110c4:	4628      	mov	r0, r5
 80110c6:	f7ff fd91 	bl	8010bec <_fflush_r>
 80110ca:	2800      	cmp	r0, #0
 80110cc:	d0d9      	beq.n	8011082 <__swbuf_r+0x2e>
 80110ce:	e7d6      	b.n	801107e <__swbuf_r+0x2a>

080110d0 <__swsetup_r>:
 80110d0:	b538      	push	{r3, r4, r5, lr}
 80110d2:	4b29      	ldr	r3, [pc, #164]	@ (8011178 <__swsetup_r+0xa8>)
 80110d4:	4605      	mov	r5, r0
 80110d6:	6818      	ldr	r0, [r3, #0]
 80110d8:	460c      	mov	r4, r1
 80110da:	b118      	cbz	r0, 80110e4 <__swsetup_r+0x14>
 80110dc:	6a03      	ldr	r3, [r0, #32]
 80110de:	b90b      	cbnz	r3, 80110e4 <__swsetup_r+0x14>
 80110e0:	f7fd ffb2 	bl	800f048 <__sinit>
 80110e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110e8:	0719      	lsls	r1, r3, #28
 80110ea:	d422      	bmi.n	8011132 <__swsetup_r+0x62>
 80110ec:	06da      	lsls	r2, r3, #27
 80110ee:	d407      	bmi.n	8011100 <__swsetup_r+0x30>
 80110f0:	2209      	movs	r2, #9
 80110f2:	602a      	str	r2, [r5, #0]
 80110f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110f8:	81a3      	strh	r3, [r4, #12]
 80110fa:	f04f 30ff 	mov.w	r0, #4294967295
 80110fe:	e033      	b.n	8011168 <__swsetup_r+0x98>
 8011100:	0758      	lsls	r0, r3, #29
 8011102:	d512      	bpl.n	801112a <__swsetup_r+0x5a>
 8011104:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011106:	b141      	cbz	r1, 801111a <__swsetup_r+0x4a>
 8011108:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801110c:	4299      	cmp	r1, r3
 801110e:	d002      	beq.n	8011116 <__swsetup_r+0x46>
 8011110:	4628      	mov	r0, r5
 8011112:	f7fe ff0d 	bl	800ff30 <_free_r>
 8011116:	2300      	movs	r3, #0
 8011118:	6363      	str	r3, [r4, #52]	@ 0x34
 801111a:	89a3      	ldrh	r3, [r4, #12]
 801111c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011120:	81a3      	strh	r3, [r4, #12]
 8011122:	2300      	movs	r3, #0
 8011124:	6063      	str	r3, [r4, #4]
 8011126:	6923      	ldr	r3, [r4, #16]
 8011128:	6023      	str	r3, [r4, #0]
 801112a:	89a3      	ldrh	r3, [r4, #12]
 801112c:	f043 0308 	orr.w	r3, r3, #8
 8011130:	81a3      	strh	r3, [r4, #12]
 8011132:	6923      	ldr	r3, [r4, #16]
 8011134:	b94b      	cbnz	r3, 801114a <__swsetup_r+0x7a>
 8011136:	89a3      	ldrh	r3, [r4, #12]
 8011138:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801113c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011140:	d003      	beq.n	801114a <__swsetup_r+0x7a>
 8011142:	4621      	mov	r1, r4
 8011144:	4628      	mov	r0, r5
 8011146:	f000 f883 	bl	8011250 <__smakebuf_r>
 801114a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801114e:	f013 0201 	ands.w	r2, r3, #1
 8011152:	d00a      	beq.n	801116a <__swsetup_r+0x9a>
 8011154:	2200      	movs	r2, #0
 8011156:	60a2      	str	r2, [r4, #8]
 8011158:	6962      	ldr	r2, [r4, #20]
 801115a:	4252      	negs	r2, r2
 801115c:	61a2      	str	r2, [r4, #24]
 801115e:	6922      	ldr	r2, [r4, #16]
 8011160:	b942      	cbnz	r2, 8011174 <__swsetup_r+0xa4>
 8011162:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011166:	d1c5      	bne.n	80110f4 <__swsetup_r+0x24>
 8011168:	bd38      	pop	{r3, r4, r5, pc}
 801116a:	0799      	lsls	r1, r3, #30
 801116c:	bf58      	it	pl
 801116e:	6962      	ldrpl	r2, [r4, #20]
 8011170:	60a2      	str	r2, [r4, #8]
 8011172:	e7f4      	b.n	801115e <__swsetup_r+0x8e>
 8011174:	2000      	movs	r0, #0
 8011176:	e7f7      	b.n	8011168 <__swsetup_r+0x98>
 8011178:	20000188 	.word	0x20000188

0801117c <_raise_r>:
 801117c:	291f      	cmp	r1, #31
 801117e:	b538      	push	{r3, r4, r5, lr}
 8011180:	4605      	mov	r5, r0
 8011182:	460c      	mov	r4, r1
 8011184:	d904      	bls.n	8011190 <_raise_r+0x14>
 8011186:	2316      	movs	r3, #22
 8011188:	6003      	str	r3, [r0, #0]
 801118a:	f04f 30ff 	mov.w	r0, #4294967295
 801118e:	bd38      	pop	{r3, r4, r5, pc}
 8011190:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011192:	b112      	cbz	r2, 801119a <_raise_r+0x1e>
 8011194:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011198:	b94b      	cbnz	r3, 80111ae <_raise_r+0x32>
 801119a:	4628      	mov	r0, r5
 801119c:	f000 f830 	bl	8011200 <_getpid_r>
 80111a0:	4622      	mov	r2, r4
 80111a2:	4601      	mov	r1, r0
 80111a4:	4628      	mov	r0, r5
 80111a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111aa:	f000 b817 	b.w	80111dc <_kill_r>
 80111ae:	2b01      	cmp	r3, #1
 80111b0:	d00a      	beq.n	80111c8 <_raise_r+0x4c>
 80111b2:	1c59      	adds	r1, r3, #1
 80111b4:	d103      	bne.n	80111be <_raise_r+0x42>
 80111b6:	2316      	movs	r3, #22
 80111b8:	6003      	str	r3, [r0, #0]
 80111ba:	2001      	movs	r0, #1
 80111bc:	e7e7      	b.n	801118e <_raise_r+0x12>
 80111be:	2100      	movs	r1, #0
 80111c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80111c4:	4620      	mov	r0, r4
 80111c6:	4798      	blx	r3
 80111c8:	2000      	movs	r0, #0
 80111ca:	e7e0      	b.n	801118e <_raise_r+0x12>

080111cc <raise>:
 80111cc:	4b02      	ldr	r3, [pc, #8]	@ (80111d8 <raise+0xc>)
 80111ce:	4601      	mov	r1, r0
 80111d0:	6818      	ldr	r0, [r3, #0]
 80111d2:	f7ff bfd3 	b.w	801117c <_raise_r>
 80111d6:	bf00      	nop
 80111d8:	20000188 	.word	0x20000188

080111dc <_kill_r>:
 80111dc:	b538      	push	{r3, r4, r5, lr}
 80111de:	4d07      	ldr	r5, [pc, #28]	@ (80111fc <_kill_r+0x20>)
 80111e0:	2300      	movs	r3, #0
 80111e2:	4604      	mov	r4, r0
 80111e4:	4608      	mov	r0, r1
 80111e6:	4611      	mov	r1, r2
 80111e8:	602b      	str	r3, [r5, #0]
 80111ea:	f7f0 f909 	bl	8001400 <_kill>
 80111ee:	1c43      	adds	r3, r0, #1
 80111f0:	d102      	bne.n	80111f8 <_kill_r+0x1c>
 80111f2:	682b      	ldr	r3, [r5, #0]
 80111f4:	b103      	cbz	r3, 80111f8 <_kill_r+0x1c>
 80111f6:	6023      	str	r3, [r4, #0]
 80111f8:	bd38      	pop	{r3, r4, r5, pc}
 80111fa:	bf00      	nop
 80111fc:	20006cc4 	.word	0x20006cc4

08011200 <_getpid_r>:
 8011200:	f7f0 b8f6 	b.w	80013f0 <_getpid>

08011204 <__swhatbuf_r>:
 8011204:	b570      	push	{r4, r5, r6, lr}
 8011206:	460c      	mov	r4, r1
 8011208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801120c:	2900      	cmp	r1, #0
 801120e:	b096      	sub	sp, #88	@ 0x58
 8011210:	4615      	mov	r5, r2
 8011212:	461e      	mov	r6, r3
 8011214:	da0d      	bge.n	8011232 <__swhatbuf_r+0x2e>
 8011216:	89a3      	ldrh	r3, [r4, #12]
 8011218:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801121c:	f04f 0100 	mov.w	r1, #0
 8011220:	bf14      	ite	ne
 8011222:	2340      	movne	r3, #64	@ 0x40
 8011224:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011228:	2000      	movs	r0, #0
 801122a:	6031      	str	r1, [r6, #0]
 801122c:	602b      	str	r3, [r5, #0]
 801122e:	b016      	add	sp, #88	@ 0x58
 8011230:	bd70      	pop	{r4, r5, r6, pc}
 8011232:	466a      	mov	r2, sp
 8011234:	f000 f848 	bl	80112c8 <_fstat_r>
 8011238:	2800      	cmp	r0, #0
 801123a:	dbec      	blt.n	8011216 <__swhatbuf_r+0x12>
 801123c:	9901      	ldr	r1, [sp, #4]
 801123e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011242:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011246:	4259      	negs	r1, r3
 8011248:	4159      	adcs	r1, r3
 801124a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801124e:	e7eb      	b.n	8011228 <__swhatbuf_r+0x24>

08011250 <__smakebuf_r>:
 8011250:	898b      	ldrh	r3, [r1, #12]
 8011252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011254:	079d      	lsls	r5, r3, #30
 8011256:	4606      	mov	r6, r0
 8011258:	460c      	mov	r4, r1
 801125a:	d507      	bpl.n	801126c <__smakebuf_r+0x1c>
 801125c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011260:	6023      	str	r3, [r4, #0]
 8011262:	6123      	str	r3, [r4, #16]
 8011264:	2301      	movs	r3, #1
 8011266:	6163      	str	r3, [r4, #20]
 8011268:	b003      	add	sp, #12
 801126a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801126c:	ab01      	add	r3, sp, #4
 801126e:	466a      	mov	r2, sp
 8011270:	f7ff ffc8 	bl	8011204 <__swhatbuf_r>
 8011274:	9f00      	ldr	r7, [sp, #0]
 8011276:	4605      	mov	r5, r0
 8011278:	4639      	mov	r1, r7
 801127a:	4630      	mov	r0, r6
 801127c:	f7fe fecc 	bl	8010018 <_malloc_r>
 8011280:	b948      	cbnz	r0, 8011296 <__smakebuf_r+0x46>
 8011282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011286:	059a      	lsls	r2, r3, #22
 8011288:	d4ee      	bmi.n	8011268 <__smakebuf_r+0x18>
 801128a:	f023 0303 	bic.w	r3, r3, #3
 801128e:	f043 0302 	orr.w	r3, r3, #2
 8011292:	81a3      	strh	r3, [r4, #12]
 8011294:	e7e2      	b.n	801125c <__smakebuf_r+0xc>
 8011296:	89a3      	ldrh	r3, [r4, #12]
 8011298:	6020      	str	r0, [r4, #0]
 801129a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801129e:	81a3      	strh	r3, [r4, #12]
 80112a0:	9b01      	ldr	r3, [sp, #4]
 80112a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80112a6:	b15b      	cbz	r3, 80112c0 <__smakebuf_r+0x70>
 80112a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80112ac:	4630      	mov	r0, r6
 80112ae:	f000 f81d 	bl	80112ec <_isatty_r>
 80112b2:	b128      	cbz	r0, 80112c0 <__smakebuf_r+0x70>
 80112b4:	89a3      	ldrh	r3, [r4, #12]
 80112b6:	f023 0303 	bic.w	r3, r3, #3
 80112ba:	f043 0301 	orr.w	r3, r3, #1
 80112be:	81a3      	strh	r3, [r4, #12]
 80112c0:	89a3      	ldrh	r3, [r4, #12]
 80112c2:	431d      	orrs	r5, r3
 80112c4:	81a5      	strh	r5, [r4, #12]
 80112c6:	e7cf      	b.n	8011268 <__smakebuf_r+0x18>

080112c8 <_fstat_r>:
 80112c8:	b538      	push	{r3, r4, r5, lr}
 80112ca:	4d07      	ldr	r5, [pc, #28]	@ (80112e8 <_fstat_r+0x20>)
 80112cc:	2300      	movs	r3, #0
 80112ce:	4604      	mov	r4, r0
 80112d0:	4608      	mov	r0, r1
 80112d2:	4611      	mov	r1, r2
 80112d4:	602b      	str	r3, [r5, #0]
 80112d6:	f7f0 f8f3 	bl	80014c0 <_fstat>
 80112da:	1c43      	adds	r3, r0, #1
 80112dc:	d102      	bne.n	80112e4 <_fstat_r+0x1c>
 80112de:	682b      	ldr	r3, [r5, #0]
 80112e0:	b103      	cbz	r3, 80112e4 <_fstat_r+0x1c>
 80112e2:	6023      	str	r3, [r4, #0]
 80112e4:	bd38      	pop	{r3, r4, r5, pc}
 80112e6:	bf00      	nop
 80112e8:	20006cc4 	.word	0x20006cc4

080112ec <_isatty_r>:
 80112ec:	b538      	push	{r3, r4, r5, lr}
 80112ee:	4d06      	ldr	r5, [pc, #24]	@ (8011308 <_isatty_r+0x1c>)
 80112f0:	2300      	movs	r3, #0
 80112f2:	4604      	mov	r4, r0
 80112f4:	4608      	mov	r0, r1
 80112f6:	602b      	str	r3, [r5, #0]
 80112f8:	f7f0 f8f2 	bl	80014e0 <_isatty>
 80112fc:	1c43      	adds	r3, r0, #1
 80112fe:	d102      	bne.n	8011306 <_isatty_r+0x1a>
 8011300:	682b      	ldr	r3, [r5, #0]
 8011302:	b103      	cbz	r3, 8011306 <_isatty_r+0x1a>
 8011304:	6023      	str	r3, [r4, #0]
 8011306:	bd38      	pop	{r3, r4, r5, pc}
 8011308:	20006cc4 	.word	0x20006cc4

0801130c <_init>:
 801130c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801130e:	bf00      	nop
 8011310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011312:	bc08      	pop	{r3}
 8011314:	469e      	mov	lr, r3
 8011316:	4770      	bx	lr

08011318 <_fini>:
 8011318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801131a:	bf00      	nop
 801131c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801131e:	bc08      	pop	{r3}
 8011320:	469e      	mov	lr, r3
 8011322:	4770      	bx	lr
