#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002354017fec0 .scope module, "LFSR_tb" "LFSR_tb" 2 3;
 .timescale -9 -12;
P_000002354017fbe0 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
P_000002354017fc18 .param/l "LFSR_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_000002354017fc50 .param/l "Number_of_test_cases" 0 2 6, +C4<00000000000000000000000000000101>;
v00000235401ebfb0 .array "Expected_outputs", 0 4, 7 0;
v00000235401ec0f0_0 .net "OUT_tb", 0 0, v0000023540189bd0_0;  1 drivers
v00000235401ebd30_0 .var "Seed_tb", 7 0;
v00000235401eb970 .array "Test_seeds", 0 4, 7 0;
v00000235401ec730_0 .net "Valid_tb", 0 0, v0000023540189d10_0;  1 drivers
v00000235401ec7d0_0 .var "clock_tb", 0 0;
v00000235401eb8d0_0 .var "enable_out_tb", 0 0;
v00000235401ebbf0_0 .var "enable_tb", 0 0;
v00000235401eba10_0 .var/i "i", 31 0;
v00000235401ebb50_0 .var/i "oper", 31 0;
v00000235401ebc90_0 .var "reset_tb", 0 0;
S_00000235401899a0 .scope module, "DUT" "LFSR" 2 110, 3 22 0, S_000002354017fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "Seed";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "enable_out";
    .port_info 5 /OUTPUT 1 "OUT";
    .port_info 6 /OUTPUT 1 "Valid";
P_0000023540177fb0 .param/l "taps" 0 3 43, C4<10101010>;
L_0000023540193940 .functor XOR 7, L_00000235401ed5f0, L_00000235401ee3b0, C4<0000000>, C4<0000000>;
v000002354017fc90_0 .net "Bits0to6", 6 0, L_00000235401ee3b0;  1 drivers
v0000023540152f30_0 .net "Feedback", 0 0, L_00000235401ed870;  1 drivers
v0000023540189b30_0 .var "LFSR", 7 0;
v0000023540189bd0_0 .var "OUT", 0 0;
v0000023540189c70_0 .net "Seed", 7 0, v00000235401ebd30_0;  1 drivers
v0000023540189d10_0 .var "Valid", 0 0;
v0000023540184300_0 .net *"_ivl_1", 6 0, L_00000235401ee8b0;  1 drivers
v00000235401843a0_0 .net *"_ivl_10", 6 0, L_00000235401ed5f0;  1 drivers
L_00000235401ef100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000235401ec410_0 .net *"_ivl_13", 5 0, L_00000235401ef100;  1 drivers
v00000235401ec4b0_0 .net *"_ivl_14", 6 0, L_0000023540193940;  1 drivers
v00000235401ec370_0 .net *"_ivl_3", 0 0, L_00000235401edc30;  1 drivers
L_00000235401ef0b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000235401ebdd0_0 .net *"_ivl_7", 5 0, L_00000235401ef0b8;  1 drivers
v00000235401ec550_0 .net *"_ivl_9", 0 0, L_00000235401ed190;  1 drivers
v00000235401ec190_0 .net "clock", 0 0, v00000235401ec7d0_0;  1 drivers
v00000235401ebab0_0 .net "enable", 0 0, v00000235401ebbf0_0;  1 drivers
v00000235401ec5f0_0 .net "enable_out", 0 0, v00000235401eb8d0_0;  1 drivers
v00000235401ec050_0 .var/i "i", 31 0;
v00000235401ebe70_0 .net "reset", 0 0, v00000235401ebc90_0;  1 drivers
E_00000235401782b0/0 .event negedge, v00000235401ebe70_0;
E_00000235401782b0/1 .event posedge, v00000235401ec190_0;
E_00000235401782b0 .event/or E_00000235401782b0/0, E_00000235401782b0/1;
L_00000235401ee8b0 .part v0000023540189b30_0, 0, 7;
L_00000235401edc30 .reduce/nor L_00000235401ee8b0;
L_00000235401ee3b0 .concat [ 1 6 0 0], L_00000235401edc30, L_00000235401ef0b8;
L_00000235401ed190 .part v0000023540189b30_0, 7, 1;
L_00000235401ed5f0 .concat [ 1 6 0 0], L_00000235401ed190, L_00000235401ef100;
L_00000235401ed870 .part L_0000023540193940, 0, 1;
S_0000023540184550 .scope task, "Reset" "Reset" 2 66, 2 66 0, S_000002354017fec0;
 .timescale -9 -12;
TD_LFSR_tb.Reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235401ebc90_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ebc90_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235401ebc90_0, 0, 1;
    %end;
S_00000235401846e0 .scope task, "check_out" "check_out" 2 88, 2 88 0, S_000002354017fec0;
 .timescale -9 -12;
v00000235401ebf10_0 .var "OP_result", 7 0;
v00000235401ec230_0 .var "expected_output", 7 0;
v00000235401ec690_0 .var/i "number", 31 0;
E_00000235401783b0 .event posedge, v0000023540189d10_0;
TD_LFSR_tb.check_out ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ebbf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235401eb8d0_0, 0, 1;
    %wait E_00000235401783b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000235401eba10_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000235401eba10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %load/vec4 v00000235401ec0f0_0;
    %ix/getv/s 4, v00000235401eba10_0;
    %store/vec4 v00000235401ebf10_0, 4, 1;
    %load/vec4 v00000235401eba10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000235401eba10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v00000235401ebf10_0;
    %load/vec4 v00000235401ec230_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 101 "$display", "Test case %0d has succeeded", v00000235401ec690_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 103 "$display", "Test case %0d has failed", v00000235401ec690_0 {0 0 0};
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401eb8d0_0, 0, 1;
    %end;
S_0000023540184870 .scope task, "initialization" "initialization" 2 55, 2 55 0, S_000002354017fec0;
 .timescale -9 -12;
TD_LFSR_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ebc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401eb8d0_0, 0, 1;
    %pushi/vec4 147, 0, 8;
    %store/vec4 v00000235401ebd30_0, 0, 8;
    %end;
S_0000023540184a00 .scope task, "operation" "operation" 2 77, 2 77 0, S_000002354017fec0;
 .timescale -9 -12;
v00000235401ec2d0_0 .var "IN_Seed", 7 0;
TD_LFSR_tb.operation ;
    %load/vec4 v00000235401ec2d0_0;
    %store/vec4 v00000235401ebd30_0, 0, 8;
    %fork TD_LFSR_tb.Reset, S_0000023540184550;
    %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235401ebbf0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ebbf0_0, 0, 1;
    %end;
    .scope S_00000235401899a0;
T_4 ;
    %wait E_00000235401782b0;
    %load/vec4 v00000235401ebe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023540189bd0_0, 0;
    %load/vec4 v0000023540189c70_0;
    %assign/vec4 v0000023540189b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023540189d10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000235401ebab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023540152f30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023540189b30_0, 4, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000235401ec050_0, 0, 32;
T_4.4 ;
    %load/vec4 v00000235401ec050_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v00000235401ec050_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000023540152f30_0;
    %load/vec4 v0000023540189b30_0;
    %load/vec4 v00000235401ec050_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000235401ec050_0;
    %assign/vec4/off/d v0000023540189b30_0, 4, 5;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000023540189b30_0;
    %load/vec4 v00000235401ec050_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000235401ec050_0;
    %assign/vec4/off/d v0000023540189b30_0, 4, 5;
T_4.7 ;
    %load/vec4 v00000235401ec050_0;
    %subi 1, 0, 32;
    %store/vec4 v00000235401ec050_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000235401ec5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000023540189b30_0;
    %split/vec4 1;
    %assign/vec4 v0000023540189bd0_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023540189b30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023540189d10_0, 0, 1;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002354017fec0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235401ec7d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235401ec7d0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002354017fec0;
T_6 ;
    %vpi_call 2 35 "$dumpfile", "LFSR.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$readmemb", "Seeds_b.txt", v00000235401eb970 {0 0 0};
    %vpi_call 2 40 "$readmemb", "Expec_Out_b.txt", v00000235401ebfb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000235401ebb50_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000235401ebb50_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v00000235401ebb50_0;
    %load/vec4a v00000235401eb970, 4;
    %store/vec4 v00000235401ec2d0_0, 0, 8;
    %fork TD_LFSR_tb.operation, S_0000023540184a00;
    %join;
    %ix/getv/s 4, v00000235401ebb50_0;
    %load/vec4a v00000235401ebfb0, 4;
    %store/vec4 v00000235401ec230_0, 0, 8;
    %load/vec4 v00000235401ebb50_0;
    %store/vec4 v00000235401ec690_0, 0, 32;
    %fork TD_LFSR_tb.check_out, S_00000235401846e0;
    %join;
    %load/vec4 v00000235401ebb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000235401ebb50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 100000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LFSR_tb.v";
    "./LFSR.v";
