Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 07:10:07 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf4_fmaps_memcore
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_10/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_12/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_13/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_21/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_7/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_9/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_11/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_14/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_15/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_16/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_17/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_18/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_2/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_20/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_28/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_3/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_30/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_4/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_5/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_6/ENARDEN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_8/ENARDEN
                                                              inf           
address1[9]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[10]
                                                              inf           
address1[10]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[11]
                                                              inf           
address1[11]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[12]
                                                              inf           
address1[12]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[13]
                                                              inf           
address1[13]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[14]
                                                              inf           
address1[0]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[1]
                                                              inf           
address1[1]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[2]
                                                              inf           
address1[2]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[3]
                                                              inf           
address1[3]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[4]
                                                              inf           
address1[4]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[5]
                                                              inf           
address1[5]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[6]
                                                              inf           
address1[6]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[7]
                                                              inf           
address1[7]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[8]
                                                              inf           
address1[8]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[9]
                                                              inf           
address0[9]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[10]
                                                              inf           
address0[10]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[11]
                                                              inf           
address0[11]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[12]
                                                              inf           
address0[12]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[13]
                                                              inf           
address0[13]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[14]
                                                              inf           
address0[0]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[1]
                                                              inf           
address0[1]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[2]
                                                              inf           
address0[2]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[3]
                                                              inf           
address0[3]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[4]
                                                              inf           
address0[4]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[5]
                                                              inf           
address0[5]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[6]
                                                              inf           
address0[6]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[7]
                                                              inf           
address0[7]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[8]
                                                              inf           
address0[8]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[9]
                                                              inf           
d1[0]                          td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/DIADI[0]
                                                              inf           
d1[1]                          td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/DIADI[1]
                                                              inf           
ce0                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/ENBWREN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_0/WEA[0]
                                                              inf           
address1[9]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[10]
                                                              inf           
address1[10]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[11]
                                                              inf           
address1[11]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[12]
                                                              inf           
address1[12]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[13]
                                                              inf           
address1[13]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[14]
                                                              inf           
address1[0]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[1]
                                                              inf           
address1[1]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[2]
                                                              inf           
address1[2]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[3]
                                                              inf           
address1[3]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[4]
                                                              inf           
address1[4]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[5]
                                                              inf           
address1[5]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[6]
                                                              inf           
address1[6]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[7]
                                                              inf           
address1[7]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[8]
                                                              inf           
address1[8]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[9]
                                                              inf           
address0[9]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[10]
                                                              inf           
address0[10]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[11]
                                                              inf           
address0[11]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[12]
                                                              inf           
address0[12]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[13]
                                                              inf           
address0[13]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[14]
                                                              inf           
address0[0]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[1]
                                                              inf           
address0[1]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[2]
                                                              inf           
address0[2]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[3]
                                                              inf           
address0[3]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[4]
                                                              inf           
address0[4]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[5]
                                                              inf           
address0[5]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[6]
                                                              inf           
address0[6]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[7]
                                                              inf           
address0[7]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[8]
                                                              inf           
address0[8]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[9]
                                                              inf           
d1[2]                          td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/DIADI[0]
                                                              inf           
d1[3]                          td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/DIADI[1]
                                                              inf           
ce0                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/ENBWREN
                                                              inf           
ce1                            td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_1/WEA[0]
                                                              inf           
address1[9]                    td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_10/ADDRARDADDR[10]
                                                              inf           
address1[10]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_10/ADDRARDADDR[11]
                                                              inf           
address1[11]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_10/ADDRARDADDR[12]
                                                              inf           
address1[12]                   td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_10/ADDRARDADDR[13]
                                                              inf           



