#  
do sim.do
# Cannot open macro file: sim.do
dir
# behavioral  rtl  simulation  synthesis	testbench  transcript
cd simulation
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module de0_nano
# 
# Top level modules:
# 	de0_nano
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module adc_128s022
# 
# Top level modules:
# 	adc_128s022
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module adxl345_accelerometer
# 
# Top level modules:
# 	adxl345_accelerometer
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module i2c_eeprom_2k
# 
# Top level modules:
# 	i2c_eeprom_2k
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module issi_16Mx16_SDRAM
# 
# Top level modules:
# 	issi_16Mx16_SDRAM
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# vsim -voptargs=+acc work.testbench 
# Loading work.testbench
# Loading work.de0_nano
# Loading work.i2c_eeprom_2k
# Loading work.adc_128s022
# Loading work.adxl345_accelerometer
# Loading work.issi_16Mx16_SDRAM
# RESET RELEASED @                   12
# SIMULATION COMPLETE @                 1005
# ** Note: $finish    : ../testbench/testbench.v(191)
#    Time: 1005 ps  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at ../testbench/testbench.v line 191
# Simulation Breakpoint: 1
# Break in Module testbench at ../testbench/testbench.v line 191
# MACRO ./sim.do PAUSED at line 11
quit -sim
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module de0_nano
# 
# Top level modules:
# 	de0_nano
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module adc_128s022
# 
# Top level modules:
# 	adc_128s022
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module adxl345_accelerometer
# 
# Top level modules:
# 	adxl345_accelerometer
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module i2c_eeprom_2k
# 
# Top level modules:
# 	i2c_eeprom_2k
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module issi_16Mx16_SDRAM
# 
# Top level modules:
# 	issi_16Mx16_SDRAM
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# vsim -voptargs=+acc work.testbench 
# Loading work.testbench
# Loading work.de0_nano
# Loading work.i2c_eeprom_2k
# Loading work.adc_128s022
# Loading work.adxl345_accelerometer
# Loading work.issi_16Mx16_SDRAM
# RESET RELEASED @                   12
# SIMULATION COMPLETE @                 1005
# ** Note: $finish    : ../testbench/testbench.v(191)
#    Time: 1005 ps  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at ../testbench/testbench.v line 191
# Simulation Breakpoint: 1
# Break in Module testbench at ../testbench/testbench.v line 191
# MACRO ./sim.do PAUSED at line 11
quit
