;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	SLT -107, -20
	ADD #270, 66
	SUB @120, 106
	SUB @120, 106
	MOV -7, <-20
	ADD #300, 90
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	JMP 0, #2
	MOV -7, <-20
	CMP 110, 9
	JMZ -7, @-20
	SUB @127, 106
	SUB #72, @200
	SPL 0, <922
	MOV @0, @52
	ADD 1, 20
	ADD 10, 8
	SUB @127, 106
	SUB @1, 2
	SUB #300, 90
	ADD @127, 106
	CMP 1, 20
	SUB @127, 106
	SPL 0, <922
	SLT 0, 0
	SUB @127, 106
	MOV @0, @52
	JMZ -7, @-20
	SUB #0, -92
	SUB #300, 90
	SUB @127, 106
	SLT 0, 0
	JMN 0, #2
	SPL 0, <922
	CMP 110, 9
	JMN 0, #2
	SUB #300, 90
	DJN -1, @-20
	MOV -7, <-20
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <922
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB @120, 106
	SLT -107, -20
