// Seed: 3630485091
module module_0;
  always if (id_1) id_2 <= #1 id_2;
  reg id_3;
  assign id_1 = 1 ==? 1 - -1;
  assign id_1 = id_1#(.id_3(""), .id_1(-1), .id_1(1));
  assign id_2 = id_2;
  assign id_1 = id_2;
  always id_2 = -1;
  wire id_4;
  assign module_2.id_2 = 0;
  always id_1 = #1 id_3;
  wire \id_5 ;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0#(-1)
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
