# Chapter 3.2: Multiplication Algorithms

## ğŸ“‹ Chapter Overview

This chapter covers binary multiplication algorithms and hardware implementations. We explore the basic shift-and-add method, array multipliers, and introduce the foundation for understanding more advanced algorithms like Booth's multiplication.

---

## ğŸ¯ Learning Objectives

- Understand binary multiplication fundamentals
- Implement shift-and-add multiplication algorithm
- Design hardware multipliers using sequential and combinational approaches
- Analyze array multiplier architecture
- Compare different multiplier implementations

---

## 1. Binary Multiplication Basics

### ğŸ“Œ Manual Binary Multiplication

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BINARY MULTIPLICATION EXAMPLE                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Example: 1101 Ã— 1011 (13 Ã— 11 = 143)                                  â”‚
â”‚                                                                          â”‚
â”‚                    1 1 0 1   (M = Multiplicand = 13)                    â”‚
â”‚                  Ã— 1 0 1 1   (Q = Multiplier = 11)                      â”‚
â”‚                  â”€â”€â”€â”€â”€â”€â”€â”€â”€                                               â”‚
â”‚                    1 1 0 1   (M Ã— Qâ‚€ = M Ã— 1)                           â”‚
â”‚                  1 1 0 1     (M Ã— Qâ‚ = M Ã— 1, shifted left 1)           â”‚
â”‚                0 0 0 0       (M Ã— Qâ‚‚ = M Ã— 0, shifted left 2)           â”‚
â”‚              1 1 0 1         (M Ã— Qâ‚ƒ = M Ã— 1, shifted left 3)           â”‚
â”‚              â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                               â”‚
â”‚            1 0 0 0 1 1 1 1   (Sum of partial products = 143)            â”‚
â”‚                                                                          â”‚
â”‚   Key Observations:                                                      â”‚
â”‚   â€¢ Each partial product is either 0 or M (shifted)                     â”‚
â”‚   â€¢ Position depends on bit position in multiplier                      â”‚
â”‚   â€¢ Final sum requires adding n partial products                        â”‚
â”‚                                                                          â”‚
â”‚   Product Size:                                                          â”‚
â”‚   n-bit Ã— n-bit = 2n-bit result                                         â”‚
â”‚   4-bit Ã— 4-bit = 8-bit result                                          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Shift-and-Add Algorithm

### ğŸ“Œ Sequential Multiplier Algorithm

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SHIFT-AND-ADD ALGORITHM                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Algorithm (Unsigned Multiplication):                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   INPUT: M (n-bit multiplicand), Q (n-bit multiplier)            â”‚  â”‚
â”‚   â”‚   OUTPUT: P (2n-bit product)                                     â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   1. Initialize: A â† 0 (n-bit accumulator)                       â”‚  â”‚
â”‚   â”‚                  Q â† multiplier                                  â”‚  â”‚
â”‚   â”‚                  M â† multiplicand                                â”‚  â”‚
â”‚   â”‚                  Count â† n                                       â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   2. REPEAT n times:                                             â”‚  â”‚
â”‚   â”‚      a. IF Qâ‚€ = 1 THEN A â† A + M                                 â”‚  â”‚
â”‚   â”‚      b. Shift (A,Q) right 1 bit arithmetically                   â”‚  â”‚
â”‚   â”‚         - MSB of A fills from carry (or sign for signed)         â”‚  â”‚
â”‚   â”‚         - LSB of A goes into MSB of Q                            â”‚  â”‚
â”‚   â”‚         - LSB of Q is discarded                                  â”‚  â”‚
â”‚   â”‚      c. Count â† Count - 1                                        â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   3. Product = (A, Q) concatenated                               â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Algorithm Trace: 5 Ã— 3 (4-bit)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EXAMPLE: 5 Ã— 3 = 15                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   M = 0101 (5), Q = 0011 (3)                                            â”‚
â”‚   Initialize: A = 0000, Q = 0011                                        â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Step  â”‚  A        Q       Qâ‚€   Action                            â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Init  â”‚  0000    0011     1    Qâ‚€=1: A = 0000+0101 = 0101        â”‚  â”‚
â”‚   â”‚       â”‚  0010    1001          Shift right (A,Q)                 â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚   1   â”‚  0010    1001     1    Qâ‚€=1: A = 0010+0101 = 0111        â”‚  â”‚
â”‚   â”‚       â”‚  0011    1100          Shift right (A,Q)                 â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚   2   â”‚  0011    1100     0    Qâ‚€=0: No add                      â”‚  â”‚
â”‚   â”‚       â”‚  0001    1110          Shift right (A,Q)                 â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚   3   â”‚  0001    1110     0    Qâ‚€=0: No add                      â”‚  â”‚
â”‚   â”‚       â”‚  0000    1111          Shift right (A,Q)                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Result: A,Q = 0000 1111 = 15 âœ“                                        â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Hardware Multiplier Design

### ğŸ“Œ Sequential Multiplier Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SEQUENTIAL MULTIPLIER HARDWARE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚
â”‚                         â”‚  Multiplicand   â”‚                             â”‚
â”‚                         â”‚   Register M    â”‚                             â”‚
â”‚                         â”‚    (n bits)     â”‚                             â”‚
â”‚                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                                  â”‚                                       â”‚
â”‚                                  â–¼                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚                                                                 â”‚    â”‚
â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚    â”‚
â”‚   â”‚    â”‚              n-bit Adder                            â”‚     â”‚    â”‚
â”‚   â”‚    â”‚                                                     â”‚     â”‚    â”‚
â”‚   â”‚    â”‚            A = A + M (when Qâ‚€ = 1)                  â”‚     â”‚    â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚    â”‚
â”‚   â”‚                              â”‚                                  â”‚    â”‚
â”‚   â”‚                              â–¼                                  â”‚    â”‚
â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚    â”‚
â”‚   â”‚    â”‚  Carry â”€â”€â–º  A Register   â”‚   Q Register  â”€â”€â–º Qâ‚€    â”‚      â”‚    â”‚
â”‚   â”‚    â”‚   in       (n bits)      â”‚    (n bits)             â”‚      â”‚    â”‚
â”‚   â”‚    â”‚           â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º         â”‚      â”‚    â”‚
â”‚   â”‚    â”‚              Shift Right (arithmetic)              â”‚      â”‚    â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚    â”‚
â”‚   â”‚                                                                 â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                              â”‚                                           â”‚
â”‚                              â”‚ Qâ‚€                                        â”‚
â”‚                              â–¼                                           â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚                    â”‚  Control Unit  â”‚â—„â”€â”€ Clock                          â”‚
â”‚                    â”‚                â”‚                                   â”‚
â”‚                    â”‚  â€¢ Count = n   â”‚                                   â”‚
â”‚                    â”‚  â€¢ IF Qâ‚€ â†’ Add â”‚                                   â”‚
â”‚                    â”‚  â€¢ Shift A,Q   â”‚                                   â”‚
â”‚                    â”‚  â€¢ Decrement   â”‚                                   â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                                          â”‚
â”‚   Control Sequence per cycle:                                           â”‚
â”‚   1. Check Qâ‚€                                                           â”‚
â”‚   2. If Qâ‚€=1, add M to A                                                â”‚
â”‚   3. Shift (A,Q) right                                                  â”‚
â”‚   4. Decrement counter                                                  â”‚
â”‚   5. If counter â‰  0, repeat                                             â”‚
â”‚                                                                          â”‚
â”‚   Time: n clock cycles for n-bit multiplication                         â”‚
â”‚   Hardware: 1 adder + 2n-bit shift register + control                   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Control Signals and Timing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TIMING DIAGRAM                                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Clock    â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”              â”‚
â”‚         â”€â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”€            â”‚
â”‚                                                                          â”‚
â”‚   Load   â”€â”€â”€â”                                                            â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€              â”‚
â”‚                                                                          â”‚
â”‚   Add    â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                                              â”‚
â”‚               â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                â”‚
â”‚                                                                          â”‚
â”‚   Shift  â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                   â”‚
â”‚                 â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€                â”‚
â”‚                                                                          â”‚
â”‚   Done   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚                                                    â””â”€â”€â”€â”€                â”‚
â”‚                                                                          â”‚
â”‚            â–²     â–²     â–²     â–²     â–²     â–²     â–²     â–²                  â”‚
â”‚            â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚                  â”‚
â”‚          Init  Cyc1  Cyc1  Cyc2  Cyc2  Cyc3  Cyc3  Cyc4                 â”‚
â”‚          Load  Add   Shft  Add   Shft  (skip) Shft Done                 â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Array Multiplier

### ğŸ“Œ Parallel Multiplication

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ARRAY MULTIPLIER CONCEPT                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Idea: Compute all partial products simultaneously and add them        â”‚
â”‚   using a regular array of full adders                                  â”‚
â”‚                                                                          â”‚
â”‚   For 4-bit Ã— 4-bit:                                                    â”‚
â”‚                                                                          â”‚
â”‚              Aâ‚ƒ  Aâ‚‚  Aâ‚  Aâ‚€                                             â”‚
â”‚            Ã— Bâ‚ƒ  Bâ‚‚  Bâ‚  Bâ‚€                                             â”‚
â”‚            â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                          â”‚
â”‚                                                                          â”‚
â”‚   Partial Products (PP):                                                â”‚
â”‚   PPâ‚€ = Aâ‚ƒBâ‚€  Aâ‚‚Bâ‚€  Aâ‚Bâ‚€  Aâ‚€Bâ‚€                                          â”‚
â”‚   PPâ‚ =     Aâ‚ƒBâ‚  Aâ‚‚Bâ‚  Aâ‚Bâ‚  Aâ‚€Bâ‚                                      â”‚
â”‚   PPâ‚‚ =         Aâ‚ƒBâ‚‚  Aâ‚‚Bâ‚‚  Aâ‚Bâ‚‚  Aâ‚€Bâ‚‚                                  â”‚
â”‚   PPâ‚ƒ =             Aâ‚ƒBâ‚ƒ  Aâ‚‚Bâ‚ƒ  Aâ‚Bâ‚ƒ  Aâ‚€Bâ‚ƒ                              â”‚
â”‚                                                                          â”‚
â”‚   Each Aáµ¢Bâ±¼ is a simple AND gate!                                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4Ã—4 Array Multiplier Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4Ã—4 ARRAY MULTIPLIER                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚             Bâ‚ƒ     Bâ‚‚     Bâ‚     Bâ‚€                                     â”‚
â”‚              â”‚      â”‚      â”‚      â”‚                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼      â–¼                                 â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚      Aâ‚€â”€â–º&  Aâ‚€â”€â–º&  Aâ‚€â”€â–º&  Aâ‚€â”€â–º&                                 â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â”‚                                 â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼      â–¼                                 â”‚   â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”    â”‚                                 â”‚   â”‚
â”‚   â”‚   0â”€â”€â”€â–ºâ”‚HA â”‚â—„â”€â”‚HA â”‚â—„â”€â”‚HA â”‚â—„â”€â”€â”€â”¤                    Row 0        â”‚   â”‚
â”‚   â”‚        â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜    â”‚                                 â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Pâ‚€          â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼                                        â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚      Aâ‚â”€â–º&  Aâ‚â”€â–º&  Aâ‚â”€â–º&  Aâ‚â”€â–º&                                 â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â”‚                                 â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼      â–¼                                 â”‚   â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   0â”€â”€â”€â–ºâ”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚HA â”‚               Row 1           â”‚   â”‚
â”‚   â”‚        â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜                               â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Pâ‚          â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼                                        â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚      Aâ‚‚â”€â–º&  Aâ‚‚â”€â–º&  Aâ‚‚â”€â–º&  Aâ‚‚â”€â–º&                                 â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â”‚                                 â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼      â–¼                                 â”‚   â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   0â”€â”€â”€â–ºâ”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚FA â”‚               Row 2           â”‚   â”‚
â”‚   â”‚        â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜                               â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Pâ‚‚          â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼                                        â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚      Aâ‚ƒâ”€â–º&  Aâ‚ƒâ”€â–º&  Aâ‚ƒâ”€â–º&  Aâ‚ƒâ”€â–º&                                 â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â”‚                                 â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼      â–¼                                 â”‚   â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   0â”€â”€â”€â–ºâ”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚FA â”‚â—„â”€â”‚FA â”‚               Row 3           â”‚   â”‚
â”‚   â”‚        â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜  â””â”€â”¬â”€â”˜                               â”‚   â”‚
â”‚   â”‚          â”‚      â”‚      â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Pâ‚ƒ          â”‚   â”‚
â”‚   â”‚          â–¼      â–¼      â–¼                                        â”‚   â”‚
â”‚   â”‚          Pâ‚‡     Pâ‚†     Pâ‚…     Pâ‚„                                â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Components for nÃ—n multiplier:                                        â”‚
â”‚   â€¢ nÂ² AND gates (partial product generation)                           â”‚
â”‚   â€¢ n(n-2) full adders                                                  â”‚
â”‚   â€¢ n half adders                                                        â”‚
â”‚                                                                          â”‚
â”‚   Delay: O(2n) gate delays (diagonal path through FAs)                  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Signed Multiplication

### ğŸ“Œ Handling Signed Numbers

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIGNED MULTIPLICATION OPTIONS                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Option 1: Convert to Positive, Multiply, Adjust Sign                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   1. Record sign: Sign = M_sign XOR Q_sign                       â”‚  â”‚
â”‚   â”‚   2. Convert M and Q to positive if negative                     â”‚  â”‚
â”‚   â”‚   3. Perform unsigned multiplication                             â”‚  â”‚
â”‚   â”‚   4. If Sign = 1, negate result                                  â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Option 2: Use Booth's Algorithm (Chapter 3.3)                         â”‚
â”‚   â€¢ Handles signed numbers directly                                     â”‚
â”‚   â€¢ More efficient for numbers with runs of 1s                          â”‚
â”‚                                                                          â”‚
â”‚   Option 3: Baugh-Wooley Algorithm                                      â”‚
â”‚   â€¢ Modified array multiplier for 2's complement                        â”‚
â”‚   â€¢ Inverts specific partial products and adds correction              â”‚
â”‚                                                                          â”‚
â”‚   Sign Rules:                                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚  (+) Ã— (+)     â”‚  Positive result                                â”‚  â”‚
â”‚   â”‚  (+) Ã— (-)     â”‚  Negative result                                â”‚  â”‚
â”‚   â”‚  (-) Ã— (+)     â”‚  Negative result                                â”‚  â”‚
â”‚   â”‚  (-) Ã— (-)     â”‚  Positive result                                â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Example: (-3) Ã— 5 using Option 1

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EXAMPLE: (-3) Ã— 5 = -15                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   M = -3 = 1101 (4-bit 2's complement)                                  â”‚
â”‚   Q = +5 = 0101 (4-bit)                                                 â”‚
â”‚                                                                          â”‚
â”‚   Step 1: Determine result sign                                         â”‚
â”‚   M_sign = 1, Q_sign = 0                                                â”‚
â”‚   Result_sign = 1 XOR 0 = 1 (negative)                                  â”‚
â”‚                                                                          â”‚
â”‚   Step 2: Convert to positive                                           â”‚
â”‚   |M| = 0011 (3)                                                        â”‚
â”‚   |Q| = 0101 (5)                                                        â”‚
â”‚                                                                          â”‚
â”‚   Step 3: Unsigned multiplication                                       â”‚
â”‚   0011 Ã— 0101 = 0000 1111 (15)                                          â”‚
â”‚                                                                          â”‚
â”‚   Step 4: Negate (since result sign = 1)                                â”‚
â”‚   -15 = 1111 0001 (8-bit 2's complement)                                â”‚
â”‚                                                                          â”‚
â”‚   Verification: 1111 0001 = -15 âœ“                                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Advanced Multiplier Concepts

### ğŸ“Œ Wallace Tree Multiplier

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    WALLACE TREE CONCEPT                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Problem: Array multiplier has O(n) delay due to carry propagation     â”‚
â”‚                                                                          â”‚
â”‚   Solution: Reduce partial products in parallel using                   â”‚
â”‚             3:2 compressors (full adders) in a tree structure           â”‚
â”‚                                                                          â”‚
â”‚   Reduction Steps (8Ã—8 example):                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Stage 0:  8 partial products                                   â”‚  â”‚
â”‚   â”‚   Stage 1:  8 â†’ 6 rows (using 3:2 compressors)                   â”‚  â”‚
â”‚   â”‚   Stage 2:  6 â†’ 4 rows                                           â”‚  â”‚
â”‚   â”‚   Stage 3:  4 â†’ 3 rows                                           â”‚  â”‚
â”‚   â”‚   Stage 4:  3 â†’ 2 rows                                           â”‚  â”‚
â”‚   â”‚   Stage 5:  Final CLA adds 2 rows                                â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Delay: O(logâ‚ƒ/â‚‚ n) reduction stages + CLA delay                       â”‚
â”‚          â‰ˆ O(log n) total delay                                         â”‚
â”‚                                                                          â”‚
â”‚   Illustration:                                                          â”‚
â”‚                                                                          â”‚
â”‚   8 PP:   â— â— â— â— â— â— â— â—                                               â”‚
â”‚              â†“ â†“ â†“ â†“ â†“ â†“                                                 â”‚
â”‚   6 rows:    â—   â—   â—   â—   â—   â—                                      â”‚
â”‚                  â†“   â†“   â†“   â†“                                           â”‚
â”‚   4 rows:        â—   â—   â—   â—                                          â”‚
â”‚                      â†“   â†“   â†“                                           â”‚
â”‚   3 rows:            â—   â—   â—                                          â”‚
â”‚                          â†“   â†“                                           â”‚
â”‚   2 rows:                â—   â—                                          â”‚
â”‚                              â†“                                           â”‚
â”‚   1 result:                  â—  (via CLA)                               â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Dadda Tree Multiplier

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DADDA TREE vs WALLACE TREE                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Dadda Tree: Minimizes the number of compressors (full adders)         â”‚
â”‚                                                                          â”‚
â”‚   Strategy:                                                              â”‚
â”‚   â€¢ Reduce column heights to target sequence: 2, 3, 4, 6, 9, 13, 19...  â”‚
â”‚   â€¢ dâ‚™ = floor(1.5 Ã— dâ‚™â‚‹â‚), starting from dâ‚ = 2                        â”‚
â”‚   â€¢ Only reduce columns exceeding target height                         â”‚
â”‚                                                                          â”‚
â”‚   Comparison:                                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Property          â”‚   Wallace Tree   â”‚   Dadda Tree            â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   Delay             â”‚   Same          â”‚   Same                  â”‚   â”‚
â”‚   â”‚   FA/HA count       â”‚   More          â”‚   Less                  â”‚   â”‚
â”‚   â”‚   Regularity        â”‚   Less regular  â”‚   More regular          â”‚   â”‚
â”‚   â”‚   Final adder       â”‚   Smaller       â”‚   Larger                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Multiplier Comparison

### ğŸ“Œ Performance Metrics

| Multiplier Type | Time Complexity | Hardware Complexity | Notes |
|-----------------|-----------------|---------------------|-------|
| **Sequential (Shift-Add)** | O(n) cycles | O(n) - 1 adder | Simple, slow |
| **Array Multiplier** | O(n) gates | O(nÂ²) gates | Regular structure |
| **Wallace Tree** | O(log n) | O(nÂ²) gates | Fast, irregular |
| **Dadda Tree** | O(log n) | O(nÂ²) gates | Fewer gates than Wallace |

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SPEED vs AREA TRADE-OFF                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Speed   â”‚                                                              â”‚
â”‚   (Fast)  â”‚    â— Wallace/Dadda Tree                                     â”‚
â”‚           â”‚                                                              â”‚
â”‚           â”‚           â— Modified Array                                   â”‚
â”‚           â”‚                                                              â”‚
â”‚           â”‚                  â— Array Multiplier                          â”‚
â”‚           â”‚                                                              â”‚
â”‚   (Slow)  â”‚                         â— Sequential                         â”‚
â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                  â”‚
â”‚               (Small)           Area           (Large)                   â”‚
â”‚                                                                          â”‚
â”‚   Design Choice Factors:                                                 â”‚
â”‚   â€¢ Clock frequency requirements                                        â”‚
â”‚   â€¢ Power consumption constraints                                       â”‚
â”‚   â€¢ Available silicon area                                               â”‚
â”‚   â€¢ Application throughput needs                                         â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Description | Key Characteristic |
|---------|-------------|-------------------|
| **Partial Product** | Aáµ¢Bâ±¼ terms | Generated by AND gates |
| **Shift-and-Add** | Sequential algorithm | n cycles, 1 adder |
| **Array Multiplier** | Parallel structure | O(nÂ²) gates, O(n) delay |
| **Wallace Tree** | Log-depth reduction | O(log n) delay |
| **Dadda Tree** | Optimized Wallace | Fewer gates |
| **Product Size** | n Ã— n bits | 2n-bit result |

---

## â“ Quick Revision Questions

1. **Q**: Why does multiplying two n-bit numbers produce a 2n-bit result?
   
   **A**: Maximum product is (2â¿-1) Ã— (2â¿-1) = 2Â²â¿ - 2â¿âºÂ¹ + 1, which requires up to 2n bits to represent.

2. **Q**: How many partial products are generated in nÃ—n multiplication?
   
   **A**: n partial products, each n bits wide (before shifting). Total nÂ² bit-products (AND gates).

3. **Q**: What is the main advantage of array multiplier over sequential multiplier?
   
   **A**: Array multiplier is combinational and produces result in one clock cycle (O(n) gate delay), while sequential takes n clock cycles.

4. **Q**: In shift-and-add, why do we shift right instead of left?
   
   **A**: Right shift effectively divides the partial product position. Combined with accumulation in upper half, it places each partial product at correct weight position.

5. **Q**: What is the purpose of Wallace tree reduction?
   
   **A**: To reduce O(n) partial products to 2 rows in O(log n) stages using 3:2 compressors, enabling faster final addition.

6. **Q**: Calculate 7 Ã— 3 using binary multiplication.
   
   **A**: 0111 Ã— 0011 = 0111 + 01110 = 010101 = 21 âœ“ (7Ã—3=21)

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Integer Addition and Subtraction](01-integer-addition-subtraction.md) | [Unit 3 Home](README.md) | [Booth's Algorithm](03-booths-algorithm.md) |

---

[â† Previous Chapter](01-integer-addition-subtraction.md) | [Course Home](../README.md) | [Next Chapter â†’](03-booths-algorithm.md)
