Running: xsim.dir/VHDL_Example2_FSM_tb_behav/xsimk.exe -simmode gui -wdb VHDL_Example2_FSM_tb_behav.wdb -simrunnum 0 -socket 65480
Design successfully loaded
Design Loading Memory Usage: 5992 KB (Peak: 5992 KB)
Design Loading CPU Usage: 31 ms
Simulation completed
Simulation Memory Usage: 6604 KB (Peak: 6604 KB)
Simulation CPU Usage: 62 ms
