// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_stage_spatial_unroll_7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_668_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
wire   [5:0] trunc_ln398_fu_624_p1;
reg   [5:0] trunc_ln398_reg_1261;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter1_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter2_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter3_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter4_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter5_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter6_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter7_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter8_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter9_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter10_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter11_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter12_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter13_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter14_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter15_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter16_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter17_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter18_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter19_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter20_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter21_reg;
reg   [5:0] trunc_ln398_reg_1261_pp0_iter22_reg;
wire   [63:0] zext_ln408_fu_638_p1;
reg   [63:0] zext_ln408_reg_1269;
reg   [63:0] zext_ln408_reg_1269_pp0_iter1_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter2_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter3_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter4_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter5_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter6_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter7_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter8_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter9_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter10_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter11_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter12_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter13_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter14_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter15_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter16_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter17_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter18_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter19_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter20_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter21_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter22_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter23_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter24_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter25_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter26_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter27_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter28_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter29_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter30_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter31_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter32_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter33_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter34_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter35_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter36_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter37_reg;
reg   [63:0] zext_ln408_reg_1269_pp0_iter38_reg;
wire   [63:0] zext_ln8_fu_654_p1;
reg   [63:0] zext_ln8_reg_1277;
reg   [63:0] zext_ln8_reg_1277_pp0_iter1_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter2_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter3_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter4_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter5_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter6_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter7_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter8_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter9_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter10_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter11_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter12_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter13_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter14_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter15_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter16_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter17_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter18_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter19_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter20_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter21_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter22_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter23_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter24_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter25_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter26_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter27_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter28_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter29_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter30_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter31_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter32_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter33_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter34_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter35_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter36_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter37_reg;
reg   [63:0] zext_ln8_reg_1277_pp0_iter38_reg;
wire   [31:0] tw_fu_681_p67;
reg   [31:0] tw_reg_1329;
wire   [31:0] tw_3_fu_816_p67;
reg   [31:0] tw_3_reg_1335;
reg   [31:0] d0_reg_1341;
reg   [31:0] d0_reg_1341_pp0_iter3_reg;
reg   [31:0] d0_reg_1341_pp0_iter4_reg;
reg   [31:0] d0_reg_1341_pp0_iter5_reg;
reg   [31:0] d0_reg_1341_pp0_iter6_reg;
reg   [31:0] d0_reg_1341_pp0_iter7_reg;
reg   [31:0] d0_reg_1341_pp0_iter8_reg;
reg   [31:0] d0_reg_1341_pp0_iter9_reg;
reg   [31:0] d0_reg_1341_pp0_iter10_reg;
reg   [31:0] d0_reg_1341_pp0_iter11_reg;
reg   [31:0] d0_reg_1341_pp0_iter12_reg;
reg   [31:0] d0_reg_1341_pp0_iter13_reg;
reg   [31:0] d0_reg_1341_pp0_iter14_reg;
reg   [31:0] d0_reg_1341_pp0_iter15_reg;
reg   [31:0] d0_reg_1341_pp0_iter16_reg;
reg   [31:0] d0_reg_1341_pp0_iter17_reg;
reg   [31:0] d0_reg_1341_pp0_iter18_reg;
reg   [31:0] d0_reg_1341_pp0_iter19_reg;
reg   [31:0] d0_reg_1341_pp0_iter20_reg;
reg   [31:0] d0_reg_1341_pp0_iter21_reg;
reg   [31:0] d0_reg_1341_pp0_iter22_reg;
reg   [31:0] d0_reg_1341_pp0_iter23_reg;
reg   [31:0] d0_reg_1341_pp0_iter24_reg;
reg   [31:0] d0_2_reg_1347;
reg   [31:0] d0_2_reg_1347_pp0_iter3_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter4_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter5_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter6_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter7_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter8_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter9_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter10_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter11_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter12_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter13_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter14_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter15_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter16_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter17_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter18_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter19_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter20_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter21_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter22_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter23_reg;
reg   [31:0] d0_2_reg_1347_pp0_iter24_reg;
reg   [31:0] d1_reg_1353;
reg   [31:0] d1_reg_1353_pp0_iter3_reg;
reg   [31:0] d1_reg_1353_pp0_iter4_reg;
reg   [31:0] d1_reg_1353_pp0_iter5_reg;
reg   [31:0] d1_reg_1353_pp0_iter6_reg;
reg   [31:0] d1_reg_1353_pp0_iter7_reg;
reg   [31:0] d1_reg_1353_pp0_iter8_reg;
reg   [31:0] d1_reg_1353_pp0_iter9_reg;
reg   [31:0] d1_reg_1353_pp0_iter10_reg;
reg   [31:0] d1_reg_1353_pp0_iter11_reg;
reg   [31:0] d1_reg_1353_pp0_iter12_reg;
reg   [31:0] d1_reg_1353_pp0_iter13_reg;
reg   [31:0] d1_reg_1353_pp0_iter14_reg;
reg   [31:0] d1_reg_1353_pp0_iter15_reg;
reg   [31:0] d1_reg_1353_pp0_iter16_reg;
reg   [31:0] d1_reg_1353_pp0_iter17_reg;
reg   [31:0] d1_reg_1353_pp0_iter18_reg;
reg   [31:0] d1_reg_1353_pp0_iter19_reg;
reg   [31:0] d1_reg_1353_pp0_iter20_reg;
reg   [31:0] d1_reg_1353_pp0_iter21_reg;
reg   [31:0] d1_reg_1353_pp0_iter22_reg;
reg   [31:0] d1_reg_1353_pp0_iter23_reg;
reg   [31:0] d1_3_reg_1361;
reg   [31:0] d1_3_reg_1361_pp0_iter3_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter4_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter5_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter6_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter7_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter8_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter9_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter10_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter11_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter12_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter13_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter14_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter15_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter16_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter17_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter18_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter19_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter20_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter21_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter22_reg;
reg   [31:0] d1_3_reg_1361_pp0_iter23_reg;
wire   [31:0] tw_4_fu_951_p67;
reg   [31:0] tw_4_reg_1369;
wire   [31:0] tw_5_fu_1086_p67;
reg   [31:0] tw_5_reg_1375;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg;
reg   [31:0] d1_4_reg_1387;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg;
reg   [31:0] d1_5_reg_1399;
wire   [31:0] d1_imag_1_fu_1250_p1;
wire   [31:0] grp_fu_536_p2;
reg   [31:0] d1_real_3_reg_1410;
wire   [31:0] grp_fu_540_p2;
reg   [31:0] d1_imag_3_reg_1416;
wire   [31:0] grp_fu_580_p2;
reg   [31:0] ac_reg_1422;
wire   [31:0] grp_fu_585_p2;
reg   [31:0] bd_reg_1427;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] ad_reg_1432;
wire   [31:0] grp_fu_595_p2;
reg   [31:0] bc_reg_1437;
wire   [31:0] grp_fu_600_p2;
reg   [31:0] ac_1_reg_1442;
wire   [31:0] grp_fu_604_p2;
reg   [31:0] bd_1_reg_1447;
wire   [31:0] grp_fu_608_p2;
reg   [31:0] ad_1_reg_1452;
wire   [31:0] grp_fu_612_p2;
reg   [31:0] bc_1_reg_1457;
wire   [31:0] grp_fu_528_p2;
reg   [31:0] d1_real_reg_1462;
wire   [31:0] grp_fu_532_p2;
reg   [31:0] d1_imag_reg_1467;
wire   [31:0] grp_fu_544_p2;
reg   [31:0] d2_real_reg_1472;
wire   [31:0] grp_fu_549_p2;
reg   [31:0] d2_imag_reg_1477;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] d3_real_reg_1482;
wire   [31:0] grp_fu_559_p2;
reg   [31:0] d3_imag_reg_1487;
wire   [31:0] grp_fu_564_p2;
reg   [31:0] d2_real_1_reg_1492;
wire   [31:0] grp_fu_568_p2;
reg   [31:0] d2_imag_1_reg_1497;
wire   [31:0] grp_fu_572_p2;
reg   [31:0] d3_real_1_reg_1502;
wire   [31:0] grp_fu_576_p2;
reg   [31:0] d3_imag_1_reg_1507;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_real_2_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_real_2_reg_504;
reg    ap_predicate_pred997_state5;
reg    ap_predicate_pred1007_state5;
reg    ap_predicate_pred1011_state4;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_imag_2_reg_516;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_imag_2_reg_516;
wire    ap_block_pp0_stage0;
reg   [6:0] k93_fu_300;
wire   [6:0] k_fu_662_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_k93_load;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local;
wire   [4:0] lshr_ln_fu_628_p4;
wire   [5:0] zext_ln8_cast_fu_646_p3;
wire   [31:0] tw_fu_681_p65;
wire   [31:0] tw_3_fu_816_p65;
wire   [31:0] tw_4_fu_951_p65;
wire   [31:0] tw_5_fu_1086_p65;
wire   [31:0] bitcast_ln17_fu_1221_p1;
wire   [0:0] bit_sel_fu_1224_p3;
wire   [0:0] xor_ln17_fu_1232_p2;
wire   [30:0] trunc_ln17_fu_1238_p1;
wire   [31:0] xor_ln_fu_1242_p3;
reg    grp_fu_528_ce;
reg    grp_fu_532_ce;
reg    grp_fu_536_ce;
reg    grp_fu_540_ce;
reg    grp_fu_544_ce;
reg    grp_fu_549_ce;
reg    grp_fu_554_ce;
reg    grp_fu_559_ce;
reg    grp_fu_564_ce;
reg    grp_fu_568_ce;
reg    grp_fu_572_ce;
reg    grp_fu_576_ce;
reg    grp_fu_580_ce;
reg    grp_fu_585_ce;
reg    grp_fu_590_ce;
reg    grp_fu_595_ce;
reg    grp_fu_600_ce;
reg    grp_fu_604_ce;
reg    grp_fu_608_ce;
reg    grp_fu_612_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_924;
wire   [5:0] tw_fu_681_p1;
wire   [5:0] tw_fu_681_p3;
wire   [5:0] tw_fu_681_p5;
wire   [5:0] tw_fu_681_p7;
wire   [5:0] tw_fu_681_p9;
wire   [5:0] tw_fu_681_p11;
wire   [5:0] tw_fu_681_p13;
wire   [5:0] tw_fu_681_p15;
wire   [5:0] tw_fu_681_p17;
wire   [5:0] tw_fu_681_p19;
wire   [5:0] tw_fu_681_p21;
wire   [5:0] tw_fu_681_p23;
wire   [5:0] tw_fu_681_p25;
wire   [5:0] tw_fu_681_p27;
wire   [5:0] tw_fu_681_p29;
wire   [5:0] tw_fu_681_p31;
wire  signed [5:0] tw_fu_681_p33;
wire  signed [5:0] tw_fu_681_p35;
wire  signed [5:0] tw_fu_681_p37;
wire  signed [5:0] tw_fu_681_p39;
wire  signed [5:0] tw_fu_681_p41;
wire  signed [5:0] tw_fu_681_p43;
wire  signed [5:0] tw_fu_681_p45;
wire  signed [5:0] tw_fu_681_p47;
wire  signed [5:0] tw_fu_681_p49;
wire  signed [5:0] tw_fu_681_p51;
wire  signed [5:0] tw_fu_681_p53;
wire  signed [5:0] tw_fu_681_p55;
wire  signed [5:0] tw_fu_681_p57;
wire  signed [5:0] tw_fu_681_p59;
wire  signed [5:0] tw_fu_681_p61;
wire  signed [5:0] tw_fu_681_p63;
wire   [5:0] tw_3_fu_816_p1;
wire   [5:0] tw_3_fu_816_p3;
wire   [5:0] tw_3_fu_816_p5;
wire   [5:0] tw_3_fu_816_p7;
wire   [5:0] tw_3_fu_816_p9;
wire   [5:0] tw_3_fu_816_p11;
wire   [5:0] tw_3_fu_816_p13;
wire   [5:0] tw_3_fu_816_p15;
wire   [5:0] tw_3_fu_816_p17;
wire   [5:0] tw_3_fu_816_p19;
wire   [5:0] tw_3_fu_816_p21;
wire   [5:0] tw_3_fu_816_p23;
wire   [5:0] tw_3_fu_816_p25;
wire   [5:0] tw_3_fu_816_p27;
wire   [5:0] tw_3_fu_816_p29;
wire   [5:0] tw_3_fu_816_p31;
wire  signed [5:0] tw_3_fu_816_p33;
wire  signed [5:0] tw_3_fu_816_p35;
wire  signed [5:0] tw_3_fu_816_p37;
wire  signed [5:0] tw_3_fu_816_p39;
wire  signed [5:0] tw_3_fu_816_p41;
wire  signed [5:0] tw_3_fu_816_p43;
wire  signed [5:0] tw_3_fu_816_p45;
wire  signed [5:0] tw_3_fu_816_p47;
wire  signed [5:0] tw_3_fu_816_p49;
wire  signed [5:0] tw_3_fu_816_p51;
wire  signed [5:0] tw_3_fu_816_p53;
wire  signed [5:0] tw_3_fu_816_p55;
wire  signed [5:0] tw_3_fu_816_p57;
wire  signed [5:0] tw_3_fu_816_p59;
wire  signed [5:0] tw_3_fu_816_p61;
wire  signed [5:0] tw_3_fu_816_p63;
wire   [5:0] tw_4_fu_951_p1;
wire   [5:0] tw_4_fu_951_p3;
wire   [5:0] tw_4_fu_951_p5;
wire   [5:0] tw_4_fu_951_p7;
wire   [5:0] tw_4_fu_951_p9;
wire   [5:0] tw_4_fu_951_p11;
wire   [5:0] tw_4_fu_951_p13;
wire   [5:0] tw_4_fu_951_p15;
wire   [5:0] tw_4_fu_951_p17;
wire   [5:0] tw_4_fu_951_p19;
wire   [5:0] tw_4_fu_951_p21;
wire   [5:0] tw_4_fu_951_p23;
wire   [5:0] tw_4_fu_951_p25;
wire   [5:0] tw_4_fu_951_p27;
wire   [5:0] tw_4_fu_951_p29;
wire   [5:0] tw_4_fu_951_p31;
wire  signed [5:0] tw_4_fu_951_p33;
wire  signed [5:0] tw_4_fu_951_p35;
wire  signed [5:0] tw_4_fu_951_p37;
wire  signed [5:0] tw_4_fu_951_p39;
wire  signed [5:0] tw_4_fu_951_p41;
wire  signed [5:0] tw_4_fu_951_p43;
wire  signed [5:0] tw_4_fu_951_p45;
wire  signed [5:0] tw_4_fu_951_p47;
wire  signed [5:0] tw_4_fu_951_p49;
wire  signed [5:0] tw_4_fu_951_p51;
wire  signed [5:0] tw_4_fu_951_p53;
wire  signed [5:0] tw_4_fu_951_p55;
wire  signed [5:0] tw_4_fu_951_p57;
wire  signed [5:0] tw_4_fu_951_p59;
wire  signed [5:0] tw_4_fu_951_p61;
wire  signed [5:0] tw_4_fu_951_p63;
wire   [5:0] tw_5_fu_1086_p1;
wire   [5:0] tw_5_fu_1086_p3;
wire   [5:0] tw_5_fu_1086_p5;
wire   [5:0] tw_5_fu_1086_p7;
wire   [5:0] tw_5_fu_1086_p9;
wire   [5:0] tw_5_fu_1086_p11;
wire   [5:0] tw_5_fu_1086_p13;
wire   [5:0] tw_5_fu_1086_p15;
wire   [5:0] tw_5_fu_1086_p17;
wire   [5:0] tw_5_fu_1086_p19;
wire   [5:0] tw_5_fu_1086_p21;
wire   [5:0] tw_5_fu_1086_p23;
wire   [5:0] tw_5_fu_1086_p25;
wire   [5:0] tw_5_fu_1086_p27;
wire   [5:0] tw_5_fu_1086_p29;
wire   [5:0] tw_5_fu_1086_p31;
wire  signed [5:0] tw_5_fu_1086_p33;
wire  signed [5:0] tw_5_fu_1086_p35;
wire  signed [5:0] tw_5_fu_1086_p37;
wire  signed [5:0] tw_5_fu_1086_p39;
wire  signed [5:0] tw_5_fu_1086_p41;
wire  signed [5:0] tw_5_fu_1086_p43;
wire  signed [5:0] tw_5_fu_1086_p45;
wire  signed [5:0] tw_5_fu_1086_p47;
wire  signed [5:0] tw_5_fu_1086_p49;
wire  signed [5:0] tw_5_fu_1086_p51;
wire  signed [5:0] tw_5_fu_1086_p53;
wire  signed [5:0] tw_5_fu_1086_p55;
wire  signed [5:0] tw_5_fu_1086_p57;
wire  signed [5:0] tw_5_fu_1086_p59;
wire  signed [5:0] tw_5_fu_1086_p61;
wire  signed [5:0] tw_5_fu_1086_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 k93_fu_300 = 7'd0;
end

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_reg_1422),
    .din1(bd_reg_1427),
    .ce(grp_fu_528_ce),
    .dout(grp_fu_528_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_reg_1432),
    .din1(bc_reg_1437),
    .ce(grp_fu_532_ce),
    .dout(grp_fu_532_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_1_reg_1442),
    .din1(bd_1_reg_1447),
    .ce(grp_fu_536_ce),
    .dout(grp_fu_536_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_1_reg_1452),
    .din1(bc_1_reg_1457),
    .ce(grp_fu_540_ce),
    .dout(grp_fu_540_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_reg_1341_pp0_iter24_reg),
    .din1(ap_phi_reg_pp0_iter25_d1_real_2_reg_504),
    .ce(grp_fu_544_ce),
    .dout(grp_fu_544_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_2_reg_1347_pp0_iter24_reg),
    .din1(ap_phi_reg_pp0_iter25_d1_imag_2_reg_516),
    .ce(grp_fu_549_ce),
    .dout(grp_fu_549_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_reg_1341_pp0_iter24_reg),
    .din1(ap_phi_reg_pp0_iter25_d1_real_2_reg_504),
    .ce(grp_fu_554_ce),
    .dout(grp_fu_554_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_2_reg_1347_pp0_iter24_reg),
    .din1(ap_phi_reg_pp0_iter25_d1_imag_2_reg_516),
    .ce(grp_fu_559_ce),
    .dout(grp_fu_559_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg),
    .din1(d1_real_3_reg_1410),
    .ce(grp_fu_564_ce),
    .dout(grp_fu_564_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg),
    .din1(d1_imag_3_reg_1416),
    .ce(grp_fu_568_ce),
    .dout(grp_fu_568_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg),
    .din1(d1_real_3_reg_1410),
    .ce(grp_fu_572_ce),
    .dout(grp_fu_572_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg),
    .din1(d1_imag_3_reg_1416),
    .ce(grp_fu_576_ce),
    .dout(grp_fu_576_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0),
    .din1(tw_reg_1329),
    .ce(grp_fu_580_ce),
    .dout(grp_fu_580_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0),
    .din1(tw_3_reg_1335),
    .ce(grp_fu_585_ce),
    .dout(grp_fu_585_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0),
    .din1(tw_3_reg_1335),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0),
    .din1(tw_reg_1329),
    .ce(grp_fu_595_ce),
    .dout(grp_fu_595_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_4_reg_1387),
    .din1(tw_4_reg_1369),
    .ce(grp_fu_600_ce),
    .dout(grp_fu_600_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_5_reg_1399),
    .din1(tw_5_reg_1375),
    .ce(grp_fu_604_ce),
    .dout(grp_fu_604_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_4_reg_1387),
    .din1(tw_5_reg_1375),
    .ce(grp_fu_608_ce),
    .dout(grp_fu_608_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_5_reg_1399),
    .din1(tw_4_reg_1369),
    .ce(grp_fu_612_ce),
    .dout(grp_fu_612_p2)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_65_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_65_6_32_1_1_U230(
    .din0(32'd1065353216),
    .din1(32'd1065272429),
    .din2(32'd1065030846),
    .din3(32'd1064630795),
    .din4(32'd1064076126),
    .din5(32'd1063372184),
    .din6(32'd1062525745),
    .din7(32'd1061544963),
    .din8(32'd1060439283),
    .din9(32'd1059219353),
    .din10(32'd1057896922),
    .din11(32'd1056004842),
    .din12(32'd1053028117),
    .din13(32'd1049927729),
    .din14(32'd1044891074),
    .din15(32'd1036565814),
    .din16(32'd613232946),
    .din17(32'd3184049462),
    .din18(32'd3192374722),
    .din19(32'd3197411377),
    .din20(32'd3200511765),
    .din21(32'd3203488490),
    .din22(32'd3205380570),
    .din23(32'd3206703001),
    .din24(32'd3207922931),
    .din25(32'd3209028611),
    .din26(32'd3210009393),
    .din27(32'd3210855832),
    .din28(32'd3211559774),
    .din29(32'd3212114443),
    .din30(32'd3212514494),
    .din31(32'd3212756077),
    .def(tw_fu_681_p65),
    .sel(trunc_ln398_reg_1261),
    .dout(tw_fu_681_p67)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_65_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_65_6_32_1_1_U231(
    .din0(32'd2147483648),
    .din1(32'd3184049462),
    .din2(32'd3192374722),
    .din3(32'd3197411377),
    .din4(32'd3200511765),
    .din5(32'd3203488490),
    .din6(32'd3205380570),
    .din7(32'd3206703001),
    .din8(32'd3207922931),
    .din9(32'd3209028611),
    .din10(32'd3210009393),
    .din11(32'd3210855832),
    .din12(32'd3211559774),
    .din13(32'd3212114443),
    .din14(32'd3212514494),
    .din15(32'd3212756077),
    .din16(32'd3212836864),
    .din17(32'd3212756077),
    .din18(32'd3212514494),
    .din19(32'd3212114443),
    .din20(32'd3211559774),
    .din21(32'd3210855832),
    .din22(32'd3210009393),
    .din23(32'd3209028611),
    .din24(32'd3207922931),
    .din25(32'd3206703001),
    .din26(32'd3205380570),
    .din27(32'd3203488490),
    .din28(32'd3200511765),
    .din29(32'd3197411377),
    .din30(32'd3192374722),
    .din31(32'd3184049462),
    .def(tw_3_fu_816_p65),
    .sel(trunc_ln398_reg_1261),
    .dout(tw_3_fu_816_p67)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_65_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_65_6_32_1_1_U232(
    .din0(32'd1065333007),
    .din1(32'd1065171628),
    .din2(32'd1064850424),
    .din3(32'd1064372488),
    .din4(32'd1063742424),
    .din5(32'd1062966298),
    .din6(32'd1062051586),
    .din7(32'd1061007097),
    .din8(32'd1059842890),
    .din9(32'd1058570176),
    .din10(32'd1057201213),
    .din11(32'd1054533760),
    .din12(32'd1051491540),
    .din13(32'd1048104908),
    .din14(32'd1041645699),
    .din15(32'd1028193072),
    .din16(32'd3175676720),
    .din17(32'd3189129347),
    .din18(32'd3195588556),
    .din19(32'd3198975188),
    .din20(32'd3202017408),
    .din21(32'd3204684861),
    .din22(32'd3206053824),
    .din23(32'd3207326538),
    .din24(32'd3208490745),
    .din25(32'd3209535234),
    .din26(32'd3210449946),
    .din27(32'd3211226072),
    .din28(32'd3211856136),
    .din29(32'd3212334072),
    .din30(32'd3212655276),
    .din31(32'd3212816655),
    .def(tw_4_fu_951_p65),
    .sel(trunc_ln398_reg_1261_pp0_iter1_reg),
    .dout(tw_4_fu_951_p67)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_65_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_65_6_32_1_1_U233(
    .din0(32'd3175676720),
    .din1(32'd3189129347),
    .din2(32'd3195588556),
    .din3(32'd3198975188),
    .din4(32'd3202017408),
    .din5(32'd3204684861),
    .din6(32'd3206053824),
    .din7(32'd3207326538),
    .din8(32'd3208490745),
    .din9(32'd3209535234),
    .din10(32'd3210449946),
    .din11(32'd3211226072),
    .din12(32'd3211856136),
    .din13(32'd3212334072),
    .din14(32'd3212655276),
    .din15(32'd3212816655),
    .din16(32'd3212816655),
    .din17(32'd3212655276),
    .din18(32'd3212334072),
    .din19(32'd3211856136),
    .din20(32'd3211226072),
    .din21(32'd3210449946),
    .din22(32'd3209535234),
    .din23(32'd3208490745),
    .din24(32'd3207326538),
    .din25(32'd3206053824),
    .din26(32'd3204684861),
    .din27(32'd3202017408),
    .din28(32'd3198975188),
    .din29(32'd3195588556),
    .din30(32'd3189129347),
    .din31(32'd3175676720),
    .def(tw_5_fu_1086_p65),
    .sel(trunc_ln398_reg_1261_pp0_iter1_reg),
    .dout(tw_5_fu_1086_p67)
);

FFT_DIT_RN_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter38_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter39_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1007_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= d1_imag_reg_1467;
        end else if ((ap_predicate_pred997_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= d1_imag_1_fu_1250_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter24_d1_imag_2_reg_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1007_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= d1_real_reg_1462;
        end else if ((ap_predicate_pred997_state5 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= d1_3_reg_1361_pp0_iter23_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter24_d1_real_2_reg_504;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1011_state4 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_imag_2_reg_516 <= d1_3_reg_1361;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter3_d1_imag_2_reg_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1011_state4 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_real_2_reg_504 <= d1_reg_1353;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter3_d1_real_2_reg_504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_924)) begin
        k93_fu_300 <= k_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1;
        ap_phi_reg_pp0_iter3_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter2_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter3_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter2_d1_real_2_reg_504;
        d0_2_reg_1347 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1;
        d0_reg_1341 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1;
        d1_3_reg_1361 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0;
        d1_4_reg_1387 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0;
        d1_5_reg_1399 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0;
        d1_reg_1353 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg;
        ac_1_reg_1442 <= grp_fu_600_p2;
        ac_reg_1422 <= grp_fu_580_p2;
        ad_1_reg_1452 <= grp_fu_608_p2;
        ad_reg_1432 <= grp_fu_590_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1007_state5 <= (~(trunc_ln398_reg_1261_pp0_iter22_reg == 6'd32) & ~(trunc_ln398_reg_1261_pp0_iter22_reg == 6'd0));
        ap_predicate_pred1011_state4 <= (trunc_ln398_reg_1261_pp0_iter1_reg == 6'd0);
        ap_predicate_pred997_state5 <= (trunc_ln398_reg_1261_pp0_iter22_reg == 6'd32);
        bc_1_reg_1457 <= grp_fu_612_p2;
        bc_reg_1437 <= grp_fu_595_p2;
        bd_1_reg_1447 <= grp_fu_604_p2;
        bd_reg_1427 <= grp_fu_585_p2;
        d0_2_reg_1347_pp0_iter10_reg <= d0_2_reg_1347_pp0_iter9_reg;
        d0_2_reg_1347_pp0_iter11_reg <= d0_2_reg_1347_pp0_iter10_reg;
        d0_2_reg_1347_pp0_iter12_reg <= d0_2_reg_1347_pp0_iter11_reg;
        d0_2_reg_1347_pp0_iter13_reg <= d0_2_reg_1347_pp0_iter12_reg;
        d0_2_reg_1347_pp0_iter14_reg <= d0_2_reg_1347_pp0_iter13_reg;
        d0_2_reg_1347_pp0_iter15_reg <= d0_2_reg_1347_pp0_iter14_reg;
        d0_2_reg_1347_pp0_iter16_reg <= d0_2_reg_1347_pp0_iter15_reg;
        d0_2_reg_1347_pp0_iter17_reg <= d0_2_reg_1347_pp0_iter16_reg;
        d0_2_reg_1347_pp0_iter18_reg <= d0_2_reg_1347_pp0_iter17_reg;
        d0_2_reg_1347_pp0_iter19_reg <= d0_2_reg_1347_pp0_iter18_reg;
        d0_2_reg_1347_pp0_iter20_reg <= d0_2_reg_1347_pp0_iter19_reg;
        d0_2_reg_1347_pp0_iter21_reg <= d0_2_reg_1347_pp0_iter20_reg;
        d0_2_reg_1347_pp0_iter22_reg <= d0_2_reg_1347_pp0_iter21_reg;
        d0_2_reg_1347_pp0_iter23_reg <= d0_2_reg_1347_pp0_iter22_reg;
        d0_2_reg_1347_pp0_iter24_reg <= d0_2_reg_1347_pp0_iter23_reg;
        d0_2_reg_1347_pp0_iter3_reg <= d0_2_reg_1347;
        d0_2_reg_1347_pp0_iter4_reg <= d0_2_reg_1347_pp0_iter3_reg;
        d0_2_reg_1347_pp0_iter5_reg <= d0_2_reg_1347_pp0_iter4_reg;
        d0_2_reg_1347_pp0_iter6_reg <= d0_2_reg_1347_pp0_iter5_reg;
        d0_2_reg_1347_pp0_iter7_reg <= d0_2_reg_1347_pp0_iter6_reg;
        d0_2_reg_1347_pp0_iter8_reg <= d0_2_reg_1347_pp0_iter7_reg;
        d0_2_reg_1347_pp0_iter9_reg <= d0_2_reg_1347_pp0_iter8_reg;
        d0_reg_1341_pp0_iter10_reg <= d0_reg_1341_pp0_iter9_reg;
        d0_reg_1341_pp0_iter11_reg <= d0_reg_1341_pp0_iter10_reg;
        d0_reg_1341_pp0_iter12_reg <= d0_reg_1341_pp0_iter11_reg;
        d0_reg_1341_pp0_iter13_reg <= d0_reg_1341_pp0_iter12_reg;
        d0_reg_1341_pp0_iter14_reg <= d0_reg_1341_pp0_iter13_reg;
        d0_reg_1341_pp0_iter15_reg <= d0_reg_1341_pp0_iter14_reg;
        d0_reg_1341_pp0_iter16_reg <= d0_reg_1341_pp0_iter15_reg;
        d0_reg_1341_pp0_iter17_reg <= d0_reg_1341_pp0_iter16_reg;
        d0_reg_1341_pp0_iter18_reg <= d0_reg_1341_pp0_iter17_reg;
        d0_reg_1341_pp0_iter19_reg <= d0_reg_1341_pp0_iter18_reg;
        d0_reg_1341_pp0_iter20_reg <= d0_reg_1341_pp0_iter19_reg;
        d0_reg_1341_pp0_iter21_reg <= d0_reg_1341_pp0_iter20_reg;
        d0_reg_1341_pp0_iter22_reg <= d0_reg_1341_pp0_iter21_reg;
        d0_reg_1341_pp0_iter23_reg <= d0_reg_1341_pp0_iter22_reg;
        d0_reg_1341_pp0_iter24_reg <= d0_reg_1341_pp0_iter23_reg;
        d0_reg_1341_pp0_iter3_reg <= d0_reg_1341;
        d0_reg_1341_pp0_iter4_reg <= d0_reg_1341_pp0_iter3_reg;
        d0_reg_1341_pp0_iter5_reg <= d0_reg_1341_pp0_iter4_reg;
        d0_reg_1341_pp0_iter6_reg <= d0_reg_1341_pp0_iter5_reg;
        d0_reg_1341_pp0_iter7_reg <= d0_reg_1341_pp0_iter6_reg;
        d0_reg_1341_pp0_iter8_reg <= d0_reg_1341_pp0_iter7_reg;
        d0_reg_1341_pp0_iter9_reg <= d0_reg_1341_pp0_iter8_reg;
        d1_3_reg_1361_pp0_iter10_reg <= d1_3_reg_1361_pp0_iter9_reg;
        d1_3_reg_1361_pp0_iter11_reg <= d1_3_reg_1361_pp0_iter10_reg;
        d1_3_reg_1361_pp0_iter12_reg <= d1_3_reg_1361_pp0_iter11_reg;
        d1_3_reg_1361_pp0_iter13_reg <= d1_3_reg_1361_pp0_iter12_reg;
        d1_3_reg_1361_pp0_iter14_reg <= d1_3_reg_1361_pp0_iter13_reg;
        d1_3_reg_1361_pp0_iter15_reg <= d1_3_reg_1361_pp0_iter14_reg;
        d1_3_reg_1361_pp0_iter16_reg <= d1_3_reg_1361_pp0_iter15_reg;
        d1_3_reg_1361_pp0_iter17_reg <= d1_3_reg_1361_pp0_iter16_reg;
        d1_3_reg_1361_pp0_iter18_reg <= d1_3_reg_1361_pp0_iter17_reg;
        d1_3_reg_1361_pp0_iter19_reg <= d1_3_reg_1361_pp0_iter18_reg;
        d1_3_reg_1361_pp0_iter20_reg <= d1_3_reg_1361_pp0_iter19_reg;
        d1_3_reg_1361_pp0_iter21_reg <= d1_3_reg_1361_pp0_iter20_reg;
        d1_3_reg_1361_pp0_iter22_reg <= d1_3_reg_1361_pp0_iter21_reg;
        d1_3_reg_1361_pp0_iter23_reg <= d1_3_reg_1361_pp0_iter22_reg;
        d1_3_reg_1361_pp0_iter3_reg <= d1_3_reg_1361;
        d1_3_reg_1361_pp0_iter4_reg <= d1_3_reg_1361_pp0_iter3_reg;
        d1_3_reg_1361_pp0_iter5_reg <= d1_3_reg_1361_pp0_iter4_reg;
        d1_3_reg_1361_pp0_iter6_reg <= d1_3_reg_1361_pp0_iter5_reg;
        d1_3_reg_1361_pp0_iter7_reg <= d1_3_reg_1361_pp0_iter6_reg;
        d1_3_reg_1361_pp0_iter8_reg <= d1_3_reg_1361_pp0_iter7_reg;
        d1_3_reg_1361_pp0_iter9_reg <= d1_3_reg_1361_pp0_iter8_reg;
        d1_imag_3_reg_1416 <= grp_fu_540_p2;
        d1_imag_reg_1467 <= grp_fu_532_p2;
        d1_real_3_reg_1410 <= grp_fu_536_p2;
        d1_real_reg_1462 <= grp_fu_528_p2;
        d1_reg_1353_pp0_iter10_reg <= d1_reg_1353_pp0_iter9_reg;
        d1_reg_1353_pp0_iter11_reg <= d1_reg_1353_pp0_iter10_reg;
        d1_reg_1353_pp0_iter12_reg <= d1_reg_1353_pp0_iter11_reg;
        d1_reg_1353_pp0_iter13_reg <= d1_reg_1353_pp0_iter12_reg;
        d1_reg_1353_pp0_iter14_reg <= d1_reg_1353_pp0_iter13_reg;
        d1_reg_1353_pp0_iter15_reg <= d1_reg_1353_pp0_iter14_reg;
        d1_reg_1353_pp0_iter16_reg <= d1_reg_1353_pp0_iter15_reg;
        d1_reg_1353_pp0_iter17_reg <= d1_reg_1353_pp0_iter16_reg;
        d1_reg_1353_pp0_iter18_reg <= d1_reg_1353_pp0_iter17_reg;
        d1_reg_1353_pp0_iter19_reg <= d1_reg_1353_pp0_iter18_reg;
        d1_reg_1353_pp0_iter20_reg <= d1_reg_1353_pp0_iter19_reg;
        d1_reg_1353_pp0_iter21_reg <= d1_reg_1353_pp0_iter20_reg;
        d1_reg_1353_pp0_iter22_reg <= d1_reg_1353_pp0_iter21_reg;
        d1_reg_1353_pp0_iter23_reg <= d1_reg_1353_pp0_iter22_reg;
        d1_reg_1353_pp0_iter3_reg <= d1_reg_1353;
        d1_reg_1353_pp0_iter4_reg <= d1_reg_1353_pp0_iter3_reg;
        d1_reg_1353_pp0_iter5_reg <= d1_reg_1353_pp0_iter4_reg;
        d1_reg_1353_pp0_iter6_reg <= d1_reg_1353_pp0_iter5_reg;
        d1_reg_1353_pp0_iter7_reg <= d1_reg_1353_pp0_iter6_reg;
        d1_reg_1353_pp0_iter8_reg <= d1_reg_1353_pp0_iter7_reg;
        d1_reg_1353_pp0_iter9_reg <= d1_reg_1353_pp0_iter8_reg;
        d2_imag_1_reg_1497 <= grp_fu_568_p2;
        d2_imag_reg_1477 <= grp_fu_549_p2;
        d2_real_1_reg_1492 <= grp_fu_564_p2;
        d2_real_reg_1472 <= grp_fu_544_p2;
        d3_imag_1_reg_1507 <= grp_fu_576_p2;
        d3_imag_reg_1487 <= grp_fu_559_p2;
        d3_real_1_reg_1502 <= grp_fu_572_p2;
        d3_real_reg_1482 <= grp_fu_554_p2;
        trunc_ln398_reg_1261_pp0_iter10_reg <= trunc_ln398_reg_1261_pp0_iter9_reg;
        trunc_ln398_reg_1261_pp0_iter11_reg <= trunc_ln398_reg_1261_pp0_iter10_reg;
        trunc_ln398_reg_1261_pp0_iter12_reg <= trunc_ln398_reg_1261_pp0_iter11_reg;
        trunc_ln398_reg_1261_pp0_iter13_reg <= trunc_ln398_reg_1261_pp0_iter12_reg;
        trunc_ln398_reg_1261_pp0_iter14_reg <= trunc_ln398_reg_1261_pp0_iter13_reg;
        trunc_ln398_reg_1261_pp0_iter15_reg <= trunc_ln398_reg_1261_pp0_iter14_reg;
        trunc_ln398_reg_1261_pp0_iter16_reg <= trunc_ln398_reg_1261_pp0_iter15_reg;
        trunc_ln398_reg_1261_pp0_iter17_reg <= trunc_ln398_reg_1261_pp0_iter16_reg;
        trunc_ln398_reg_1261_pp0_iter18_reg <= trunc_ln398_reg_1261_pp0_iter17_reg;
        trunc_ln398_reg_1261_pp0_iter19_reg <= trunc_ln398_reg_1261_pp0_iter18_reg;
        trunc_ln398_reg_1261_pp0_iter20_reg <= trunc_ln398_reg_1261_pp0_iter19_reg;
        trunc_ln398_reg_1261_pp0_iter21_reg <= trunc_ln398_reg_1261_pp0_iter20_reg;
        trunc_ln398_reg_1261_pp0_iter22_reg <= trunc_ln398_reg_1261_pp0_iter21_reg;
        trunc_ln398_reg_1261_pp0_iter2_reg <= trunc_ln398_reg_1261_pp0_iter1_reg;
        trunc_ln398_reg_1261_pp0_iter3_reg <= trunc_ln398_reg_1261_pp0_iter2_reg;
        trunc_ln398_reg_1261_pp0_iter4_reg <= trunc_ln398_reg_1261_pp0_iter3_reg;
        trunc_ln398_reg_1261_pp0_iter5_reg <= trunc_ln398_reg_1261_pp0_iter4_reg;
        trunc_ln398_reg_1261_pp0_iter6_reg <= trunc_ln398_reg_1261_pp0_iter5_reg;
        trunc_ln398_reg_1261_pp0_iter7_reg <= trunc_ln398_reg_1261_pp0_iter6_reg;
        trunc_ln398_reg_1261_pp0_iter8_reg <= trunc_ln398_reg_1261_pp0_iter7_reg;
        trunc_ln398_reg_1261_pp0_iter9_reg <= trunc_ln398_reg_1261_pp0_iter8_reg;
        tw_4_reg_1369 <= tw_4_fu_951_p67;
        tw_5_reg_1375 <= tw_5_fu_1086_p67;
        zext_ln408_reg_1269_pp0_iter10_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter9_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter11_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter10_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter12_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter11_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter13_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter12_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter14_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter13_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter15_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter14_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter16_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter15_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter17_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter16_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter18_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter17_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter19_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter18_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter20_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter19_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter21_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter20_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter22_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter21_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter23_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter22_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter24_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter23_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter25_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter24_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter26_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter25_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter27_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter26_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter28_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter27_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter29_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter28_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter2_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter1_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter30_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter29_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter31_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter30_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter32_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter31_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter33_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter32_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter34_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter33_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter35_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter34_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter36_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter35_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter37_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter36_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter38_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter37_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter3_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter2_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter4_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter3_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter5_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter4_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter6_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter5_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter7_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter6_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter8_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter7_reg[4 : 0];
        zext_ln408_reg_1269_pp0_iter9_reg[4 : 0] <= zext_ln408_reg_1269_pp0_iter8_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter10_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter9_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter11_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter10_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter12_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter11_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter13_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter12_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter14_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter13_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter15_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter14_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter16_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter15_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter17_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter16_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter18_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter17_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter19_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter18_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter20_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter19_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter21_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter20_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter22_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter21_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter23_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter22_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter24_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter23_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter25_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter24_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter26_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter25_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter27_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter26_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter28_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter27_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter29_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter28_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter2_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter1_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter30_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter29_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter31_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter30_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter32_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter31_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter33_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter32_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter34_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter33_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter35_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter34_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter36_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter35_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter37_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter36_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter38_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter37_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter3_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter2_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter4_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter3_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter5_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter4_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter6_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter5_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter7_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter6_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter8_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter7_reg[4 : 0];
        zext_ln8_reg_1277_pp0_iter9_reg[4 : 0] <= zext_ln8_reg_1277_pp0_iter8_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln398_reg_1261 <= trunc_ln398_fu_624_p1;
        trunc_ln398_reg_1261_pp0_iter1_reg <= trunc_ln398_reg_1261;
        tw_3_reg_1335 <= tw_3_fu_816_p67;
        tw_reg_1329 <= tw_fu_681_p67;
        zext_ln408_reg_1269[4 : 0] <= zext_ln408_fu_638_p1[4 : 0];
        zext_ln408_reg_1269_pp0_iter1_reg[4 : 0] <= zext_ln408_reg_1269[4 : 0];
        zext_ln8_reg_1277[4 : 0] <= zext_ln8_fu_654_p1[4 : 0];
        zext_ln8_reg_1277_pp0_iter1_reg[4 : 0] <= zext_ln8_reg_1277[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter9_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter10_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter9_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter10_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter11_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter10_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter11_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter12_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter11_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter12_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter13_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter12_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter13_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter14_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter13_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter14_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter15_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter14_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter15_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter16_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter15_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter16_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter17_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter16_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter17_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter18_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter17_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter18_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter19_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter18_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter0_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter1_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter0_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter19_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter20_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter19_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter20_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter21_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter20_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter21_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter22_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter21_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter22_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter23_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter22_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter23_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter24_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter23_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter1_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter2_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter1_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter4_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter5_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter4_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter5_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter6_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter5_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter6_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter7_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter6_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter7_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter8_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter7_d1_real_2_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter8_d1_imag_2_reg_516;
        ap_phi_reg_pp0_iter9_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter8_d1_real_2_reg_504;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_668_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter39_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) 
    & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k93_load = 7'd0;
    end else begin
        ap_sig_allocacmp_k93_load = k93_fu_300;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_528_ce = 1'b1;
    end else begin
        grp_fu_528_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_532_ce = 1'b1;
    end else begin
        grp_fu_532_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_536_ce = 1'b1;
    end else begin
        grp_fu_536_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_540_ce = 1'b1;
    end else begin
        grp_fu_540_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_544_ce = 1'b1;
    end else begin
        grp_fu_544_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_549_ce = 1'b1;
    end else begin
        grp_fu_549_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_554_ce = 1'b1;
    end else begin
        grp_fu_554_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_559_ce = 1'b1;
    end else begin
        grp_fu_559_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_564_ce = 1'b1;
    end else begin
        grp_fu_564_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_568_ce = 1'b1;
    end else begin
        grp_fu_568_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_572_ce = 1'b1;
    end else begin
        grp_fu_572_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_576_ce = 1'b1;
    end else begin
        grp_fu_576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_580_ce = 1'b1;
    end else begin
        grp_fu_580_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_585_ce = 1'b1;
    end else begin
        grp_fu_585_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_590_ce = 1'b1;
    end else begin
        grp_fu_590_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_595_ce = 1'b1;
    end else begin
        grp_fu_595_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_600_ce = 1'b1;
    end else begin
        grp_fu_600_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_604_ce = 1'b1;
    end else begin
        grp_fu_604_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_608_ce = 1'b1;
    end else begin
        grp_fu_608_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_612_ce = 1'b1;
    end else begin
        grp_fu_612_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0 = zext_ln8_fu_654_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1 = zext_ln408_fu_638_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0 = zext_ln8_fu_654_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1 = zext_ln408_fu_638_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0 = zext_ln8_fu_654_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1 = zext_ln408_fu_638_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0 = zext_ln8_fu_654_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1 = zext_ln408_fu_638_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address0 = zext_ln8_reg_1277_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address1 = zext_ln408_reg_1269_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d0 = d3_real_reg_1482;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d1 = d2_real_reg_1472;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address0 = zext_ln8_reg_1277_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address1 = zext_ln408_reg_1269_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d0 = d3_real_1_reg_1502;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d1 = d2_real_1_reg_1492;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address0 = zext_ln8_reg_1277_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address1 = zext_ln408_reg_1269_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d0 = d3_imag_reg_1487;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d1 = d2_imag_reg_1477;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address0 = zext_ln8_reg_1277_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address1 = zext_ln408_reg_1269_pp0_iter38_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d0 = d3_imag_1_reg_1507;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d1 = d2_imag_1_reg_1497;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_924 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_d1_imag_2_reg_516 = 'bx;

assign ap_phi_reg_pp0_iter0_d1_real_2_reg_504 = 'bx;

assign ap_ready = ap_ready_sig;

assign bit_sel_fu_1224_p3 = bitcast_ln17_fu_1221_p1[32'd31];

assign bitcast_ln17_fu_1221_p1 = d1_reg_1353_pp0_iter23_reg;

assign d1_imag_1_fu_1250_p1 = xor_ln_fu_1242_p3;

assign k_fu_662_p2 = (ap_sig_allocacmp_k93_load + 7'd2);

assign lshr_ln_fu_628_p4 = {{ap_sig_allocacmp_k93_load[5:1]}};

assign tmp_fu_668_p3 = k_fu_662_p2[32'd6];

assign trunc_ln17_fu_1238_p1 = bitcast_ln17_fu_1221_p1[30:0];

assign trunc_ln398_fu_624_p1 = ap_sig_allocacmp_k93_load[5:0];

assign tw_3_fu_816_p65 = 'bx;

assign tw_4_fu_951_p65 = 'bx;

assign tw_5_fu_1086_p65 = 'bx;

assign tw_fu_681_p65 = 'bx;

assign xor_ln17_fu_1232_p2 = (bit_sel_fu_1224_p3 ^ 1'd1);

assign xor_ln_fu_1242_p3 = {{xor_ln17_fu_1232_p2}, {trunc_ln17_fu_1238_p1}};

assign zext_ln408_fu_638_p1 = lshr_ln_fu_628_p4;

assign zext_ln8_cast_fu_646_p3 = {{1'd1}, {lshr_ln_fu_628_p4}};

assign zext_ln8_fu_654_p1 = zext_ln8_cast_fu_646_p3;

always @ (posedge ap_clk) begin
    zext_ln408_reg_1269[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter11_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter12_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter13_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter14_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter15_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter16_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter17_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter18_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter19_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter20_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter21_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter22_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter23_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter24_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter25_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter26_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter27_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter28_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter29_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter30_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter31_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter32_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter33_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter34_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter35_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter36_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter37_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln408_reg_1269_pp0_iter38_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_1277[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter11_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter12_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter13_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter14_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter15_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter16_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter17_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter18_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter19_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter20_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter21_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter22_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter23_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter24_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter25_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter26_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter27_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter28_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter29_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter30_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter31_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter32_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter33_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter34_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter35_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter36_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter37_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
    zext_ln8_reg_1277_pp0_iter38_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000001;
end

endmodule //FFT_DIT_RN_FFT_stage_spatial_unroll_7_s
