/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [40:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_4z);
  assign celloutsig_0_21z = !(celloutsig_0_15z ? celloutsig_0_8z : celloutsig_0_9z[4]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_0_16z = ~(in_data[69] | in_data[45]);
  assign celloutsig_0_17z = ~(1'h1 | celloutsig_0_10z[31]);
  assign celloutsig_0_19z = ~(1'h1 | _00_);
  assign celloutsig_0_22z = celloutsig_0_18z | celloutsig_0_12z[0];
  assign celloutsig_0_29z = celloutsig_0_20z[14] | celloutsig_0_15z;
  assign celloutsig_0_18z = ~(celloutsig_0_17z ^ celloutsig_0_14z);
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_5z[2:0];
  assign { _00_, _01_[1], celloutsig_0_20z[1] } = _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[40:39], celloutsig_0_2z } == { in_data[61:60], celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_24z[15], celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_21z, _02_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_18z } == { celloutsig_0_28z[15:0], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_7z[6:0], celloutsig_0_15z, 1'h1, celloutsig_0_12z, celloutsig_0_2z } <= { celloutsig_0_7z[8:0], _02_ };
  assign celloutsig_0_11z = ! { celloutsig_0_7z[3:2], celloutsig_0_2z, _00_, _01_[1], celloutsig_0_20z[1] };
  assign celloutsig_1_9z = { in_data[177], celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_6z[3], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_14z = celloutsig_0_7z[8:2] || 1'h1;
  assign celloutsig_0_35z = celloutsig_0_15z & ~(in_data[85]);
  assign celloutsig_1_8z = in_data[176] & ~(celloutsig_1_1z);
  assign celloutsig_1_10z = celloutsig_1_9z & ~(celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_7z & ~(in_data[160]);
  assign celloutsig_1_18z = celloutsig_1_12z ? { celloutsig_1_14z[7:6], celloutsig_1_8z, celloutsig_1_7z } : { celloutsig_1_6z[1], celloutsig_1_1z, 2'h0 };
  assign celloutsig_0_9z = in_data[30] ? { _01_[1], celloutsig_0_20z[1], _00_, _01_[1], celloutsig_0_20z[1], celloutsig_0_0z, celloutsig_0_8z } : { celloutsig_0_7z[0], celloutsig_0_0z, celloutsig_0_3z, _00_, _01_[1], celloutsig_0_20z[1], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[163:161] != in_data[111:109];
  assign celloutsig_1_3z = { in_data[186:170], celloutsig_1_0z } != in_data[128:111];
  assign celloutsig_1_12z = { in_data[144:138], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z } != { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_22z } !== celloutsig_0_28z[4:0];
  assign celloutsig_1_2z = { in_data[175:169], celloutsig_1_0z } !== in_data[109:102];
  assign celloutsig_1_4z = | { in_data[117:114], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_8z = | { in_data[66:48], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_0z = ^ in_data[84:81];
  assign celloutsig_1_6z = { in_data[165:163], celloutsig_1_0z, celloutsig_1_3z } << { in_data[178:175], celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[45], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z } << { in_data[25], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, _00_, _01_[1], celloutsig_0_20z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[41:12], celloutsig_0_9z, celloutsig_0_3z, 1'h1, celloutsig_0_2z, celloutsig_0_4z } >> { in_data[17:16], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, _00_, _01_[1], celloutsig_0_20z[1], celloutsig_0_2z, 1'h1, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_5z[5:4], 1'h1 } >>> celloutsig_0_5z[3:1];
  assign celloutsig_0_28z = celloutsig_0_10z[18:1] >>> { celloutsig_0_20z[21], celloutsig_0_5z[1], celloutsig_0_20z[19:18], celloutsig_0_7z[8:7], celloutsig_0_20z[15], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_1_14z = { in_data[165:153], celloutsig_1_3z } ~^ in_data[142:129];
  assign celloutsig_0_5z = { in_data[77:75], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } ~^ { in_data[85:81], celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_5z[4:0] ~^ celloutsig_0_5z[5:1];
  assign celloutsig_0_24z = { celloutsig_0_5z[3], celloutsig_0_20z[21], celloutsig_0_5z[1], celloutsig_0_20z[19:18], celloutsig_0_7z[8:7], celloutsig_0_20z[15:7] } ~^ { celloutsig_0_10z[26:13], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_14z & celloutsig_0_11z) | celloutsig_0_5z[4]);
  assign celloutsig_0_2z = ~((in_data[45] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & in_data[1]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign { celloutsig_0_20z[21], celloutsig_0_20z[19:18], celloutsig_0_20z[15:2] } = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z[9], celloutsig_0_7z[6:0], celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_5z[2], celloutsig_0_5z[0], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z, _00_, _01_[1], celloutsig_0_20z[1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_15z, _00_, _01_[1] };
  assign { _01_[2], _01_[0] } = { _00_, celloutsig_0_20z[1] };
  assign { celloutsig_0_20z[22], celloutsig_0_20z[20], celloutsig_0_20z[17:16], celloutsig_0_20z[0] } = { celloutsig_0_5z[3], celloutsig_0_5z[1], celloutsig_0_7z[8:7], celloutsig_0_17z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
