// Seed: 182858914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
  always @(posedge 1'b0 or id_1) begin
    if (id_4) id_2 = 1;
    id_2 = 1;
    id_2 = id_3;
  end
  task id_7;
    id_8(~(id_4) & 1, id_1, 1);
  endtask
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    output tri id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    output wor id_10
);
  uwire id_12 = (1);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
