Running: efx_run_map.py Ti60_Demo --family Titanium --device Ti60F225 --project_xml G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\Ti60_Demo.xml -v example_top.v,t:default -v src/ddr_rw_ctrl.v,t:default -v src/cmos_i2c/i2c_timing_ctrl_16bit.v,t:default -v src/cmos_i2c/CMOS_Capture_RAW_Gray.v,t:default -v src/cmos_i2c/I2C_MT9M001_Gray_Config.v,t:default -v src/lcd_para.v,t:default -v src/lcd_driver.v,t:default -v src/hdmi_ip/hdmi_tx_ip.v,t:default -v src/hdmi_ip/encode.v,t:default -v src/hdmi_ip/serdes_4b_10to1.v,t:default -v src/cmos_i2c/I2C_SC130GS_12801024_4Lanes_Config.v,t:default -v src/PWMLite.v,t:default -v src/lcd_display.v,t:default -v src/dsi/dsi_init.v,t:default -v src/Sensor_Image_XYCrop.v,t:default -v src/cmos_i2c/i2c_timing_ctrl_reg16_dat16.v,t:default -v src/cmos_i2c/I2C_AR0135_1280720_Config.v,t:default -v src/axi/AXI4_AWARMux.v,t:default -v src/lvds/LCDDual2LVDS.v,t:default -v src/axi/axi4_ctrl.v,t:default -v src/hdmi_ip/tmds_channel.v,t:default -v src/hdmi_ip/rgb2dvi.v,t:default --output_dir outflow --opt root=example_top --opt veri_options=verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 work-dir=work_syn write_efx_verilog=on mode=speed max_ram=-1 max_mult=-1 infer-clk-enable=3 infer-sync-set-reset=1 fanout-limit=0 seq_opt=0 retiming=0 dsp-mac-packing=1 dsp-input-regs-packing=1 dsp-output-regs-packing=1 bram_output_regs_packing=1 blast_const_operand_adders=1 operator-sharing=0 optimize-adder-tree=0 pack-luts-to-comb4=0 min-sr-fanout=0 min-ce-fanout=0 seq-opt-sync-only=0 blackbox-error=1 allow-const-ram-index=0 hdl-compile-unit=1 create-onehot-fsms=0 I=ip/W0_FIFO I=ip/R0_FIFO I=ip/dsi_tx I=ip/csi_rx I=ip/DdrCtrl I=ip/W0_FIFO_8 I=ip/W0_FIFO_64 I=ip/FIFO_W48R24 I=ip/R0_FIFO_8 I=ip/R0_FIFO_16 I=ip/W0_FIFO_32
Creating G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\work_syn
Running: c:/Efinity/2022.2\bin\efx_map.exe --project Ti60_Demo --family Titanium --device Ti60F225 --output-dir outflow --v G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v,t:default --v src/ddr_rw_ctrl.v,t:default --v src/cmos_i2c/i2c_timing_ctrl_16bit.v,t:default --v src/cmos_i2c/CMOS_Capture_RAW_Gray.v,t:default --v src/cmos_i2c/I2C_MT9M001_Gray_Config.v,t:default --v src/lcd_para.v,t:default --v src/lcd_driver.v,t:default --v src/hdmi_ip/hdmi_tx_ip.v,t:default --v src/hdmi_ip/encode.v,t:default --v src/hdmi_ip/serdes_4b_10to1.v,t:default --v src/cmos_i2c/I2C_SC130GS_12801024_4Lanes_Config.v,t:default --v src/PWMLite.v,t:default --v src/lcd_display.v,t:default --v src/dsi/dsi_init.v,t:default --v src/Sensor_Image_XYCrop.v,t:default --v src/cmos_i2c/i2c_timing_ctrl_reg16_dat16.v,t:default --v src/cmos_i2c/I2C_AR0135_1280720_Config.v,t:default --v src/axi/AXI4_AWARMux.v,t:default --v src/lvds/LCDDual2LVDS.v,t:default --v src/axi/axi4_ctrl.v,t:default --v src/hdmi_ip/tmds_channel.v,t:default --v src/hdmi_ip/rgb2dvi.v,t:default --project-xml G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\Ti60_Demo.xml --binary-db outflow\Ti60_Demo.vdb --root=example_top --veri_options=verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir=work_syn --write-efx-verilog=outflow\Ti60_Demo.map.v --mode=speed --max_ram=-1 --max_mult=-1 --infer-clk-enable=3 --infer-sync-set-reset=1 --fanout-limit=0 --seq_opt=0 --retiming=0 --dsp-mac-packing=1 --dsp-input-regs-packing=1 --dsp-output-regs-packing=1 --bram_output_regs_packing=1 --blast_const_operand_adders=1 --operator-sharing=0 --optimize-adder-tree=0 --pack-luts-to-comb4=0 --min-sr-fanout=0 --min-ce-fanout=0 --seq-opt-sync-only=0 --blackbox-error=1 --allow-const-ram-index=0 --hdl-compile-unit=1 --create-onehot-fsms=0 --I=ip/W0_FIFO --I=ip/R0_FIFO --I=ip/dsi_tx --I=ip/csi_rx --I=ip/DdrCtrl --I=ip/W0_FIFO_8 --I=ip/W0_FIFO_64 --I=ip/FIFO_W48R24 --I=ip/R0_FIFO_8 --I=ip/R0_FIFO_16 --I=ip/W0_FIFO_32
[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.2.322.2.14
[EFX-0000 INFO] Compiled: Feb  9 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

[EFX-0034 WARNING] Project XML file specified. Source files specified in the command line are ignored.
INFO: Read project database "G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\Ti60_Demo.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "c:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'c:/Efinity/2022.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\ddr_rw_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\i2c_timing_ctrl_16bit.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\CMOS_Capture_RAW_Gray.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\I2C_MT9M001_Gray_Config.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_para.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v' (VERI-1482)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v(37): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src/lcd_para.v' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v(37): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v' (VERI-2320)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\hdmi_tx_ip.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\encode.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\serdes_4b_10to1.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\I2C_SC130GS_12801024_4Lanes_Config.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\PWMLite.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_display.v' (VERI-1482)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_display.v(48): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src/lcd_para.v' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_display.v(48): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_display.v' (VERI-2320)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\dsi\dsi_init.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\Sensor_Image_XYCrop.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\I2C_AR0135_1280720_Config.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\AXI4_AWARMux.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lvds\LCDDual2LVDS.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\tmds_channel.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO\W0_FIFO.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO\R0_FIFO.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/dsi_tx\dsi_tx.sv' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/csi_rx\csi_rx.sv' (VERI-1482)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/csi_rx\csi_rx.sv(2020): INFO: undeclared symbol 'raw_20_1', assumed default net type 'wire' (VERI-2561)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/csi_rx\csi_rx.sv(2021): INFO: undeclared symbol 'raw_20_2', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-1482)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(294): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(294): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(603): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(603): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(1586): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(1586): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(1840): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(1840): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(2143): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(2143): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(2592): INFO: analyzing included file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl/ddr3_controller.vh' (VERI-1328)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(2592): INFO: back to file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v' (VERI-2320)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_64\W0_FIFO_64.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/FIFO_W48R24\FIFO_W48R24.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_16\R0_FIFO_16.v' (VERI-1482)
-- Analyzing Verilog file 'G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_32\W0_FIFO_32.v' (VERI-1482)
INFO: Analysis took 0.547702 seconds.
INFO: 	Analysis took 0.515625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.724 MB, end = 67.748 MB, delta = 13.024 MB
INFO: 	Analysis peak virtual memory usage = 67.748 MB
INFO: Analysis resident set memory usage: begin = 55.16 MB, end = 71.036 MB, delta = 15.876 MB
INFO: 	Analysis peak resident set memory usage = 71.04 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(598): WARNING: port 'wr_busy' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(598): WARNING: port 'wr_addr' is not connected on this instance (VERI-2435)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(671): WARNING: port 'i2c_rdata' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(996): WARNING: port 'axi_awid' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(1023): WARNING: port 'lcd_xpos' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(1069): WARNING: port 'TMDS_Clk_p' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(6): INFO: compiling module 'example_top' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(429): WARNING: expression size 32 truncated to fit in target size 1 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(49): INFO: compiling module 'DdrCtrl' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(1841): INFO: compiling module 'efx_ddr3_soft_controller_67b4838ef8d24a1cbca605088ccb273e' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: expression size ** truncated to fit in target size ** (VERI-1209)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: actual bit length ** differs from formal bit length *** for port '**' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: expression size ** truncated to fit in target size ** (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: expression size ** truncated to fit in target size ** (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: actual bit length ** differs from formal bit length *** for port '**' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: port '**' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: expression size ** truncated to fit in target size ** (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): WARNING: net '**' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v(0): INFO: compiling module '**' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(565): WARNING: actual bit length 4 differs from formal bit length 8 for port 'axi_aid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(572): WARNING: actual bit length 4 differs from formal bit length 8 for port 'axi_wid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(581): WARNING: actual bit length 4 differs from formal bit length 8 for port 'axi_bid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(587): WARNING: actual bit length 4 differs from formal bit length 8 for port 'axi_rid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\AXI4_AWARMux.v(11): INFO: compiling module 'AXI4_AWARMux(AID_LEN=4)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\AXI4_AWARMux.v(90): WARNING: expression size 2 truncated to fit in target size 1 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\i2c_timing_ctrl_16bit.v(32): INFO: compiling module 'i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\I2C_SC130GS_12801024_4Lanes_Config.v(17): INFO: compiling module 'I2C_SC130GS_12801024_4Lanes_Config' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v(33): INFO: compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\cmos_i2c\I2C_AR0135_1280720_Config.v(17): INFO: compiling module 'I2C_AR0135_1280720_Config' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(745): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(746): WARNING: expression size 5 truncated to fit in target size 4 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\PWMLite.v(10): INFO: compiling module 'PWMLite' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\PWMLite.v(22): WARNING: expression size 8 truncated to fit in target size 7 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\Sensor_Image_XYCrop.v(32): INFO: compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(898): WARNING: actual bit length 64 differs from formal bit length 8 for port 'image_out_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(2): INFO: compiling module 'axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=921600,C_W_WIDTH=8)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(91): WARNING: expression size 32 truncated to fit in target size 16 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(113): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(114): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(196): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(238): WARNING: expression size 2 truncated to fit in target size 1 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(257): WARNING: expression size 23 truncated to fit in target size 22 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(108): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(49): INFO: compiling module 'W0_FIFO_8' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(389): INFO: compiling module 'efx_fifo_top_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_1' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(679): INFO: compiling module 'efx_fifo_ram_8ac53572906a4ff2ba719a308e5fc02d(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(715): INFO: extracting RAM for identifier 'ram' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(914): INFO: compiling module 'efx_fifo_ctl_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_2' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(1190): WARNING: expression size 32 truncated to fit in target size 14 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(1191): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(300): INFO: compiling module 'efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(129): INFO: compiling module 'efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=9)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=8)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=7)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=6)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=4)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=3)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=2)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(300): INFO: compiling module 'efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(129): INFO: compiling module 'efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=13)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=12)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=11)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(104): WARNING: actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(106): WARNING: actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v(88): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(108): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(49): INFO: compiling module 'R0_FIFO_8' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(389): INFO: compiling module 'efx_fifo_top_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_3' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(679): INFO: compiling module 'efx_fifo_ram_0de2760a5ff1487d88847b7a1b0f2193(FAMILY="TITANIUM",MODE="FWFT",RD_DEPTH=8192,WDATA_WIDTH=128,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(715): INFO: extracting RAM for identifier 'ram' (VERI-2571)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(914): INFO: compiling module 'efx_fifo_ctl_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_4' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(1184): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(1185): WARNING: expression size 32 truncated to fit in target size 14 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(300): INFO: compiling module 'efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(129): INFO: compiling module 'efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=13)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=12)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=11)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=9)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=8)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=7)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=6)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=4)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=3)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(212): INFO: compiling module 'efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=2)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(300): INFO: compiling module 'efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(129): INFO: compiling module 'efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=10)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(104): WARNING: actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(106): WARNING: actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v(88): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(449): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\axi\axi4_ctrl.v(559): WARNING: expression size 23 truncated to fit in target size 22 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(968): WARNING: actual bit length 32 differs from formal bit length 4 for port 'axi_bid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(969): WARNING: actual bit length 32 differs from formal bit length 2 for port 'axi_bresp' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(970): WARNING: actual bit length 32 differs from formal bit length 1 for port 'axi_bvalid' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(980): WARNING: actual bit length 32 differs from formal bit length 2 for port 'axi_rresp' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(988): WARNING: actual bit length 64 differs from formal bit length 8 for port 'wframe_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(993): WARNING: actual bit length 16 differs from formal bit length 8 for port 'rframe_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(995): WARNING: actual bit length 8 differs from formal bit length 32 for port 'tp_o' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(997): WARNING: expression size 8 truncated to fit in target size 4 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v(39): INFO: compiling module 'lcd_driver' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\lcd_driver.v(145): WARNING: expression size 14 truncated to fit in target size 12 (VERI-1209)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(7): INFO: compiling module 'rgb2dvi(ENABLE_OSERDES=0)' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\tmds_channel.v(4): INFO: compiling module 'tmds_channel' (VERI-1018)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(50): WARNING: actual bit length 32 differs from formal bit length 4 for port 'data_island_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(52): WARNING: actual bit length 4 differs from formal bit length 3 for port 'mode' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(58): WARNING: actual bit length 32 differs from formal bit length 4 for port 'data_island_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(60): WARNING: actual bit length 4 differs from formal bit length 3 for port 'mode' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(66): WARNING: actual bit length 32 differs from formal bit length 4 for port 'data_island_data' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\src\hdmi_ip\rgb2dvi.v(68): WARNING: actual bit length 4 differs from formal bit length 3 for port 'mode' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(1051): WARNING: actual bit length 32 differs from formal bit length 1 for port 'oe_i' (VERI-1330)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(414): WARNING: net 'w_dev_index_o[7]' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(415): WARNING: net 'w_dev_cmd_o[7]' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(416): WARNING: net 'w_dev_wdata_o[31]' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(417): WARNING: net 'w_dev_wvalid_o' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(421): WARNING: net 'w_spi_ssn_o' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(422): WARNING: net 'w_spi_data_o[3]' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(439): WARNING: net 'w_lcd_b_o[7]' does not have a driver (VDB-1002)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(523): WARNING: input port 'wr_addr[31]' remains unconnected for this instance (VDB-1053)
G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v(1044): WARNING: input port 'SerialClk' is not connected on this instance (VDB-1013)
INFO: Elaboration took 0.277258 seconds.
INFO: 	Elaboration took 0.265625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 67.748 MB, end = 109.296 MB, delta = 41.548 MB
INFO: 	Elaboration peak virtual memory usage = 109.296 MB
INFO: Elaboration resident set memory usage: begin = 71.052 MB, end = 112.28 MB, delta = 41.228 MB
INFO: 	Elaboration peak resident set memory usage = 112.284 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl2' wire 'cmos_ctl2' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl3' wire 'cmos_ctl3' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
c:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0239419 seconds.
INFO: 	Reading Mapping Library took 0.03125 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 110.136 MB, end = 104.444 MB, delta = -5.692 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 110.136 MB
INFO: Reading Mapping Library resident set memory usage: begin = 113.344 MB, end = 107.528 MB, delta = -5.816 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 113.364 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl2' wire 'cmos_ctl2' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl3' wire 'cmos_ctl3' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0266 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v:715)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v:88)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v:88)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/W0_FIFO_8\W0_FIFO_8.v:88)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v:715)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v:88)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v:88)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\ip/R0_FIFO_8\R0_FIFO_8.v:88)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ddr3_ctl_axi.wr_addr[31]'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v:523)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ddr3_ctl_axi.wr_addr[30]'. (G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\example_top.v:523)
[EFX-0201 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_67b4838ef8d24a1cbca605088ccb273e(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_67b4838ef8d24a1cbca605088ccb273e(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_67b4838ef8d24a1cbca605088ccb273e(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_67b4838ef8d24a1cbca605088ccb273e(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_67b4838ef8d24a1cbca605088ccb273e(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_67b4838ef8d24a1cbca605088ccb273e(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_67b4838ef8d24a1cbca605088ccb273e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_67b4838ef8d24a1cbca605088ccb273e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8ac53572906a4ff2ba719a308e5fc02d(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8ac53572906a4ff2ba719a308e5fc02d(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8ac53572906a4ff2ba719a308e5fc02d(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8ac53572906a4ff2ba719a308e5fc02d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8ac53572906a4ff2ba719a308e5fc02d_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0de2760a5ff1487d88847b7a1b0f2193(FAMILY="TITANIUM",MODE="FWFT",RD_DEPTH=8192,WDATA_WIDTH=128,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0de2760a5ff1487d88847b7a1b0f2193(FAMILY="TITANIUM",MODE="FWFT",RD_DEPTH=8192,WDATA_WIDTH=128,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0de2760a5ff1487d88847b7a1b0f2193(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0de2760a5ff1487d88847b7a1b0f2193(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0de2760a5ff1487d88847b7a1b0f2193_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=921600,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=921600,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 983 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3489, ed: 10842, lv: 9, pw: 10539.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port clk_24m is unconnected and will be removed
WARNING: Input/Inout Port clk_25m is unconnected and will be removed
WARNING: Input/Inout Port clk_pixel_2x is unconnected and will be removed
WARNING: Input/Inout Port clk_pixel_10x is unconnected and will be removed
WARNING: Input/Inout Port dsi_refclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_byteclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_serclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txcclk_i is unconnected and will be removed
WARNING: Input/Inout Port clk_lvds_1x is unconnected and will be removed
WARNING: Input/Inout Port clk_lvds_7x is unconnected and will be removed
WARNING: Input/Inout Port clk_27m is unconnected and will be removed
WARNING: Input/Inout Port clk_54m is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_ctl0_i is unconnected and will be removed
WARNING: Input/Inout Port csi_ctl1_i is unconnected and will be removed
WARNING: Input/Inout Port csi_scl_i is unconnected and will be removed
WARNING: Input/Inout Port csi_sda_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd0_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd0_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd1_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd1_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd2_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd2_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd3_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd3_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port uart_rx_i is unconnected and will be removed
WARNING: Input/Inout Port cmos_ctl1 is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_sda_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_scl_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_int_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[0] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[0] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[0] is unconnected and will be removed
INFO: Found 100 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.109601 seconds.
INFO: 	VDB Netlist Checker took 0.109375 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 160.112 MB, end = 160.112 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 175.18 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 163.44 MB, end = 163.492 MB, delta = 0.052 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 176.16 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'example_top' to Verilog file 'outflow\Ti60_Demo.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	725
[EFX-0000 INFO] EFX_LUT4        : 	3440
[EFX-0000 INFO] EFX_FF          : 	2821
[EFX-0000 INFO] EFX_SRL8        : 	534
[EFX-0000 INFO] EFX_RAM10       : 	43
[EFX-0000 INFO] =============================== 
Running: efx_run_pt.py Ti60_Demo Titanium Ti60F225
Running: c:/Efinity/2022.2\python38\bin\python.exe C:\Efinity\2022.2\scripts\efx_run_pt.py Ti60_Demo Titanium Ti60F225
Writing out summary report file
Writing out pinout file
Writing out interface config file
Writing out timing related file
Writing out verilog template file
Writing out option register file
Writing out boundary scan description file
Writing out LPF
Running: efx_run_pnr.py Ti60_Demo --prj --family Titanium --device Ti60F225 --timing_model C4 --sim --output_dir outflow --opt sdc_file=Ti60_Demo.pt.sdc --opt work_dir=work_pnr optimization_level=TIMING_1 seed=1 placer_effort_level=1 max_threads=32
Creating G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\work_pnr
Running: c:/Efinity/2022.2\bin\efx_pnr.exe --circuit Ti60_Demo --family Titanium --device Ti60F225 --operating_conditions C4 --vdb_file outflow\Ti60_Demo.vdb --use_vdb_file on --output_dir outflow --place_file outflow\Ti60_Demo.place --route_file outflow\Ti60_Demo.route --sync_file outflow\Ti60_Demo.interface.csv --generate_prevpr_netlist on --sdc_file=Ti60_Demo.pt.sdc --work_dir=work_pnr --optimization_level=TIMING_1 --seed=1 --placer_effort_level=1 --max_threads=32

Efinix FPGA Placement and Routing.
Version: 2022.2.322.2.14 
Compiled: Feb  9 2023.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "outflow\Ti60_Demo.vdb".
***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port clk_24m is unconnected and will be removed
WARNING: Input/Inout Port clk_25m is unconnected and will be removed
WARNING: Input/Inout Port clk_pixel_2x is unconnected and will be removed
WARNING: Input/Inout Port clk_pixel_10x is unconnected and will be removed
WARNING: Input/Inout Port dsi_refclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_byteclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_serclk_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txcclk_i is unconnected and will be removed
WARNING: Input/Inout Port clk_lvds_1x is unconnected and will be removed
WARNING: Input/Inout Port clk_lvds_7x is unconnected and will be removed
WARNING: Input/Inout Port clk_27m is unconnected and will be removed
WARNING: Input/Inout Port clk_54m is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_ctl0_i is unconnected and will be removed
WARNING: Input/Inout Port csi_ctl1_i is unconnected and will be removed
WARNING: Input/Inout Port csi_scl_i is unconnected and will be removed
WARNING: Input/Inout Port csi_sda_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxc_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd0_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd1_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd2_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[7] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[6] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[5] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[4] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[3] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[2] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[1] is unconnected and will be removed
WARNING: Input/Inout Port csi_rxd3_hs_i[0] is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd0_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd0_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd1_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd1_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd2_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd2_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd3_lp_p_i is unconnected and will be removed
WARNING: Input/Inout Port dsi_txd3_lp_n_i is unconnected and will be removed
WARNING: Input/Inout Port uart_rx_i is unconnected and will be removed
WARNING: Input/Inout Port cmos_ctl1 is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_sda_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_scl_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_tp_int_i is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_b7_0_i[0] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_g7_0_i[0] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[7] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[6] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[5] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[4] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[3] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[2] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[1] is unconnected and will be removed
WARNING: Input/Inout Port lcd_r7_0_i[0] is unconnected and will be removed
INFO: Found 100 warnings in the post-synthesis netlist.
VDB Netlist Checker took 0.106709 seconds.
	VDB Netlist Checker took 0.109375 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 41.796 MB, end = 41.796 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 63.148 MB
VDB Netlist Checker resident set memory usage: begin = 51.524 MB, end = 51.748 MB, delta = 0.224 MB
	VDB Netlist Checker peak resident set memory usage = 72.044 MB
***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'example_top' to Verilog file 'outflow\Ti60_Demo.prevpr.v' (VDB-1030)
Reading core interface constraints from 'outflow\Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "outflow\Ti60_Demo.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #0(clk_24m) has no fanout.
Removing input.
logical_block #1(clk_25m) has no fanout.
Removing input.
logical_block #5(clk_pixel_2x) has no fanout.
Removing input.
logical_block #9(dsi_refclk_i) has no fanout.
Removing input.
logical_block #33(clk_54m) has no fanout.
Removing input.
logical_block #149(i_dqs_n_hi[1]) has no fanout.
Removing input.
logical_block #150(i_dqs_n_hi[0]) has no fanout.
Removing input.
logical_block #151(i_dqs_n_lo[1]) has no fanout.
Removing input.
logical_block #152(i_dqs_n_lo[0]) has no fanout.
Removing input.
logical_block #171(csi_ctl0_i) has no fanout.
Removing input.
logical_block #174(csi_ctl1_i) has no fanout.
Removing input.
logical_block #177(csi_scl_i) has no fanout.
Removing input.
logical_block #180(csi_sda_i) has no fanout.
Removing input.
logical_block #181(csi_rxc_lp_p_i) has no fanout.
Removing input.
logical_block #182(csi_rxc_lp_n_i) has no fanout.
Removing input.
logical_block #185(csi_rxc_i) has no fanout.
Removing input.
logical_block #189(csi_rxd0_lp_p_i) has no fanout.
Removing input.
logical_block #190(csi_rxd0_lp_n_i) has no fanout.
Removing input.
logical_block #191(csi_rxd0_hs_i[7]) has no fanout.
Removing input.
logical_block #192(csi_rxd0_hs_i[6]) has no fanout.
Removing input.
logical_block #193(csi_rxd0_hs_i[5]) has no fanout.
Removing input.
logical_block #194(csi_rxd0_hs_i[4]) has no fanout.
Removing input.
logical_block #195(csi_rxd0_hs_i[3]) has no fanout.
Removing input.
logical_block #196(csi_rxd0_hs_i[2]) has no fanout.
Removing input.
logical_block #197(csi_rxd0_hs_i[1]) has no fanout.
Removing input.
logical_block #198(csi_rxd0_hs_i[0]) has no fanout.
Removing input.
logical_block #202(csi_rxd1_lp_n_i) has no fanout.
Removing input.
logical_block #203(csi_rxd1_lp_p_i) has no fanout.
Removing input.
logical_block #204(csi_rxd1_hs_i[7]) has no fanout.
Removing input.
logical_block #205(csi_rxd1_hs_i[6]) has no fanout.
Removing input.
logical_block #206(csi_rxd1_hs_i[5]) has no fanout.
Removing input.
logical_block #207(csi_rxd1_hs_i[4]) has no fanout.
Removing input.
logical_block #208(csi_rxd1_hs_i[3]) has no fanout.
Removing input.
logical_block #209(csi_rxd1_hs_i[2]) has no fanout.
Removing input.
logical_block #210(csi_rxd1_hs_i[1]) has no fanout.
Removing input.
logical_block #211(csi_rxd1_hs_i[0]) has no fanout.
Removing input.
logical_block #215(csi_rxd2_lp_p_i) has no fanout.
Removing input.
logical_block #216(csi_rxd2_lp_n_i) has no fanout.
Removing input.
logical_block #217(csi_rxd2_hs_i[7]) has no fanout.
Removing input.
logical_block #218(csi_rxd2_hs_i[6]) has no fanout.
Removing input.
logical_block #219(csi_rxd2_hs_i[5]) has no fanout.
Removing input.
logical_block #220(csi_rxd2_hs_i[4]) has no fanout.
Removing input.
logical_block #221(csi_rxd2_hs_i[3]) has no fanout.
Removing input.
logical_block #222(csi_rxd2_hs_i[2]) has no fanout.
Removing input.
logical_block #223(csi_rxd2_hs_i[1]) has no fanout.
Removing input.
logical_block #224(csi_rxd2_hs_i[0]) has no fanout.
Removing input.
logical_block #228(csi_rxd3_lp_p_i) has no fanout.
Removing input.
logical_block #229(csi_rxd3_lp_n_i) has no fanout.
Removing input.
logical_block #230(csi_rxd3_hs_i[7]) has no fanout.
Removing input.
logical_block #231(csi_rxd3_hs_i[6]) has no fanout.
Removing input.
logical_block #232(csi_rxd3_hs_i[5]) has no fanout.
Removing input.
logical_block #233(csi_rxd3_hs_i[4]) has no fanout.
Removing input.
logical_block #234(csi_rxd3_hs_i[3]) has no fanout.
Removing input.
logical_block #235(csi_rxd3_hs_i[2]) has no fanout.
Removing input.
logical_block #236(csi_rxd3_hs_i[1]) has no fanout.
Removing input.
logical_block #237(csi_rxd3_hs_i[0]) has no fanout.
Removing input.
logical_block #310(dsi_txd0_lp_p_i) has no fanout.
Removing input.
logical_block #311(dsi_txd0_lp_n_i) has no fanout.
Removing input.
logical_block #312(dsi_txd1_lp_p_i) has no fanout.
Removing input.
logical_block #313(dsi_txd1_lp_n_i) has no fanout.
Removing input.
logical_block #314(dsi_txd2_lp_p_i) has no fanout.
Removing input.
logical_block #315(dsi_txd2_lp_n_i) has no fanout.
Removing input.
logical_block #316(dsi_txd3_lp_p_i) has no fanout.
Removing input.
logical_block #317(dsi_txd3_lp_n_i) has no fanout.
Removing input.
logical_block #318(uart_rx_i) has no fanout.
Removing input.
logical_block #341(cmos_ctl1) has no fanout.
Removing input.
logical_block #439(lcd_tp_sda_i) has no fanout.
Removing input.
logical_block #442(lcd_tp_scl_i) has no fanout.
Removing input.
logical_block #445(lcd_tp_int_i) has no fanout.
Removing input.
logical_block #500(lcd_b7_0_i[7]) has no fanout.
Removing input.
logical_block #501(lcd_b7_0_i[6]) has no fanout.
Removing input.
logical_block #502(lcd_b7_0_i[5]) has no fanout.
Removing input.
logical_block #503(lcd_b7_0_i[4]) has no fanout.
Removing input.
logical_block #504(lcd_b7_0_i[3]) has no fanout.
Removing input.
logical_block #505(lcd_b7_0_i[2]) has no fanout.
Removing input.
logical_block #506(lcd_b7_0_i[1]) has no fanout.
Removing input.
logical_block #507(lcd_b7_0_i[0]) has no fanout.
Removing input.
logical_block #508(lcd_g7_0_i[7]) has no fanout.
Removing input.
logical_block #509(lcd_g7_0_i[6]) has no fanout.
Removing input.
logical_block #510(lcd_g7_0_i[5]) has no fanout.
Removing input.
logical_block #511(lcd_g7_0_i[4]) has no fanout.
Removing input.
logical_block #512(lcd_g7_0_i[3]) has no fanout.
Removing input.
logical_block #513(lcd_g7_0_i[2]) has no fanout.
Removing input.
logical_block #514(lcd_g7_0_i[1]) has no fanout.
Removing input.
logical_block #515(lcd_g7_0_i[0]) has no fanout.
Removing input.
logical_block #516(lcd_r7_0_i[7]) has no fanout.
Removing input.
logical_block #517(lcd_r7_0_i[6]) has no fanout.
Removing input.
logical_block #518(lcd_r7_0_i[5]) has no fanout.
Removing input.
logical_block #519(lcd_r7_0_i[4]) has no fanout.
Removing input.
logical_block #520(lcd_r7_0_i[3]) has no fanout.
Removing input.
logical_block #521(lcd_r7_0_i[2]) has no fanout.
Removing input.
logical_block #522(lcd_r7_0_i[1]) has no fanout.
Removing input.
logical_block #523(lcd_r7_0_i[0]) has no fanout.
Removing input.
Pass 0: Swept away 93 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 93 blocks in total.
Removed 0 LUT buffers.
Sweeped away 93 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "outflow\Ti60_Demo.vdb".
Netlist pre-processing took 0.899792 seconds.
	Netlist pre-processing took 0.640625 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 22.892 MB, end = 62.572 MB, delta = 39.68 MB
	Netlist pre-processing peak virtual memory usage = 369.224 MB
Netlist pre-processing resident set memory usage: begin = 33.116 MB, end = 70.044 MB, delta = 36.928 MB
	Netlist pre-processing peak resident set memory usage = 372.496 MB
***** Ending stage netlist pre-processing *****

Load Global Network took 1.39546 seconds.
	Load Global Network took 0.65625 seconds (approximately) in total CPU time.
Load Global Network virtual memory usage: begin = 51.812 MB, end = 152.112 MB, delta = 100.3 MB
	Load Global Network peak virtual memory usage = 369.224 MB
Load Global Network resident set memory usage: begin = 59.256 MB, end = 135.892 MB, delta = 76.636 MB
	Load Global Network peak resident set memory usage = 372.496 MB
Reading c:/Efinity/2022.2/arch/.\rr_pb_hier_mapping.xml
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "work_pnr\Ti60_Demo.net_proto" took 0.031 seconds
Creating IO constraints file 'work_pnr\Ti60_Demo.io_place'
Packing took 0.0865923 seconds.
	Packing took 0.09375 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 216.676 MB, end = 218.332 MB, delta = 1.656 MB
	Packing peak virtual memory usage = 369.224 MB
Packing resident set memory usage: begin = 199.02 MB, end = 200.9 MB, delta = 1.88 MB
	Packing peak resident set memory usage = 372.496 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file work_pnr\Ti60_Demo.net_proto
Read proto netlist for file "work_pnr\Ti60_Demo.net_proto" took 0 seconds
Setup net and block data structure took 0.625 seconds
Reading core interface constraints from 'outflow\Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "outflow\Ti60_Demo.interface.csv".
Packed netlist loading took 2.09548 seconds.
	Packed netlist loading took 2.6875 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 218.332 MB, end = 487.92 MB, delta = 269.588 MB
	Packed netlist loading peak virtual memory usage = 527.064 MB
Packed netlist loading resident set memory usage: begin = 200.908 MB, end = 459.92 MB, delta = 259.012 MB
	Packed netlist loading peak resident set memory usage = 498.976 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

Read router lookahead for device Ti60F225 from file c:/Efinity/2022.2/arch/./lookahead/QX25_C4.lookahead.zst.

Load Router Lookahead took 0.579182 seconds.
	Load Router Lookahead took 0.34375 seconds (approximately) in total CPU time.
Load Router Lookahead virtual memory usage: begin = 487.92 MB, end = 736.62 MB, delta = 248.7 MB
	Load Router Lookahead peak virtual memory usage = 955.972 MB
Load Router Lookahead resident set memory usage: begin = 459.92 MB, end = 704.964 MB, delta = 245.044 MB
	Load Router Lookahead peak resident set memory usage = 927.2 MB
WARNING(1): [SDC line 14] Clock name or regular expression (dsi_refclk_i) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(2): [SDC line 24] Clock name or regular expression (clk_pixel_2x) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(3): [SDC line 29] Clock name or regular expression (clk_54m) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(4): [SDC line 33] Specified get_ports name or regular expression "csi_rxc_i" does not correspond to any ports.
WARNING(5): [SDC line 33] Clock(s) not specified.
Unable to create clock due to warning found
WARNING(6): Defaulting to -exclusive since none of the required option was specified
No clocks matching csi_rxc_i found in design
WARNING(7): Unable to set false path due to warnings found
Unable to set false path due to warning found
No clocks matching csi_rxc_i found in design
WARNING(8): Unable to set false path due to warnings found
Unable to set false path due to warning found
WARNING(9): [SDC line 341] Specified get_ports name or regular expression "i_dqs_n_lo[0]" does not correspond to any ports.
WARNING(10): [SDC line 341] Specified get_ports name or regular expression "i_dqs_n_hi[0]" does not correspond to any ports.
WARNING(11): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(12): [SDC line 342] Specified get_ports name or regular expression "i_dqs_n_lo[0]" does not correspond to any ports.
WARNING(13): [SDC line 342] Specified get_ports name or regular expression "i_dqs_n_hi[0]" does not correspond to any ports.
WARNING(14): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(15): [SDC line 347] Specified get_ports name or regular expression "i_dqs_n_lo[1]" does not correspond to any ports.
WARNING(16): [SDC line 347] Specified get_ports name or regular expression "i_dqs_n_hi[1]" does not correspond to any ports.
WARNING(17): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(18): [SDC line 348] Specified get_ports name or regular expression "i_dqs_n_lo[1]" does not correspond to any ports.
WARNING(19): [SDC line 348] Specified get_ports name or regular expression "i_dqs_n_hi[1]" does not correspond to any ports.
WARNING(20): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(21): [SDC line 576] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(22): [SDC line 576] Specified get_ports name or regular expression "csi_rxd0_fifo_rd_o" does not correspond to any ports.
WARNING(23): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(24): [SDC line 577] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(25): [SDC line 577] Specified get_ports name or regular expression "csi_rxd0_fifo_rd_o" does not correspond to any ports.
WARNING(26): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(27): [SDC line 578] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(28): [SDC line 579] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(29): [SDC line 580] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(30): [SDC line 580] Specified get_ports name or regular expression "csi_rxd0_fifo_empty_i" does not correspond to any ports.
WARNING(31): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(32): [SDC line 581] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(33): [SDC line 581] Specified get_ports name or regular expression "csi_rxd0_fifo_empty_i" does not correspond to any ports.
WARNING(34): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(35): [SDC line 582] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
No ports found in design
WARNING(36): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(37): [SDC line 583] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
No ports found in design
WARNING(38): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(39): [SDC line 584] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(40): [SDC line 584] Specified get_ports name or regular expression "csi_rxd1_fifo_rd_o" does not correspond to any ports.
WARNING(41): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(42): [SDC line 585] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(43): [SDC line 585] Specified get_ports name or regular expression "csi_rxd1_fifo_rd_o" does not correspond to any ports.
WARNING(44): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(45): [SDC line 586] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(46): [SDC line 587] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(47): [SDC line 588] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(48): [SDC line 588] Specified get_ports name or regular expression "csi_rxd1_fifo_empty_i" does not correspond to any ports.
WARNING(49): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(50): [SDC line 589] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(51): [SDC line 589] Specified get_ports name or regular expression "csi_rxd1_fifo_empty_i" does not correspond to any ports.
WARNING(52): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(53): [SDC line 590] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
No ports found in design
WARNING(54): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(55): [SDC line 591] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
No ports found in design
WARNING(56): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(57): [SDC line 592] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(58): [SDC line 592] Specified get_ports name or regular expression "csi_rxd2_fifo_rd_o" does not correspond to any ports.
WARNING(59): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(60): [SDC line 593] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(61): [SDC line 593] Specified get_ports name or regular expression "csi_rxd2_fifo_rd_o" does not correspond to any ports.
WARNING(62): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(63): [SDC line 594] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(64): [SDC line 595] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(65): [SDC line 596] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(66): [SDC line 596] Specified get_ports name or regular expression "csi_rxd2_fifo_empty_i" does not correspond to any ports.
WARNING(67): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(68): [SDC line 597] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(69): [SDC line 597] Specified get_ports name or regular expression "csi_rxd2_fifo_empty_i" does not correspond to any ports.
WARNING(70): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(71): [SDC line 598] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
No ports found in design
WARNING(72): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(73): [SDC line 599] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
No ports found in design
WARNING(74): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(75): [SDC line 600] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(76): [SDC line 600] Specified get_ports name or regular expression "csi_rxd3_fifo_rd_o" does not correspond to any ports.
WARNING(77): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(78): [SDC line 601] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(79): [SDC line 601] Specified get_ports name or regular expression "csi_rxd3_fifo_rd_o" does not correspond to any ports.
WARNING(80): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(81): [SDC line 602] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(82): [SDC line 603] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(83): [SDC line 604] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(84): [SDC line 604] Specified get_ports name or regular expression "csi_rxd3_fifo_empty_i" does not correspond to any ports.
WARNING(85): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(86): [SDC line 605] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(87): [SDC line 605] Specified get_ports name or regular expression "csi_rxd3_fifo_empty_i" does not correspond to any ports.
WARNING(88): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(89): [SDC line 606] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
No ports found in design
WARNING(90): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(91): [SDC line 607] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
No ports found in design
WARNING(92): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(93): [SDC line 578] Output csi_rxd0_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(94): [SDC line 579] Output csi_rxd0_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(95): [SDC line 586] Output csi_rxd1_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(96): [SDC line 587] Output csi_rxd1_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(97): [SDC line 594] Output csi_rxd2_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(98): [SDC line 595] Output csi_rxd2_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(99): [SDC line 602] Output csi_rxd3_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(100): [SDC line 603] Output csi_rxd3_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(101): Ignoring output constraints that were set with invalid clock.
WARNING(102): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - dsi_txcclk_i
WARNING(103): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - dsi_serclk_i
WARNING(104): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_pixel_10x
WARNING(105): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_lvds_7x
WARNING(106): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_27m
WARNING(107): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - cmos_pclk
WARNING(108): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_txcclk_i - clk_lvds_1x
WARNING(109): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_txcclk_i - clk_27m
WARNING(110): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_serclk_i - clk_lvds_1x
WARNING(111): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_serclk_i - clk_27m
WARNING(112): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_sys - clk_lvds_1x
WARNING(113): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_sys - clk_27m
WARNING(114): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel - clk_lvds_1x
WARNING(115): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel - clk_27m
WARNING(116): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel_10x - clk_lvds_1x
WARNING(117): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel_10x - clk_27m
WARNING(118): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - clk_lvds_7x
WARNING(119): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - clk_27m
WARNING(120): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - cmos_pclk
WARNING(121): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_7x - clk_27m

SDC file 'Ti60_Demo.pt.sdc' parsed successfully.
14 clocks (including virtual clocks), 92 inputs and 464 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'outflow\Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "outflow\Ti60_Demo.interface.csv".
Writing IO placement constraints to 'outflow\Ti60_Demo.interface.io'.

Reading placement constraints from 'outflow\Ti60_Demo.interface.io'.

Reading placement constraints from 'work_pnr\Ti60_Demo.io_place'.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 108 synchronizers as follows: 
	Synchronizer 0:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 1:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 2:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 3:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 4:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 5:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 6:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 7:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 8:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 9:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 10:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 11:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 12:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 13:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 14:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 15:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 16:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 17:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 18:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 19:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 20:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 21:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 22:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 23:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 24:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 25:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 26:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 27:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 28:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 29:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 30:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 31:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 32:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 33:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 34:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 35:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 36:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 37:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 38:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 39:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[1]~FF
	Synchronizer 40:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 41:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 42:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF
	Synchronizer 43:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 44:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 45:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 46:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 47:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 48:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 49:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 50:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 51:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 52:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 53:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 54:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 55:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 56:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 57:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[2]~FF
	Synchronizer 58:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 59:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 60:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 61:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 62:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 63:  u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/genblk2.rd_rst[0]_2~FF u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 64:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF
	Synchronizer 65:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 66:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 67:  u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/genblk2.wr_rst[0]~FF u_axi4_ctrl/Gen_RFIFO_8.u_R0_FIFO_8/u_efx_fifo_top/genblk2.wr_rst[1]_2~FF
	Synchronizer 68:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 69:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FF
	Synchronizer 70:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 71:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 72:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF
	Synchronizer 73:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FF
	Synchronizer 74:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 75:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 76:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 77:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 78:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 79:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 80:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 81:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 82:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 83:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 84:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 85:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 86:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 87:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 88:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 89:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 90:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 91:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FF
	Synchronizer 92:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 93:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF
	Synchronizer 94:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF
	Synchronizer 95:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FF
	Synchronizer 96:  u_axi4_ctrl/Gen_FIFO_W8.u_W0_FIFO_8/u_efx_fifo_top/genblk2.rd_rst[0]_2~FF u_axi4_ctrl/Gen_FIFO_W8.u_W0_FIFO_8/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 97:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FF
	Synchronizer 98:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF
	Synchronizer 99:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[3]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[4]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[5]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[6]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[7]~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[8]~FF
	Synchronizer 100:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FF
	Synchronizer 101:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF
	Synchronizer 102:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[2]~FF
	Synchronizer 103:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[2]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[2]~FF
	Synchronizer 104:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc/buffers_0[4]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[4]~FF
	Synchronizer 105:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF
	Synchronizer 106:  u_axi4_ctrl/Gen_FIFO_W8.u_W0_FIFO_8/u_efx_fifo_top/genblk2.wr_rst[0]~FF u_axi4_ctrl/Gen_FIFO_W8.u_W0_FIFO_8/u_efx_fifo_top/genblk2.wr_rst[1]_2~FF
	Synchronizer 107:  ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]_2~FF ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF
Create outflow\Ti60_Demo_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Using optimization level TIMING_1 in qplacer to set options
NumRegions 1
Starting Global Placer with 32 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1     1047112            -310         3.3%
          2      438886            -310         6.5%
          3      281108            -373        12.0%
          4      205765            -317        19.7%
          5      163093            -325        29.9%
          6      142730            -299        38.6%
          7      138292            -231        43.3%
          8      132894            -260        47.7%
          9      129379            -313        50.7%
         10      126729            -326        54.8%
         11      128063            -332        60.5%
         12      123705            -296        65.5%
         13      121516            -379        68.3%
         14      120136            -300        71.0%
         15      121511            -275        71.9%
         16      122102            -296        72.8%
         17      122273            -296        74.2%
         18      121440            -292        75.3%
         19      121990            -321        76.9%
         20      120564            -260        77.9%
         21      120414            -256        79.7%
         22      119241            -286        80.7%
         23      118728            -296        82.6%
         24      118063            -328        83.6%
         25      118069            -328        84.6%
         26      118105            -300        85.4%
         27      117858            -452        86.5%
         28      116810            -442        87.7%
         29      117455            -318        89.1%
         30      117167            -459        89.9%
         31      116407            -358        90.8%
         32      115969            -411        92.3%
         33      116422            -426        92.8%
         34      116644            -556        93.4%
         35      115835            -577        94.2%
         36      116321            -643        95.1%
         37      112859            -856        96.9%
         38      113027            -926        96.9%
         39      112804            -858        97.5%
         40      112854            -758        98.1%
         41      113497            -968        98.3%
         42      112953           -1047        99.0%
         43      113162            -954        99.5%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      112854            3704        30.0
          1      115601            3420        30.0
          2      107831            3338        30.0
          3      101091            3230        29.2
          4       97577            3061        28.1
          5       93942            3016        26.9
          6       92130            2973        25.5
          7       89311            2973        24.2
          8       88061            2936        22.7
          9       86470            2891        21.3
         10       86806            2870        19.9
         11       84546            2870        18.6
         12       84162            2862        17.3
         13       82714            2816        16.0
         14       83146            2816        14.8
         15       82494            2809        13.7
         16       81736            2809        12.6
         17       81043            2809        11.5
         18       80528            2795        10.6
         19       79454            2800         9.7
         20       79346            2800         8.7
Generate outflow\Ti60_Demo_after_qp.qdelay
Placement successful: 6123 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.253345 at 64,72
Congestion-weighted HPWL per net: 8.24861

Reading placement constraints from 'outflow/Ti60_Demo.qplace'.
Finished Realigning Types (1498 blocks needed type change)
Run checks after placement.

Completed placement consistency check successfully.
Successfully created FPGA place file 'outflow\Ti60_Demo.place'
Placement took 37.594 seconds.
	Placement took 44.4062 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 736.62 MB, end = 1129.24 MB, delta = 392.616 MB
	Placement peak virtual memory usage = 1692.67 MB
Placement resident set memory usage: begin = 704.972 MB, end = 1081.23 MB, delta = 376.26 MB
	Placement peak resident set memory usage = 1639.48 MB
***** Ending stage placement *****


Efinix FPGA Placement and Routing.
Version: 2022.2.322.2.14 
Compiled: Feb  9 2023.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage routing ... *****
WARNING(1): [SDC line 14] Clock name or regular expression (dsi_refclk_i) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(2): [SDC line 24] Clock name or regular expression (clk_pixel_2x) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(3): [SDC line 29] Clock name or regular expression (clk_54m) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(4): [SDC line 33] Specified get_ports name or regular expression "csi_rxc_i" does not correspond to any ports.
WARNING(5): [SDC line 33] Clock(s) not specified.
Unable to create clock due to warning found
WARNING(6): Defaulting to -exclusive since none of the required option was specified
No clocks matching csi_rxc_i found in design
WARNING(7): Unable to set false path due to warnings found
Unable to set false path due to warning found
No clocks matching csi_rxc_i found in design
WARNING(8): Unable to set false path due to warnings found
Unable to set false path due to warning found
WARNING(9): [SDC line 341] Specified get_ports name or regular expression "i_dqs_n_lo[0]" does not correspond to any ports.
WARNING(10): [SDC line 341] Specified get_ports name or regular expression "i_dqs_n_hi[0]" does not correspond to any ports.
WARNING(11): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(12): [SDC line 342] Specified get_ports name or regular expression "i_dqs_n_lo[0]" does not correspond to any ports.
WARNING(13): [SDC line 342] Specified get_ports name or regular expression "i_dqs_n_hi[0]" does not correspond to any ports.
WARNING(14): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(15): [SDC line 347] Specified get_ports name or regular expression "i_dqs_n_lo[1]" does not correspond to any ports.
WARNING(16): [SDC line 347] Specified get_ports name or regular expression "i_dqs_n_hi[1]" does not correspond to any ports.
WARNING(17): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(18): [SDC line 348] Specified get_ports name or regular expression "i_dqs_n_lo[1]" does not correspond to any ports.
WARNING(19): [SDC line 348] Specified get_ports name or regular expression "i_dqs_n_hi[1]" does not correspond to any ports.
WARNING(20): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(21): [SDC line 576] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(22): [SDC line 576] Specified get_ports name or regular expression "csi_rxd0_fifo_rd_o" does not correspond to any ports.
WARNING(23): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(24): [SDC line 577] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(25): [SDC line 577] Specified get_ports name or regular expression "csi_rxd0_fifo_rd_o" does not correspond to any ports.
WARNING(26): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(27): [SDC line 578] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(28): [SDC line 579] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(29): [SDC line 580] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(30): [SDC line 580] Specified get_ports name or regular expression "csi_rxd0_fifo_empty_i" does not correspond to any ports.
WARNING(31): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(32): [SDC line 581] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
WARNING(33): [SDC line 581] Specified get_ports name or regular expression "csi_rxd0_fifo_empty_i" does not correspond to any ports.
WARNING(34): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(35): [SDC line 582] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
No ports found in design
WARNING(36): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(37): [SDC line 583] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~278" does not correspond to any ports.
No ports found in design
WARNING(38): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(39): [SDC line 584] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(40): [SDC line 584] Specified get_ports name or regular expression "csi_rxd1_fifo_rd_o" does not correspond to any ports.
WARNING(41): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(42): [SDC line 585] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(43): [SDC line 585] Specified get_ports name or regular expression "csi_rxd1_fifo_rd_o" does not correspond to any ports.
WARNING(44): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(45): [SDC line 586] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(46): [SDC line 587] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(47): [SDC line 588] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(48): [SDC line 588] Specified get_ports name or regular expression "csi_rxd1_fifo_empty_i" does not correspond to any ports.
WARNING(49): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(50): [SDC line 589] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
WARNING(51): [SDC line 589] Specified get_ports name or regular expression "csi_rxd1_fifo_empty_i" does not correspond to any ports.
WARNING(52): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(53): [SDC line 590] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
No ports found in design
WARNING(54): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(55): [SDC line 591] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~294" does not correspond to any ports.
No ports found in design
WARNING(56): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(57): [SDC line 592] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(58): [SDC line 592] Specified get_ports name or regular expression "csi_rxd2_fifo_rd_o" does not correspond to any ports.
WARNING(59): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(60): [SDC line 593] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(61): [SDC line 593] Specified get_ports name or regular expression "csi_rxd2_fifo_rd_o" does not correspond to any ports.
WARNING(62): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(63): [SDC line 594] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(64): [SDC line 595] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(65): [SDC line 596] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(66): [SDC line 596] Specified get_ports name or regular expression "csi_rxd2_fifo_empty_i" does not correspond to any ports.
WARNING(67): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(68): [SDC line 597] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
WARNING(69): [SDC line 597] Specified get_ports name or regular expression "csi_rxd2_fifo_empty_i" does not correspond to any ports.
WARNING(70): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(71): [SDC line 598] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
No ports found in design
WARNING(72): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(73): [SDC line 599] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~245" does not correspond to any ports.
No ports found in design
WARNING(74): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(75): [SDC line 600] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(76): [SDC line 600] Specified get_ports name or regular expression "csi_rxd3_fifo_rd_o" does not correspond to any ports.
WARNING(77): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(78): [SDC line 601] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(79): [SDC line 601] Specified get_ports name or regular expression "csi_rxd3_fifo_rd_o" does not correspond to any ports.
WARNING(80): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(81): [SDC line 602] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(82): [SDC line 603] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(83): [SDC line 604] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(84): [SDC line 604] Specified get_ports name or regular expression "csi_rxd3_fifo_empty_i" does not correspond to any ports.
WARNING(85): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(86): [SDC line 605] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
WARNING(87): [SDC line 605] Specified get_ports name or regular expression "csi_rxd3_fifo_empty_i" does not correspond to any ports.
WARNING(88): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(89): [SDC line 606] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
No ports found in design
WARNING(90): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(91): [SDC line 607] Specified get_ports name or regular expression "csi_rxc_i~CLKOUT~218~255" does not correspond to any ports.
No ports found in design
WARNING(92): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(93): [SDC line 578] Output csi_rxd0_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(94): [SDC line 579] Output csi_rxd0_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(95): [SDC line 586] Output csi_rxd1_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(96): [SDC line 587] Output csi_rxd1_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(97): [SDC line 594] Output csi_rxd2_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(98): [SDC line 595] Output csi_rxd2_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(99): [SDC line 602] Output csi_rxd3_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(100): [SDC line 603] Output csi_rxd3_rst_o is associated with an unconstrained clock csi_rxc_i.
WARNING(101): Ignoring output constraints that were set with invalid clock.
WARNING(102): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - dsi_txcclk_i
WARNING(103): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - dsi_serclk_i
WARNING(104): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_pixel_10x
WARNING(105): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_lvds_7x
WARNING(106): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - clk_27m
WARNING(107): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_byteclk_i - cmos_pclk
WARNING(108): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_txcclk_i - clk_lvds_1x
WARNING(109): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_txcclk_i - clk_27m
WARNING(110): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_serclk_i - clk_lvds_1x
WARNING(111): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: dsi_serclk_i - clk_27m
WARNING(112): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_sys - clk_lvds_1x
WARNING(113): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_sys - clk_27m
WARNING(114): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel - clk_lvds_1x
WARNING(115): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel - clk_27m
WARNING(116): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel_10x - clk_lvds_1x
WARNING(117): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_pixel_10x - clk_27m
WARNING(118): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - clk_lvds_7x
WARNING(119): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - clk_27m
WARNING(120): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_1x - cmos_pclk
WARNING(121): Constraint is set to default of 0.01 ns on unexpandable clock pairs found in design: clk_lvds_7x - clk_27m

SDC file 'Ti60_Demo.pt.sdc' parsed successfully.
14 clocks (including virtual clocks), 92 inputs and 464 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=10140   heapops=2450350    (0%) cpd=2404  msec=3404
Iter  2: overlap=1501    heapops=1205323    (55%) cpd=2404  msec=839
Iter  3: overlap=337     heapops=579285     (85%) cpd=2404  msec=559
Iter  4: overlap=64      heapops=176753     (94%) cpd=2404  msec=444
Iter  5: overlap=11      heapops=139308     (99%) cpd=2404  msec=428
Iter  6: overlap=8       heapops=256807     (99%) cpd=2404  msec=556
Iter  7: overlap=3       heapops=382703     (99%) cpd=2404  msec=762
Iter  8: overlap=4       heapops=13307      (100%) cpd=2402  msec=350
Iter  9: overlap=2       heapops=13219      (100%) cpd=2402  msec=348
Iter 10: overlap=2       heapops=13091      (100%) cpd=2430  msec=349
Iter 11: overlap=1       heapops=13185      (100%) cpd=2430  msec=349
Iter 12: overlap=0       heapops=13033      (100%) cpd=2481  msec=350
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 9.02 seconds taking 12 iterations! 

First iteration critical path delay = 2.404 ns 
Last iteration critical path delay  = 2.481 ns (ratio = 1.03)
Routing trace written to file 'outflow\Ti60_Demo.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Routing took 22.1286 seconds.
	Routing took 23.2188 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 1129.24 MB, end = 930.46 MB, delta = -198.776 MB
	Routing peak virtual memory usage = 1692.67 MB
Routing resident set memory usage: begin = 1081.24 MB, end = 869.316 MB, delta = -211.92 MB
	Routing peak resident set memory usage = 1639.48 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

Cross clock domain timing relationship was detected. Refer to the clocks section of the timing report for more details. You can use set_clock_groups to control how clocks are analyzed.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      2.055        486.618         (R-R)
 core_clk       4.360        229.358         (R-R)
 tac_clk        2.591        385.951         (R-R)
 twd_clk        2.145        466.200         (R-R)
 clk_sys        6.890        145.138         (R-R)
 clk_pixel      6.394        156.397         (R-R)
 cmos_pclk      8.124        123.092         (F-R)

Geomean max period: 4.048

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604           0.549            (R-R)
   tdqss_clk        core_clk            2.604           1.891            (R-R)
   core_clk         tdqss_clk           2.604           1.064            (R-R)
   core_clk         core_clk            5.208           0.848            (R-R)
   core_clk         tac_clk             2.604           1.921            (R-R)
   core_clk         twd_clk             0.651           0.338            (R-R)
   core_clk         clk_sys             4.500           3.210            (R-R)
   tac_clk          core_clk            2.604           1.562            (R-R)
   tac_clk          tac_clk             2.604           0.013            (R-R)
   twd_clk          twd_clk             2.604           0.459            (R-R)
   clk_sys          core_clk            4.500           3.413            (R-R)
   clk_sys          clk_sys            10.417           3.527            (R-R)
   clk_pixel        clk_pixel          13.441           7.047            (R-R)
   cmos_pclk        cmos_pclk          10.000           6.987            (R-R)
   cmos_pclk        cmos_pclk           5.000           0.938            (F-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.096            (R-R)
   tdqss_clk        core_clk            0.000           0.165            (R-R)
   core_clk         tdqss_clk           0.000           0.072            (R-R)
   core_clk         core_clk            0.000           0.027            (R-R)
   core_clk         tac_clk             0.000           0.056            (R-R)
   core_clk         twd_clk            -1.953           2.012            (R-R)
   tac_clk          core_clk            0.000           0.288            (R-R)
   tac_clk          tac_clk             0.000           0.028            (R-R)
   twd_clk          twd_clk             0.000           0.071            (R-R)
   clk_sys          clk_sys             0.000           0.035            (R-R)
   clk_pixel        clk_pixel           0.000           0.045            (R-R)
   cmos_pclk        cmos_pclk           0.000           0.028            (R-R)
   cmos_pclk        cmos_pclk          -5.000           6.222            (F-R)

Write Timing Report to "outflow\Ti60_Demo.timing.rpt" ...
final timing analysis took 21.7454 seconds.
	final timing analysis took 21.7188 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 930.46 MB, end = 977.24 MB, delta = 46.78 MB
	final timing analysis peak virtual memory usage = 1692.67 MB
final timing analysis resident set memory usage: begin = 869.316 MB, end = 911.256 MB, delta = 41.94 MB
	final timing analysis peak resident set memory usage = 1639.48 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'outflow\Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "outflow\Ti60_Demo.interface.csv".
Finished writing bitstream file work_pnr\Ti60_Demo.lbf.
Bitstream generation took 5.3288 seconds.
	Bitstream generation took 5.1875 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 977.24 MB, end = 1184.18 MB, delta = 206.936 MB
	Bitstream generation peak virtual memory usage = 1692.67 MB
Bitstream generation resident set memory usage: begin = 911.292 MB, end = 1110.65 MB, delta = 199.36 MB
	Bitstream generation peak resident set memory usage = 1639.48 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 100.209 seconds.
	The entire flow of EFX_PNR took 104.391 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.42 MB, end = 496.732 MB, delta = 491.312 MB
	The entire flow of EFX_PNR peak virtual memory usage = 1692.67 MB
The entire flow of EFX_PNR resident set memory usage: begin = 11.104 MB, end = 462.568 MB, delta = 451.464 MB
	The entire flow of EFX_PNR peak resident set memory usage = 1639.48 MB
Running: efx_run_pgm.py Ti60_Demo --family Titanium --device Ti60F225 --output_dir outflow --opt mode=active width=4 enable_roms=on spi_low_power_mode=off io_weak_pullup=on oscillator_clock_divider=DIV2 enable_crc_check=on bitstream_compression=on active_capture_clk_edge=negedge release_tri_then_reset=on enable_external_master_clock=off jtag_usercode=0xFFFFFFFF four_byte_addressing=off
c:/Efinity/2022.2\bin\efx_pgm.exe --interface_designer_settings outflow\Ti60_Demo_or.ini --periph outflow\Ti60_Demo.lpf --family Titanium --device Ti60F225 --source G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\work_pnr\Ti60_Demo.lbf --dest outflow\Ti60_Demo.hex --mode=active --width=4 --enable_roms=on --spi_low_power_mode=off --io_weak_pullup=on --oscillator_clock_divider=DIV2 --enable_crc_check=on --bitstream_compression=on --active_capture_clk_edge=negedge --release_tri_then_reset=on --enable_external_master_clock=off --jtag_usercode=0xFFFFFFFF --four_byte_addressing=off

Efinix FPGA Bitstream Generator.
Version: 2022.2.322.2.14 
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

Compiled: Dec 18 2022.

Using source file "G:\Ti60_Release_Compile\04_Ti60_AR0135_HDMI\work_pnr\Ti60_Demo.lbf"
Generating HEX programming file for device "Ti60F225", family "Titanium"
Using periphery source file "outflow\Ti60_Demo.lpf"
Generating bit file: "outflow\Ti60_Demo.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	enable_crc_check                         = on
	bitstream_compression                    = on
	oscillator_clock_divider                 = DIV2
	enable_external_master_clock             = off
	spi_low_power_mode                       = off
	active_capture_clk_edge                  = negedge
	enable_remote_update                     = off
	release_tri_then_reset                   = on
	enable_seu_crc_check                     = off
	seu_mode                                 = automatic
	seu_wait_interval                        = 0xFFFFFF
	jtag_usercode                            = 0xFFFFFFFF
	io_weak_pullup                           = on
Finished generating "outflow\Ti60_Demo.hex"
Efinity Bitstream Generator took 8.00274 seconds.
	Efinity Bitstream Generator took 5.54688 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 2.312 MB, end = 6.308 MB, delta = 3.996 MB
	Efinity Bitstream Generator peak virtual memory usage = 136.312 MB
Efinity Bitstream Generator resident set memory usage: begin = 6.64 MB, end = 13.936 MB, delta = 7.296 MB
	Efinity Bitstream Generator peak resident set memory usage = 139.628 MB
Running: export_bitstream.py hex_to_bin outflow\Ti60_Demo.bit outflow\Ti60_Demo.bit.bin
Running: export_bitstream.py hex_to_bin outflow\Ti60_Demo.hex outflow\Ti60_Demo.hex.bin
