// Seed: 2046843353
module module_0 (
    input supply1 id_0,
    id_9,
    output tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7
);
  wire id_10, id_11, id_12;
  assign module_1.id_1 = 0;
endmodule
program module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wor id_12
);
  assign id_2 = -1;
  xor primCall (id_12, id_9, id_7, id_1, id_5, id_11, id_3);
  module_0 modCall_1 (
      id_11,
      id_10,
      id_1,
      id_4,
      id_11,
      id_9,
      id_10,
      id_12
  );
endmodule
