cpu-bind=MASK - fpga-0007, task  0  0 [48603]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0007
fpga-0008
fpga-0010
fpga-0011
fpga-0012
Generated connections
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
Topology configuration request accepted after 3.6317718029s
srun: using explicit links
cpu-bind=MASK - fpga-0007, task  0  0 [48734]: mask 0xfffff set
cpu-bind=MASK - fpga-0008, task  2  0 [48726]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0011, task  6  0 [48832]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
cpu-bind=MASK - fpga-0010, task  4  0 [48633]: mask 0xfffff set
Host list
cpu-bind=MASK - fpga-0012, task  8  0 [47832]: mask 0xffffffffff set
Host list
cpu-bind=MASK - fpga-0007, task  1  1 [48735]: mask 0xfffff00000 set
fpga-0007
cpu-bind=MASK - fpga-0008, task  3  1 [48727]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0011, task  7  1 [48833]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0010, task  5  1 [48634]: mask 0xfffff00000 set
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
Generated connections
Generated connections
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
Generated connections
Generated connections
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
Host list
fpga-0007
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0008
Host list
fpga-0010
Host list
fpga-0011
fpga-0007
fpga-0012
fpga-0007
Generated connections
fpga-0008
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
fpga-0008
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
fpga-0010
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
fpga-0010
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
fpga-0011
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
fpga-0011
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
fpga-0012
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
fpga-0012
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
Generated connections
Generated connections
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
Generated connections
Generated connections
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK0=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK1=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK2=fpga-0007:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK3=fpga-0007:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK4=fpga-0008:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK5=fpga-0008:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK6=fpga-0008:acl1:ch0-fpga-0007:acl1:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK7=fpga-0008:acl1:ch2-fpga-0007:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0010:acl0:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0010:acl0:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0008:acl0:ch1
Topology configuration request accepted after 3.6317718029s
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
Topology configuration request accepted after 3.6317718029s
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
Topology configuration request accepted after 3.6317718029s
Topology configuration request accepted after 3.6317718029s
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
Topology configuration request accepted after 3.6317718029s
FPGALINK17=fpga-0012:acl0:ch2-fpga-0012:acl0:ch3
Topology configuration request accepted after 3.6317718029s
Topology configuration request accepted after 3.6317718029s
Topology configuration request accepted after 3.6317718029s
Topology configuration request accepted after 3.6317718029s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.5
MPI Version:  3.1
Config. Time: Thu Oct 07 17:03:08 UTC 2021
Git Commit:   48e0386

Summary:
Block Size                    512
Communication Type            IEC
Data Handler                  PQ
Dist. Buffers                 No
Kernel File                   ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
Kernel Replications           4
MPI Ranks                     9
Matrix Size                   98304
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 4.94298e+00 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 4.84186e+00 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Maximum error: 7.62939e-06 < 1.19209e-05
Mach. Epsilon: 1.19209e-07
Validation Time: 2.55074e+00 s
       total [s]     transfer [s]  calc [s]      calc FLOPS    Mem [B/s]     PCIe [B/s]
avg:   4.84399e-01   4.55296e-01   2.91035e-02   3.68940e+10   4.42728e+11   2.83001e+10
best:  4.82646e-01   4.53758e-01   2.88875e-02   3.71698e+10   4.46038e+11   2.83960e+10
Validation: SUCCESS!
