/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  reg [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [15:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_42z[4] ? celloutsig_0_18z : celloutsig_0_35z;
  assign celloutsig_0_74z = ~(celloutsig_0_13z & celloutsig_0_47z);
  assign celloutsig_0_75z = ~(celloutsig_0_52z & celloutsig_0_57z[9]);
  assign celloutsig_0_6z = ~(in_data[75] & in_data[46]);
  assign celloutsig_0_24z = !(celloutsig_0_8z ? celloutsig_0_5z : celloutsig_0_7z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_2z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_3z | celloutsig_0_16z) & (celloutsig_0_13z | celloutsig_0_15z));
  assign celloutsig_0_21z = ~((celloutsig_0_1z | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_11z[0]));
  assign celloutsig_0_33z = celloutsig_0_11z[2] | celloutsig_0_4z;
  assign celloutsig_1_16z = celloutsig_1_14z[3] | celloutsig_1_8z;
  assign celloutsig_0_17z = celloutsig_0_6z ^ celloutsig_0_1z;
  assign celloutsig_0_20z = celloutsig_0_9z ^ celloutsig_0_4z;
  assign celloutsig_0_4z = ~(in_data[26] ^ celloutsig_0_1z);
  assign celloutsig_0_52z = ~(celloutsig_0_3z ^ celloutsig_0_8z);
  assign celloutsig_1_15z = { celloutsig_1_7z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[149:147], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_1_5z = { celloutsig_1_4z[12:8], celloutsig_1_0z, celloutsig_1_0z } === in_data[158:152];
  assign celloutsig_1_6z = { celloutsig_1_1z[6:4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } === { celloutsig_1_4z[14:9], celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_13z[6:0], celloutsig_1_11z } >= in_data[106:99];
  assign celloutsig_1_11z = celloutsig_1_7z[5:2] > { celloutsig_1_4z[12:10], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[169:167] <= celloutsig_1_1z[3:1];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z } <= { in_data[150], celloutsig_1_4z[14:6], celloutsig_1_4z[13], celloutsig_1_4z[4:0] };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_3z } <= { celloutsig_1_15z[15:14], celloutsig_1_17z };
  assign celloutsig_0_12z = { celloutsig_0_10z[7:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z } <= { celloutsig_0_10z[14:11], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_10z[3:0], celloutsig_0_7z } <= { celloutsig_0_10z[18:15], celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_26z[15:14], celloutsig_0_19z } <= { celloutsig_0_10z[17], celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_1_18z = ! { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_16z = ! { in_data[70:69], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[7:1] || in_data[23:17];
  assign celloutsig_1_0z = in_data[104:100] < in_data[159:155];
  assign celloutsig_0_9z = { in_data[89:84], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } < { in_data[82:71], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_15z & ~(celloutsig_0_5z);
  assign celloutsig_0_30z = { in_data[65:64], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_5z } % { 1'h1, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_57z = { celloutsig_0_44z[4:3], celloutsig_0_51z, celloutsig_0_47z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_48z } * celloutsig_0_10z[17:2];
  assign celloutsig_1_12z = { in_data[162:160], celloutsig_1_0z, celloutsig_1_5z } * { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_22z = celloutsig_0_2z[3:1] * { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_36z = celloutsig_0_7z ? in_data[71:61] : { celloutsig_0_30z[2:0], celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_28z };
  assign { celloutsig_1_4z[14], celloutsig_1_4z[12:6], celloutsig_1_4z[13], celloutsig_1_4z[4:0] } = celloutsig_1_1z[6] ? { 1'h1, celloutsig_1_1z[4:0], celloutsig_1_2z, 1'h1, celloutsig_1_1z[5:0] } : { in_data[116], 1'h0, celloutsig_1_1z[5:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_8z ? { celloutsig_1_4z[13:6], celloutsig_1_4z[13], celloutsig_1_4z[4:2] } : { celloutsig_1_7z[5:1], celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[139] ? celloutsig_1_13z[7:2] : { in_data[148:146], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z } != celloutsig_0_2z;
  assign celloutsig_0_10z = - { in_data[21:4], celloutsig_0_1z };
  assign celloutsig_0_32z = ~ { celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_8z };
  assign celloutsig_0_48z = ~ { celloutsig_0_38z[3:1], celloutsig_0_34z };
  assign celloutsig_1_1z = ~ in_data[127:121];
  assign celloutsig_0_26z = ~ { in_data[50:34], celloutsig_0_1z };
  assign celloutsig_0_51z = { celloutsig_0_42z[8:7], celloutsig_0_19z, celloutsig_0_50z } | { celloutsig_0_42z[8:6], celloutsig_0_43z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_1_7z = { celloutsig_1_1z[2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } | celloutsig_1_1z[6:1];
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_4z, in_data[30:29] };
  assign celloutsig_0_23z = & { celloutsig_0_18z, celloutsig_0_10z[12:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_28z = & { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_4z, in_data[39:37] };
  assign celloutsig_0_43z = ^ { celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_28z };
  assign celloutsig_1_2z = ^ celloutsig_1_1z;
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[6], celloutsig_1_4z[13], celloutsig_1_4z[4:0] };
  assign celloutsig_0_13z = ^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_28z } >> { in_data[20:19], celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >> { in_data[79], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_42z = celloutsig_0_26z[13:4] >>> celloutsig_0_36z[10:1];
  assign celloutsig_0_44z = celloutsig_0_26z[10:3] >>> { celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_23z } ^ { celloutsig_0_30z[3:1], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z } ^ celloutsig_0_2z[3:1];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_38z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_38z = { celloutsig_0_32z[9:8], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_0z = ~((in_data[74] & in_data[29]) | (in_data[9] & in_data[57]));
  assign celloutsig_0_34z = ~((celloutsig_0_10z[8] & celloutsig_0_30z[0]) | (celloutsig_0_22z[2] & celloutsig_0_31z[2]));
  assign celloutsig_0_35z = ~((in_data[57] & celloutsig_0_31z[2]) | (celloutsig_0_25z & celloutsig_0_3z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[17]) | (celloutsig_0_0z & celloutsig_0_2z[3]));
  assign celloutsig_0_40z = ~((celloutsig_0_22z[0] & in_data[18]) | (celloutsig_0_33z & celloutsig_0_12z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[3] & celloutsig_0_3z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_8z = ~((in_data[154] & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_4z[11]));
  assign celloutsig_1_4z[5] = celloutsig_1_4z[13];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
