Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 153593bae39f4b7e973db57fbd157a9c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_Div
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_4_bit
Compiling module xil_defaultlib.seg_counter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.segdecoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
