// Seed: 3003725305
module module_0 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4
    , id_10,
    input supply1 id_5,
    input tri0 id_6,
    output wire module_0,
    output wire id_8
);
  assign id_7 = !id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd36
) (
    output wand id_0,
    input supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    output wand id_4,
    output wor id_5,
    output tri1 id_6,
    output wand id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 _id_15,
    output tri id_16
);
  wire [-1  ==  1 : id_15] id_18, id_19;
  assign id_5 = -1 ? id_9 : id_2;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_8,
      id_2,
      id_2,
      id_13,
      id_13,
      id_10,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_16 = -id_8 % -1 == (1);
endmodule
