

================================================================
== Vitis HLS Report for 'op_data_exe_wb_Pipeline_exe'
================================================================
* Date:           Sun May 19 16:11:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |       87|       87|        39|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 42 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln157 = store i6 0, i6 %i_5" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 46 'store' 'store_ln157' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i = load i6 %i_5" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 48 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.82ns)   --->   "%icmp_ln157 = icmp_eq  i6 %i, i6 50" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 49 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln157 = add i6 %i, i6 1" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 50 'add' 'add_ln157' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.body.i.split.i, void %for.inc.i23.i.preheader.exitStub" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 51 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln157 = store i6 %add_ln157, i6 %i_5" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 52 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.body.i.i" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 53 'br' 'br_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i6 %i" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 54 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.58ns)   --->   "%a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:162->HLS/core.cpp:259]   --->   Operation 55 'read' 'a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 56 [1/1] (3.58ns)   --->   "%b = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:163->HLS/core.cpp:259]   --->   Operation 56 'read' 'b' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln157" [HLS/core.cpp:164->HLS/core.cpp:259]   --->   Operation 57 'getelementptr' 'ALU_operation_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr" [HLS/core.cpp:164->HLS/core.cpp:259]   --->   Operation 58 'load' 'ALU_operation_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [HLS/core.cpp:159->HLS/core.cpp:259]   --->   Operation 59 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS/core.cpp:157->HLS/core.cpp:259]   --->   Operation 61 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr" [HLS/core.cpp:164->HLS/core.cpp:259]   --->   Operation 62 'load' 'ALU_operation_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 63 [1/1] (2.23ns)   --->   "%switch_ln164 = switch i32 %ALU_operation_MEM_load, void %sw.default.i.i, i32 0, void %sw.bb.i.i, i32 1, void %sw.bb2.i.i, i32 2, void %sw.bb5.i.i, i32 3, void %sw.bb7.i.i, i32 4, void %sw.bb10.i.i, i32 5, void %sw.bb12.i.i, i32 6, void %sw.bb15.i.i, i32 7, void %sw.bb18.i.i, i32 8, void %sw.bb20.i.i, i32 9, void %sw.bb23.i.i" [HLS/core.cpp:164->HLS/core.cpp:259]   --->   Operation 63 'switch' 'switch_ln164' <Predicate = true> <Delay = 2.23>
ST_3 : Operation 64 [36/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 64 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 65 [35/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 65 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 66 [34/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 66 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 67 [33/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 67 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 68 [32/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 68 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 69 [31/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 69 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 70 [30/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 70 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 71 [29/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 71 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 72 [28/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 72 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 73 [27/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 73 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 74 [26/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 74 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 75 [25/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 75 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 76 [24/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 76 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 77 [23/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 77 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 78 [22/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 78 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 79 [21/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 79 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 80 [20/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 80 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 81 [19/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 81 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 82 [18/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 82 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 83 [17/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 83 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 84 [16/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 84 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 85 [15/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 85 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 86 [14/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 86 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 87 [13/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 87 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 88 [12/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 88 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 89 [11/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 89 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 90 [10/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 90 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 91 [9/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 91 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 92 [8/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 92 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 93 [7/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 93 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 94 [6/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 94 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 95 [5/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 95 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 96 [4/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 96 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 97 [3/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 97 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 98 [2/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 98 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln201 = mul i32 %b, i32 %a" [HLS/core.cpp:201->HLS/core.cpp:259]   --->   Operation 99 'mul' 'mul_ln201' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 100 [1/36] (4.33ns)   --->   "%sdiv_ln205 = sdiv i32 %a, i32 %b" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 100 'sdiv' 'sdiv_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln201 = mul i32 %b, i32 %a" [HLS/core.cpp:201->HLS/core.cpp:259]   --->   Operation 101 'mul' 'mul_ln201' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 102 [1/1] (2.55ns)   --->   "%sub_ln189 = sub i32 0, i32 %b" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 102 'sub' 'sub_ln189' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln189_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln189, i32 1, i32 31" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 103 'partselect' 'lshr_ln189_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_38 : Operation 104 [1/1] (2.55ns)   --->   "%sub_ln185 = sub i32 0, i32 %a" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 104 'sub' 'sub_ln185' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln185_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln185, i32 1, i32 31" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 105 'partselect' 'lshr_ln185_1' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_38 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.80>
ST_39 : Operation 106 [1/1] (3.58ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln205" [HLS/core.cpp:205->HLS/core.cpp:259]   --->   Operation 106 'write' 'write_ln205' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.inc.i18.i" [HLS/core.cpp:206->HLS/core.cpp:259]   --->   Operation 107 'br' 'br_ln206' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 0.00>
ST_39 : Operation 108 [1/1] (3.58ns)   --->   "%write_ln201 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln201" [HLS/core.cpp:201->HLS/core.cpp:259]   --->   Operation 108 'write' 'write_ln201' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.inc.i18.i" [HLS/core.cpp:202->HLS/core.cpp:259]   --->   Operation 109 'br' 'br_ln202' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 0.00>
ST_39 : Operation 110 [1/1] (2.55ns)   --->   "%sub_ln197 = sub i32 %a, i32 %b" [HLS/core.cpp:197->HLS/core.cpp:259]   --->   Operation 110 'sub' 'sub_ln197' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 111 [1/1] (3.58ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln197" [HLS/core.cpp:197->HLS/core.cpp:259]   --->   Operation 111 'write' 'write_ln197' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln198 = br void %for.inc.i18.i" [HLS/core.cpp:198->HLS/core.cpp:259]   --->   Operation 112 'br' 'br_ln198' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 0.00>
ST_39 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln193 = add i32 %b, i32 %a" [HLS/core.cpp:193->HLS/core.cpp:259]   --->   Operation 113 'add' 'add_ln193' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 114 [1/1] (3.58ns)   --->   "%write_ln193 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln193" [HLS/core.cpp:193->HLS/core.cpp:259]   --->   Operation 114 'write' 'write_ln193' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc.i18.i" [HLS/core.cpp:194->HLS/core.cpp:259]   --->   Operation 115 'br' 'br_ln194' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 0.00>
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b, i32 31" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 116 'bitselect' 'tmp_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i31 %lshr_ln189_1" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 117 'zext' 'zext_ln189' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (2.52ns)   --->   "%sub_ln189_1 = sub i32 0, i32 %zext_ln189" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 118 'sub' 'sub_ln189_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln189_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b, i32 1, i32 31" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 119 'partselect' 'lshr_ln189_2' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i31 %lshr_ln189_2" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 120 'zext' 'zext_ln189_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_39 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln189 = select i1 %tmp_1, i32 %sub_ln189_1, i32 %zext_ln189_1" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 121 'select' 'select_ln189' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 122 [1/1] (3.58ns)   --->   "%write_ln189 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln189" [HLS/core.cpp:189->HLS/core.cpp:259]   --->   Operation 122 'write' 'write_ln189' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc.i18.i" [HLS/core.cpp:190->HLS/core.cpp:259]   --->   Operation 123 'br' 'br_ln190' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %a, i32 31" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 124 'bitselect' 'tmp' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %lshr_ln185_1" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 125 'zext' 'zext_ln185' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_39 : Operation 126 [1/1] (2.52ns)   --->   "%sub_ln185_1 = sub i32 0, i32 %zext_ln185" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 126 'sub' 'sub_ln185_1' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 127 [1/1] (0.00ns)   --->   "%lshr_ln185_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %a, i32 1, i32 31" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 127 'partselect' 'lshr_ln185_2' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i31 %lshr_ln185_2" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 128 'zext' 'zext_ln185_1' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_39 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln185 = select i1 %tmp, i32 %sub_ln185_1, i32 %zext_ln185_1" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 129 'select' 'select_ln185' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 130 [1/1] (3.58ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln185" [HLS/core.cpp:185->HLS/core.cpp:259]   --->   Operation 130 'write' 'write_ln185' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.inc.i18.i" [HLS/core.cpp:186->HLS/core.cpp:259]   --->   Operation 131 'br' 'br_ln186' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_39 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln181 = shl i32 %b, i32 1" [HLS/core.cpp:181->HLS/core.cpp:259]   --->   Operation 132 'shl' 'shl_ln181' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 0.00>
ST_39 : Operation 133 [1/1] (3.58ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln181" [HLS/core.cpp:181->HLS/core.cpp:259]   --->   Operation 133 'write' 'write_ln181' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc.i18.i" [HLS/core.cpp:182->HLS/core.cpp:259]   --->   Operation 134 'br' 'br_ln182' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 0.00>
ST_39 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln176 = shl i32 %a, i32 1" [HLS/core.cpp:176->HLS/core.cpp:259]   --->   Operation 135 'shl' 'shl_ln176' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 0.00>
ST_39 : Operation 136 [1/1] (3.58ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln176" [HLS/core.cpp:176->HLS/core.cpp:259]   --->   Operation 136 'write' 'write_ln176' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc.i18.i" [HLS/core.cpp:178->HLS/core.cpp:259]   --->   Operation 137 'br' 'br_ln178' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (2.55ns)   --->   "%add_ln172 = add i32 %b, i32 27" [HLS/core.cpp:172->HLS/core.cpp:259]   --->   Operation 138 'add' 'add_ln172' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 139 [1/1] (3.58ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln172" [HLS/core.cpp:172->HLS/core.cpp:259]   --->   Operation 139 'write' 'write_ln172' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc.i18.i" [HLS/core.cpp:173->HLS/core.cpp:259]   --->   Operation 140 'br' 'br_ln173' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 0.00>
ST_39 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln168 = add i32 %a, i32 27" [HLS/core.cpp:168->HLS/core.cpp:259]   --->   Operation 141 'add' 'add_ln168' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 142 [1/1] (3.58ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln168" [HLS/core.cpp:168->HLS/core.cpp:259]   --->   Operation 142 'write' 'write_ln168' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i18.i" [HLS/core.cpp:169->HLS/core.cpp:259]   --->   Operation 143 'br' 'br_ln169' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 0.00>
ST_39 : Operation 144 [1/1] (3.58ns)   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0" [HLS/core.cpp:210->HLS/core.cpp:259]   --->   Operation 144 'write' 'write_ln210' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.inc.i18.i" [HLS/core.cpp:212->HLS/core.cpp:259]   --->   Operation 145 'br' 'br_ln212' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln157', HLS/core.cpp:157->HLS/core.cpp:259) of constant 0 on local variable 'i', HLS/core.cpp:157->HLS/core.cpp:259 [9]  (1.588 ns)
	'load' operation 6 bit ('i', HLS/core.cpp:157->HLS/core.cpp:259) on local variable 'i', HLS/core.cpp:157->HLS/core.cpp:259 [12]  (0.000 ns)
	'add' operation 6 bit ('add_ln157', HLS/core.cpp:157->HLS/core.cpp:259) [14]  (1.825 ns)
	'store' operation 0 bit ('store_ln157', HLS/core.cpp:157->HLS/core.cpp:259) of variable 'add_ln157', HLS/core.cpp:157->HLS/core.cpp:259 on local variable 'i', HLS/core.cpp:157->HLS/core.cpp:259 [84]  (1.588 ns)

 <State 2>: 3.581ns
The critical path consists of the following:
	fifo read operation ('a', HLS/core.cpp:162->HLS/core.cpp:259) on port 'data_a' (HLS/core.cpp:162->HLS/core.cpp:259) [21]  (3.581 ns)

 <State 3>: 5.490ns
The critical path consists of the following:
	'load' operation 32 bit ('ALU_operation_MEM_load', HLS/core.cpp:164->HLS/core.cpp:259) on array 'ALU_operation_MEM' [24]  (3.254 ns)
	blocking operation 2.2365 ns on control path)

 <State 4>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 5>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln205', HLS/core.cpp:205->HLS/core.cpp:259) [27]  (4.336 ns)

 <State 37>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln201', HLS/core.cpp:201->HLS/core.cpp:259) [31]  (6.912 ns)

 <State 38>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln201', HLS/core.cpp:201->HLS/core.cpp:259) [31]  (6.912 ns)

 <State 39>: 6.801ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln189_1', HLS/core.cpp:189->HLS/core.cpp:259) [47]  (2.522 ns)
	'select' operation 32 bit ('select_ln189', HLS/core.cpp:189->HLS/core.cpp:259) [50]  (0.698 ns)
	fifo write operation ('write_ln189', HLS/core.cpp:189->HLS/core.cpp:259) on port 'data_result' (HLS/core.cpp:189->HLS/core.cpp:259) [51]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
