/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Sat Dec 12 03:09:14 2015
 *                 Full Compile MD5 Checksum  444b736621ea725718af51a1958ef0d6
 *                     (minus title and desc)
 *                 MD5 Checksum               f46bfaa8d9625509b27988c4be0c94a7
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     535
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_MC_GLB_0_H__
#define BCHP_MC_GLB_0_H__

/***************************************************************************
 *MC_GLB_0 - "MC Core Global Registers"
 ***************************************************************************/
#define BCHP_MC_GLB_0_VERS                       0x21500000 /* [RO] MC Global Version Register */
#define BCHP_MC_GLB_0_GCFG                       0x21500004 /* [RW] MC Global Configuration Register */
#define BCHP_MC_GLB_0_MRQ_CFG                    0x21500008 /* [RW] MC MRQ Configuration Register */
#define BCHP_MC_GLB_0_FSBL_STATE                 0x21500010 /* [RW] Firmware State Scratchpad */

/***************************************************************************
 *VERS - MC Global Version Register
 ***************************************************************************/
/* MC_GLB_0 :: VERS :: REG_BASE [31:20] */
#define BCHP_MC_GLB_0_VERS_REG_BASE_MASK                           0xfff00000
#define BCHP_MC_GLB_0_VERS_REG_BASE_SHIFT                          20
#define BCHP_MC_GLB_0_VERS_REG_BASE_DEFAULT                        0x00000800

/* MC_GLB_0 :: VERS :: reserved0 [19:16] */
#define BCHP_MC_GLB_0_VERS_reserved0_MASK                          0x000f0000
#define BCHP_MC_GLB_0_VERS_reserved0_SHIFT                         16

/* MC_GLB_0 :: VERS :: MAJOR_VERSION [15:08] */
#define BCHP_MC_GLB_0_VERS_MAJOR_VERSION_MASK                      0x0000ff00
#define BCHP_MC_GLB_0_VERS_MAJOR_VERSION_SHIFT                     8
#define BCHP_MC_GLB_0_VERS_MAJOR_VERSION_DEFAULT                   0x00000004

/* MC_GLB_0 :: VERS :: MINOR_VERSION [07:00] */
#define BCHP_MC_GLB_0_VERS_MINOR_VERSION_MASK                      0x000000ff
#define BCHP_MC_GLB_0_VERS_MINOR_VERSION_SHIFT                     0
#define BCHP_MC_GLB_0_VERS_MINOR_VERSION_DEFAULT                   0x00000050

/***************************************************************************
 *GCFG - MC Global Configuration Register
 ***************************************************************************/
/* MC_GLB_0 :: GCFG :: GCFG_DRAM_EN [31:31] */
#define BCHP_MC_GLB_0_GCFG_GCFG_DRAM_EN_MASK                       0x80000000
#define BCHP_MC_GLB_0_GCFG_GCFG_DRAM_EN_SHIFT                      31
#define BCHP_MC_GLB_0_GCFG_GCFG_DRAM_EN_DEFAULT                    0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_ForceSeq [30:30] */
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq_MASK                      0x40000000
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq_SHIFT                     30
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq_DEFAULT                   0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_ForceSeq2 [29:29] */
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq2_MASK                     0x20000000
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq2_SHIFT                    29
#define BCHP_MC_GLB_0_GCFG_GCFG_ForceSeq2_DEFAULT                  0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_RBF_REORDER [28:28] */
#define BCHP_MC_GLB_0_GCFG_GCFG_RBF_REORDER_MASK                   0x10000000
#define BCHP_MC_GLB_0_GCFG_GCFG_RBF_REORDER_SHIFT                  28
#define BCHP_MC_GLB_0_GCFG_GCFG_RBF_REORDER_DEFAULT                0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_CSR_NOWAIT [27:27] */
#define BCHP_MC_GLB_0_GCFG_GCFG_CSR_NOWAIT_MASK                    0x08000000
#define BCHP_MC_GLB_0_GCFG_GCFG_CSR_NOWAIT_SHIFT                   27
#define BCHP_MC_GLB_0_GCFG_GCFG_CSR_NOWAIT_DEFAULT                 0x00000000

/* MC_GLB_0 :: GCFG :: reserved0 [26:26] */
#define BCHP_MC_GLB_0_GCFG_reserved0_MASK                          0x04000000
#define BCHP_MC_GLB_0_GCFG_reserved0_SHIFT                         26

/* MC_GLB_0 :: GCFG :: GCFG_PHY_DFI_MODE [25:24] */
#define BCHP_MC_GLB_0_GCFG_GCFG_PHY_DFI_MODE_MASK                  0x03000000
#define BCHP_MC_GLB_0_GCFG_GCFG_PHY_DFI_MODE_SHIFT                 24
#define BCHP_MC_GLB_0_GCFG_GCFG_PHY_DFI_MODE_DEFAULT               0x00000001

/* MC_GLB_0 :: GCFG :: reserved1 [23:21] */
#define BCHP_MC_GLB_0_GCFG_reserved1_MASK                          0x00e00000
#define BCHP_MC_GLB_0_GCFG_reserved1_SHIFT                         21

/* MC_GLB_0 :: GCFG :: GCFG_MaxAge [20:16] */
#define BCHP_MC_GLB_0_GCFG_GCFG_MaxAge_MASK                        0x001f0000
#define BCHP_MC_GLB_0_GCFG_GCFG_MaxAge_SHIFT                       16
#define BCHP_MC_GLB_0_GCFG_GCFG_MaxAge_DEFAULT                     0x00000010

/* MC_GLB_0 :: GCFG :: reserved2 [15:12] */
#define BCHP_MC_GLB_0_GCFG_reserved2_MASK                          0x0000f000
#define BCHP_MC_GLB_0_GCFG_reserved2_SHIFT                         12

/* MC_GLB_0 :: GCFG :: GCFG_SHMOO_DONE [11:11] */
#define BCHP_MC_GLB_0_GCFG_GCFG_SHMOO_DONE_MASK                    0x00000800
#define BCHP_MC_GLB_0_GCFG_GCFG_SHMOO_DONE_SHIFT                   11
#define BCHP_MC_GLB_0_GCFG_GCFG_SHMOO_DONE_DEFAULT                 0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_DFI_EN [10:10] */
#define BCHP_MC_GLB_0_GCFG_GCFG_DFI_EN_MASK                        0x00000400
#define BCHP_MC_GLB_0_GCFG_GCFG_DFI_EN_SHIFT                       10
#define BCHP_MC_GLB_0_GCFG_GCFG_DFI_EN_DEFAULT                     0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_MclkSrc [09:09] */
#define BCHP_MC_GLB_0_GCFG_GCFG_MclkSrc_MASK                       0x00000200
#define BCHP_MC_GLB_0_GCFG_GCFG_MclkSrc_SHIFT                      9
#define BCHP_MC_GLB_0_GCFG_GCFG_MclkSrc_DEFAULT                    0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_MemInitDone [08:08] */
#define BCHP_MC_GLB_0_GCFG_GCFG_MemInitDone_MASK                   0x00000100
#define BCHP_MC_GLB_0_GCFG_GCFG_MemInitDone_SHIFT                  8
#define BCHP_MC_GLB_0_GCFG_GCFG_MemInitDone_DEFAULT                0x00000000

/* MC_GLB_0 :: GCFG :: GCFG_DramSize2 [07:04] */
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize2_MASK                     0x000000f0
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize2_SHIFT                    4
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize2_DEFAULT                  0x00000004

/* MC_GLB_0 :: GCFG :: GCFG_DramSize1 [03:00] */
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize1_MASK                     0x0000000f
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize1_SHIFT                    0
#define BCHP_MC_GLB_0_GCFG_GCFG_DramSize1_DEFAULT                  0x00000004

/***************************************************************************
 *MRQ_CFG - MC MRQ Configuration Register
 ***************************************************************************/
/* MC_GLB_0 :: MRQ_CFG :: reserved0 [31:08] */
#define BCHP_MC_GLB_0_MRQ_CFG_reserved0_MASK                       0xffffff00
#define BCHP_MC_GLB_0_MRQ_CFG_reserved0_SHIFT                      8

/* MC_GLB_0 :: MRQ_CFG :: SKD_RD_KEEP_ORDER [07:00] */
#define BCHP_MC_GLB_0_MRQ_CFG_SKD_RD_KEEP_ORDER_MASK               0x000000ff
#define BCHP_MC_GLB_0_MRQ_CFG_SKD_RD_KEEP_ORDER_SHIFT              0
#define BCHP_MC_GLB_0_MRQ_CFG_SKD_RD_KEEP_ORDER_DEFAULT            0x00000070

/***************************************************************************
 *FSBL_STATE - Firmware State Scratchpad
 ***************************************************************************/
/* MC_GLB_0 :: FSBL_STATE :: STATE [31:00] */
#define BCHP_MC_GLB_0_FSBL_STATE_STATE_MASK                        0xffffffff
#define BCHP_MC_GLB_0_FSBL_STATE_STATE_SHIFT                       0
#define BCHP_MC_GLB_0_FSBL_STATE_STATE_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_MC_GLB_0_H__ */

/* End of File */
