{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654303853085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654303853085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 21:50:52 2022 " "Processing started: Fri Jun  3 21:50:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654303853085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303853085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teclado -c teclado " "Command: quartus_map --read_settings_files=on --write_settings_files=off teclado -c teclado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303853085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654303853904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654303853904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-rtl " "Found design unit 1: teclado-rtl" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654303863315 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654303863315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teclado " "Elaborating entity \"teclado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654303863394 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E teclado.vhd(38) " "VHDL Process Statement warning at teclado.vhd(38): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863400 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F teclado.vhd(38) " "VHDL Process Statement warning at teclado.vhd(38): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863400 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G teclado.vhd(38) " "VHDL Process Statement warning at teclado.vhd(38): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863400 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "H teclado.vhd(38) " "VHDL Process Statement warning at teclado.vhd(38): inferring latch(es) for signal or variable \"H\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863400 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(75) " "VHDL Process Statement warning at teclado.vhd(75): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(78) " "VHDL Process Statement warning at teclado.vhd(78): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(81) " "VHDL Process Statement warning at teclado.vhd(81): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(84) " "VHDL Process Statement warning at teclado.vhd(84): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(92) " "VHDL Process Statement warning at teclado.vhd(92): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(95) " "VHDL Process Statement warning at teclado.vhd(95): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(98) " "VHDL Process Statement warning at teclado.vhd(98): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(101) " "VHDL Process Statement warning at teclado.vhd(101): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(108) " "VHDL Process Statement warning at teclado.vhd(108): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863401 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(111) " "VHDL Process Statement warning at teclado.vhd(111): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(114) " "VHDL Process Statement warning at teclado.vhd(114): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(117) " "VHDL Process Statement warning at teclado.vhd(117): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(126) " "VHDL Process Statement warning at teclado.vhd(126): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(129) " "VHDL Process Statement warning at teclado.vhd(129): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(132) " "VHDL Process Statement warning at teclado.vhd(132): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_prev teclado.vhd(135) " "VHDL Process Statement warning at teclado.vhd(135): signal \"col_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654303863402 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_proximo teclado.vhd(61) " "VHDL Process Statement warning at teclado.vhd(61): inferring latch(es) for signal or variable \"estado_proximo\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863403 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tecla teclado.vhd(61) " "VHDL Process Statement warning at teclado.vhd(61): inferring latch(es) for signal or variable \"tecla\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654303863403 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_proximo.ATIVA_H teclado.vhd(61) " "Inferred latch for \"estado_proximo.ATIVA_H\" at teclado.vhd(61)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_proximo.ATIVA_G teclado.vhd(61) " "Inferred latch for \"estado_proximo.ATIVA_G\" at teclado.vhd(61)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_proximo.ATIVA_F teclado.vhd(61) " "Inferred latch for \"estado_proximo.ATIVA_F\" at teclado.vhd(61)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_proximo.ATIVA_E teclado.vhd(61) " "Inferred latch for \"estado_proximo.ATIVA_E\" at teclado.vhd(61)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_proximo.ESPERA_COLUNAS teclado.vhd(61) " "Inferred latch for \"estado_proximo.ESPERA_COLUNAS\" at teclado.vhd(61)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H teclado.vhd(38) " "Inferred latch for \"H\" at teclado.vhd(38)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863405 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G teclado.vhd(38) " "Inferred latch for \"G\" at teclado.vhd(38)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863406 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F teclado.vhd(38) " "Inferred latch for \"F\" at teclado.vhd(38)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863406 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E teclado.vhd(38) " "Inferred latch for \"E\" at teclado.vhd(38)" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303863406 "|teclado"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E VCC " "Pin \"E\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "F VCC " "Pin \"F\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|F"} { "Warning" "WMLS_MLS_STUCK_PIN" "G VCC " "Pin \"G\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|G"} { "Warning" "WMLS_MLS_STUCK_PIN" "H VCC " "Pin \"H\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|H"} { "Warning" "WMLS_MLS_STUCK_PIN" "TECLA_OUT\[0\] GND " "Pin \"TECLA_OUT\[0\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|TECLA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TECLA_OUT\[1\] GND " "Pin \"TECLA_OUT\[1\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|TECLA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TECLA_OUT\[2\] GND " "Pin \"TECLA_OUT\[2\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|TECLA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TECLA_OUT\[3\] GND " "Pin \"TECLA_OUT\[3\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654303864852 "|teclado|TECLA_OUT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654303864852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654303865044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654303865914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654303865914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "No output dependent on input pin \"C\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D " "No output dependent on input pin \"D\"" {  } { { "teclado.vhd" "" { Text "C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654303866777 "|teclado|D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654303866777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654303866778 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654303866778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654303866778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654303866825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 21:51:06 2022 " "Processing ended: Fri Jun  3 21:51:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654303866825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654303866825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654303866825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654303866825 ""}
