# âš™ï¸ Digital Systems Design Projects (Quartus & VHDL)

![Language](https://img.shields.io/badge/Language-VHDL-blue)
![Tool](https://img.shields.io/badge/Tool-Quartus%20Prime%20Lite-lightgrey)
![Category](https://img.shields.io/badge/Category-Digital%20Systems-brightgreen)
![Status](https://img.shields.io/badge/Status-In%20Progress-yellow)
![FPGA](https://img.shields.io/badge/FPGA-Intel%20Altera-purple)

---

## ðŸ“„ Overview

This repository contains a collection of **laboratory exercises and projects developed using Quartus Prime Lite and VHDL**, focusing on **digital systems design and FPGA-based hardware modeling**.

The projects were developed during the **Digital Systems Design** course in the **Computer Engineering program at Pontifical Catholic University of Campinas (PUC-Campinas)**.

This repository serves both as **academic documentation** and **engineering portfolio material**.

---

## ðŸ§  What is Quartus Prime Lite?

**Quartus Prime Lite** is a free FPGA development environment provided by **Intel (formerly Altera)**.  
It is used to design, simulate, and synthesize digital circuits for FPGA devices.

### Quartus Prime allows you to:

- Design digital circuits using **schematic diagrams**  
- Write hardware descriptions using **VHDL or Verilog**  
- Compile and synthesize hardware logic  
- Simulate circuits using **ModelSim / QuestaSim**  
- Generate FPGA configuration files (bitstreams)  
- Analyze timing, logic utilization, and hardware constraints  

It is widely used in **industry, research, and university digital design courses**.

---

## ðŸš€ Key Skills Demonstrated

The projects in this repository demonstrate:

- **Digital Logic Design:** Boolean algebra, logic gates, combinational and sequential circuits  
- **Hardware Description Languages:** VHDL coding and RTL modeling  
- **FPGA Design Workflow:** Project creation, synthesis, and simulation  
- **Simulation & Verification:** Waveform analysis and testbench creation  
- **Computer Engineering Foundations:** Hardware-software abstraction and digital architecture principles  

---

## ðŸ› ï¸ Technologies & Tools

| Category | Detail |
| :--- | :--- |
| **HDL Language** | VHDL |
| **FPGA Toolchain** | Quartus Prime Lite |
| **Simulator** | ModelSim-Altera |
| **Documentation** | Markdown |
| **Platform** | Windows / Linux |

---

## ðŸ’¡ Concepts Covered

- Combinational logic circuits  
- Sequential logic (flip-flops, counters, FSMs)  
- Truth tables and Karnaugh maps  
- Hardware modeling with VHDL entities and architectures  
- RTL simulation and waveform analysis  
- FPGA synthesis and digital hardware constraints  

---


Each folder contains:
- Source code (.vhd / .bdf)
- Simulation files
- Screenshots and reports

---

## ðŸŽ“ Course Information

| Detail | Value |
| :--- | :--- |
| **Course** | Digital Systems Design (Projetos de Sistemas Digitais) |
| **Institution** | Pontifical Catholic University of Campinas (PUC-Campinas) |
| **Program** | Computer Engineering |
| **Semester** | 2026 |

---

## ðŸš€ How to Run the Projects

1. Install **Quartus Prime Lite** from Intelâ€™s official website.  
2. Open the desired lab folder in Quartus.  
3. Compile the project (`Processing > Start Compilation`).  
4. Run simulations using **ModelSim**.  
5. Analyze waveforms and logic behavior.  

---

## ðŸ“¬ Contact Me

<div align="center"> 
  <a href="https://www.linkedin.com/in/nunes-andrade" target="_blank"><img src="https://img.shields.io/badge/-LinkedIn-%230077B5?style=for-the-badge&logo=linkedin&logoColor=white"></a>
  <a href="https://instagram.com/jp_nunes.andrade" target="_blank"><img src="https://img.shields.io/badge/-Instagram-%23E4405F?style=for-the-badge&logo=instagram&logoColor=white"></a>
  <a href="mailto:jpnunesandrade26@gmail.com"><img src="https://img.shields.io/badge/-Gmail-%23333?style=for-the-badge&logo=gmail&logoColor=white"></a>
  <a href="https://www.alura.com.br/indica-dev/jpnunesandrade26" target="_blank"><img src="https://img.shields.io/badge/Alura-0077B5?style=for-the-badge&logo=alura&logoColor=white"></a> 
</div>
