+ Write `flashram.bit` to FPGA:

![flashAndRam00](flashAndRam00.JPG)

+ Write `kernel.bin` to ram2 (instructions) :

![flashAndRam01](flashAndRam01.JPG)

![flashAndRam02](flashAndRam02.JPG)

![flashAndRam03](flashAndRam03.JPG)

+ Write `ram1.data` to ram1:

![flashAndRam04](flashAndRam04.JPG)

+ Wrtie `CPU.bit` to FPGA:

![CPU01](CPU01.JPG)

+ Default VGA output:

![VGA00](VGA00.jpeg)

+ Connect COM by `Term.exe`

![COM01](COM01.JPG)

![COM02](COM02.JPG)

+ Load ram1.data to VGA:

![COM03](COM03.JPG)

+ VGA output from ram1.data:

![VGA01](VGA01.jpeg)

+ Load an image to VGA by instructions:

![COM04](COM04.JPG)

![VGA02](VGA02.jpeg)

+ Load another image to VGA by instructions:

![COM05](COM05.JPG)

![VGA03](VGA03.jpeg)

+ Test `Fibonacci`:

![TEST00](TEST00.JPG)

+ Test `Performance Test 1`: (125/3.5313=35.4M)

![TEST01](TEST01.JPG)

+ Test `Performance Test 2`: (200/5.0243=39.8M)

![TEST02](TEST02.JPG)

+ Test `Performance Test 3`: (100/3.0177=33.1M)

![TEST03](TEST03.JPG)

+ Test `Performance Test 4`: (125/4.5177=27.7M)

![TEST04](TEST04.JPG)

+ Test `Performance Test 5`: (75/3.0233=24.8M)

![TEST05](TEST05.JPG)