<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2021 12 04 17:09:46.903" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll.lpc" type="lpc" modified="2021 12 04 17:09:39.980"/>
		<File name="pll.vhd" type="top_level_vhdl" modified="2021 12 04 17:09:40.105"/>
		<File name="pll_tmpl.vhd" type="template_vhdl" modified="2021 12 04 17:09:40.105"/>
  </Package>
</DiamondModule>
