/**
 * \file IfxDma_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DMA/V0.2.1.1.5
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dma_Registers_Cfg Dma address
 * \ingroup IfxSfr_Dma_Registers
 * 
 * \defgroup IfxSfr_Dma_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Dma_Registers_Cfg
 *
 * \defgroup IfxSfr_Dma_Registers_Cfg_Dma0 2-DMA0
 * \ingroup IfxSfr_Dma_Registers_Cfg
 *
 * \defgroup IfxSfr_Dma_Registers_Cfg_Dma1 2-DMA1
 * \ingroup IfxSfr_Dma_Registers_Cfg
 *
 *
 */
#ifndef IFXDMA_REG_H
#define IFXDMA_REG_H 1
/******************************************************************************/
#include "IfxDma_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dma_Registers_Cfg_BaseAddress
 * \{  */

/** \brief DMA object */
#define MODULE_DMA0 /*lint --e(923, 9078)*/ ((*(Ifx_DMA*)0xF4410000u))
#define MODULE_DMA1 /*lint --e(923, 9078)*/ ((*(Ifx_DMA*)0xF4414000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Dma_Registers_Cfg_Dma0
 * \{  */
/** \brief 0, Clock control register */
#define DMA0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CLC*)0xF4410000u)

/** \brief 4, OCDS trigger set select */
#define DMA0_OTSS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_OTSS*)0xF4410004u)

/** \brief 8, Module identification register */
#define DMA0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ID*)0xF4410008u)

/** \brief 24, PROT register safe endinit */
#define DMA0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4410024u)

/** \brief 28, PROT register cyber-security endinit */
#define DMA0_PROTCSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROTCSE*)0xF4410028u)

/** \brief 80, DMA time register */
#define DMA0_TIME /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TIME*)0xF4410080u)

/** \brief 84, DMA error status register */
#define DMA0_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ERRSR*)0xF4410084u)

/** \brief 88, DMA clear error register */
#define DMA0_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CLRE*)0xF4410088u)

/** \brief 8C, DMA time OCDS control and status register */
#define DMA0_TIMEOCS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TIMEOCS*)0xF441008Cu)

/** \brief 90, DMA LCL test register */
#define DMA0_LCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_LCLTEST*)0xF4410090u)

/** \brief 410, ME 0 status register */
#define DMA0_ME0_SR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SR*)0xF4410410u)
/** Alias (User Manual Name) for DMA0_ME0_SR */
#define DMA0_ME0SR (DMA0_ME0_SR)

/** \brief 460, ME 0 channel read data CRC register */
#define DMA0_ME0_RDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_RDCRC*)0xF4410460u)
/** Alias (User Manual Name) for DMA0_ME0_RDCRC */
#define DMA0_ME0RDCRC (DMA0_ME0_RDCRC)

/** \brief 464, ME 0 channel source and destination address CRC register */
#define DMA0_ME0_SDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SDCRC*)0xF4410464u)
/** Alias (User Manual Name) for DMA0_ME0_SDCRC */
#define DMA0_ME0SDCRC (DMA0_ME0_SDCRC)

/** \brief 468, ME 0 channel source address register */
#define DMA0_ME0_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SADR*)0xF4410468u)
/** Alias (User Manual Name) for DMA0_ME0_SADR */
#define DMA0_ME0SADR (DMA0_ME0_SADR)

/** \brief 46C, ME 0 channel destination address register */
#define DMA0_ME0_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_DADR*)0xF441046Cu)
/** Alias (User Manual Name) for DMA0_ME0_DADR */
#define DMA0_ME0DADR (DMA0_ME0_DADR)

/** \brief 470, ME 0 channel address and interrupt control register */
#define DMA0_ME0_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_ADICR*)0xF4410470u)
/** Alias (User Manual Name) for DMA0_ME0_ADICR */
#define DMA0_ME0ADICR (DMA0_ME0_ADICR)

/** \brief 474, ME 0 channel control register */
#define DMA0_ME0_CHCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHCR*)0xF4410474u)
/** Alias (User Manual Name) for DMA0_ME0_CHCR */
#define DMA0_ME0CHCR (DMA0_ME0_CHCR)

/** \brief 478, ME 0 channel shadow address register */
#define DMA0_ME0_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SHADR*)0xF4410478u)
/** Alias (User Manual Name) for DMA0_ME0_SHADR */
#define DMA0_ME0SHADR (DMA0_ME0_SHADR)

/** \brief 47C, ME 0 channel status register */
#define DMA0_ME0_CHSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHSR*)0xF441047Cu)
/** Alias (User Manual Name) for DMA0_ME0_CHSR */
#define DMA0_ME0CHSR (DMA0_ME0_CHSR)

/** \brief 610, ME 1 status register */
#define DMA0_ME1_SR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SR*)0xF4410610u)
/** Alias (User Manual Name) for DMA0_ME1_SR */
#define DMA0_ME1SR (DMA0_ME1_SR)

/** \brief 660, ME 1 channel read data CRC register */
#define DMA0_ME1_RDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_RDCRC*)0xF4410660u)
/** Alias (User Manual Name) for DMA0_ME1_RDCRC */
#define DMA0_ME1RDCRC (DMA0_ME1_RDCRC)

/** \brief 664, ME 1 channel source and destination address CRC register */
#define DMA0_ME1_SDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SDCRC*)0xF4410664u)
/** Alias (User Manual Name) for DMA0_ME1_SDCRC */
#define DMA0_ME1SDCRC (DMA0_ME1_SDCRC)

/** \brief 668, ME 1 channel source address register */
#define DMA0_ME1_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SADR*)0xF4410668u)
/** Alias (User Manual Name) for DMA0_ME1_SADR */
#define DMA0_ME1SADR (DMA0_ME1_SADR)

/** \brief 66C, ME 1 channel destination address register */
#define DMA0_ME1_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_DADR*)0xF441066Cu)
/** Alias (User Manual Name) for DMA0_ME1_DADR */
#define DMA0_ME1DADR (DMA0_ME1_DADR)

/** \brief 670, ME 1 channel address and interrupt control register */
#define DMA0_ME1_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_ADICR*)0xF4410670u)
/** Alias (User Manual Name) for DMA0_ME1_ADICR */
#define DMA0_ME1ADICR (DMA0_ME1_ADICR)

/** \brief 674, ME 1 channel control register */
#define DMA0_ME1_CHCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHCR*)0xF4410674u)
/** Alias (User Manual Name) for DMA0_ME1_CHCR */
#define DMA0_ME1CHCR (DMA0_ME1_CHCR)

/** \brief 678, ME 1 channel shadow address register */
#define DMA0_ME1_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SHADR*)0xF4410678u)
/** Alias (User Manual Name) for DMA0_ME1_SHADR */
#define DMA0_ME1SHADR (DMA0_ME1_SHADR)

/** \brief 67C, ME 1 channel status register */
#define DMA0_ME1_CHSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHSR*)0xF441067Cu)
/** Alias (User Manual Name) for DMA0_ME1_CHSR */
#define DMA0_ME1CHSR (DMA0_ME1_CHSR)

/** \brief 1000, RP 0 write access enable register A */
#define DMA0_RP0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411000u)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_WRA */
#define DMA0_ACCENRP0WRA (DMA0_RP0_ACCEN_WRA)

/** \brief 1004, RP 0 write access enable register B */
#define DMA0_RP0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411004u)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_WRB */
#define DMA0_ACCENRP0WRB (DMA0_RP0_ACCEN_WRB)

/** \brief 1008, RP 0 read access enable register A */
#define DMA0_RP0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411008u)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_RDA */
#define DMA0_ACCENRP0RDA (DMA0_RP0_ACCEN_RDA)

/** \brief 100C, RP 0 read access enable register B */
#define DMA0_RP0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441100Cu)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_RDB */
#define DMA0_ACCENRP0RDB (DMA0_RP0_ACCEN_RDB)

/** \brief 1010, RP 0 VM access enable register */
#define DMA0_RP0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411010u)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_VM */
#define DMA0_ACCENRP0VM (DMA0_RP0_ACCEN_VM)

/** \brief 1014, RP 0 PRS access enable register */
#define DMA0_RP0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411014u)
/** Alias (User Manual Name) for DMA0_RP0_ACCEN_PRS */
#define DMA0_ACCENRP0PRS (DMA0_RP0_ACCEN_PRS)

/** \brief 1020, PROT register RP 0 */
#define DMA0_RP0_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411020u)
/** Alias (User Manual Name) for DMA0_RP0_PROT */
#define DMA0_PROTRP0 (DMA0_RP0_PROT)

/** \brief 1030, RP 0 mode register */
#define DMA0_RP0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411030u)
/** Alias (User Manual Name) for DMA0_RP0_MODE */
#define DMA0_MODE0 (DMA0_RP0_MODE)

/** \brief 1038, RP 0 pattern read register 0 */
#define DMA0_RP0_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411038u)
/** Alias (User Manual Name) for DMA0_RP0_PRRA */
#define DMA0_PRRA0 (DMA0_RP0_PRRA)

/** \brief 103C, RP 0 pattern read register 1 */
#define DMA0_RP0_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441103Cu)
/** Alias (User Manual Name) for DMA0_RP0_PRRB */
#define DMA0_PRRB0 (DMA0_RP0_PRRB)

/** \brief 1040, RP 0 error interrupt set register */
#define DMA0_RP0_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411040u)
/** Alias (User Manual Name) for DMA0_RP0_ERRINTR */
#define DMA0_ERRINTR0 (DMA0_RP0_ERRINTR)

/** \brief 1044, RP 0 enable error register */
#define DMA0_RP0_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411044u)
/** Alias (User Manual Name) for DMA0_RP0_EER */
#define DMA0_EER0 (DMA0_RP0_EER)

/** \brief 1048, RP 0 error status register */
#define DMA0_RP0_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411048u)
/** Alias (User Manual Name) for DMA0_RP0_ERRSR */
#define DMA0_ERRSR0 (DMA0_RP0_ERRSR)

/** \brief 104C, RP 0 clear error register */
#define DMA0_RP0_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441104Cu)
/** Alias (User Manual Name) for DMA0_RP0_CLRE */
#define DMA0_CLRE0 (DMA0_RP0_CLRE)

/** \brief 1080, RP 1 write access enable register A */
#define DMA0_RP1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411080u)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_WRA */
#define DMA0_ACCENRP1WRA (DMA0_RP1_ACCEN_WRA)

/** \brief 1084, RP 1 write access enable register B */
#define DMA0_RP1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411084u)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_WRB */
#define DMA0_ACCENRP1WRB (DMA0_RP1_ACCEN_WRB)

/** \brief 1088, RP 1 read access enable register A */
#define DMA0_RP1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411088u)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_RDA */
#define DMA0_ACCENRP1RDA (DMA0_RP1_ACCEN_RDA)

/** \brief 108C, RP 1 read access enable register B */
#define DMA0_RP1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441108Cu)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_RDB */
#define DMA0_ACCENRP1RDB (DMA0_RP1_ACCEN_RDB)

/** \brief 1090, RP 1 VM access enable register */
#define DMA0_RP1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411090u)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_VM */
#define DMA0_ACCENRP1VM (DMA0_RP1_ACCEN_VM)

/** \brief 1094, RP 1 PRS access enable register */
#define DMA0_RP1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411094u)
/** Alias (User Manual Name) for DMA0_RP1_ACCEN_PRS */
#define DMA0_ACCENRP1PRS (DMA0_RP1_ACCEN_PRS)

/** \brief 10A0, PROT register RP 1 */
#define DMA0_RP1_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44110A0u)
/** Alias (User Manual Name) for DMA0_RP1_PROT */
#define DMA0_PROTRP1 (DMA0_RP1_PROT)

/** \brief 10B0, RP 1 mode register */
#define DMA0_RP1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44110B0u)
/** Alias (User Manual Name) for DMA0_RP1_MODE */
#define DMA0_MODE1 (DMA0_RP1_MODE)

/** \brief 10B8, RP 1 pattern read register 0 */
#define DMA0_RP1_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44110B8u)
/** Alias (User Manual Name) for DMA0_RP1_PRRA */
#define DMA0_PRRA1 (DMA0_RP1_PRRA)

/** \brief 10BC, RP 1 pattern read register 1 */
#define DMA0_RP1_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44110BCu)
/** Alias (User Manual Name) for DMA0_RP1_PRRB */
#define DMA0_PRRB1 (DMA0_RP1_PRRB)

/** \brief 10C0, RP 1 error interrupt set register */
#define DMA0_RP1_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44110C0u)
/** Alias (User Manual Name) for DMA0_RP1_ERRINTR */
#define DMA0_ERRINTR1 (DMA0_RP1_ERRINTR)

/** \brief 10C4, RP 1 enable error register */
#define DMA0_RP1_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44110C4u)
/** Alias (User Manual Name) for DMA0_RP1_EER */
#define DMA0_EER1 (DMA0_RP1_EER)

/** \brief 10C8, RP 1 error status register */
#define DMA0_RP1_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44110C8u)
/** Alias (User Manual Name) for DMA0_RP1_ERRSR */
#define DMA0_ERRSR1 (DMA0_RP1_ERRSR)

/** \brief 10CC, RP 1 clear error register */
#define DMA0_RP1_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44110CCu)
/** Alias (User Manual Name) for DMA0_RP1_CLRE */
#define DMA0_CLRE1 (DMA0_RP1_CLRE)

/** \brief 1100, RP 2 write access enable register A */
#define DMA0_RP2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411100u)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_WRA */
#define DMA0_ACCENRP2WRA (DMA0_RP2_ACCEN_WRA)

/** \brief 1104, RP 2 write access enable register B */
#define DMA0_RP2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411104u)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_WRB */
#define DMA0_ACCENRP2WRB (DMA0_RP2_ACCEN_WRB)

/** \brief 1108, RP 2 read access enable register A */
#define DMA0_RP2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411108u)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_RDA */
#define DMA0_ACCENRP2RDA (DMA0_RP2_ACCEN_RDA)

/** \brief 110C, RP 2 read access enable register B */
#define DMA0_RP2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441110Cu)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_RDB */
#define DMA0_ACCENRP2RDB (DMA0_RP2_ACCEN_RDB)

/** \brief 1110, RP 2 VM access enable register */
#define DMA0_RP2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411110u)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_VM */
#define DMA0_ACCENRP2VM (DMA0_RP2_ACCEN_VM)

/** \brief 1114, RP 2 PRS access enable register */
#define DMA0_RP2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411114u)
/** Alias (User Manual Name) for DMA0_RP2_ACCEN_PRS */
#define DMA0_ACCENRP2PRS (DMA0_RP2_ACCEN_PRS)

/** \brief 1120, PROT register RP 2 */
#define DMA0_RP2_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411120u)
/** Alias (User Manual Name) for DMA0_RP2_PROT */
#define DMA0_PROTRP2 (DMA0_RP2_PROT)

/** \brief 1130, RP 2 mode register */
#define DMA0_RP2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411130u)
/** Alias (User Manual Name) for DMA0_RP2_MODE */
#define DMA0_MODE2 (DMA0_RP2_MODE)

/** \brief 1138, RP 2 pattern read register 0 */
#define DMA0_RP2_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411138u)
/** Alias (User Manual Name) for DMA0_RP2_PRRA */
#define DMA0_PRRA2 (DMA0_RP2_PRRA)

/** \brief 113C, RP 2 pattern read register 1 */
#define DMA0_RP2_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441113Cu)
/** Alias (User Manual Name) for DMA0_RP2_PRRB */
#define DMA0_PRRB2 (DMA0_RP2_PRRB)

/** \brief 1140, RP 2 error interrupt set register */
#define DMA0_RP2_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411140u)
/** Alias (User Manual Name) for DMA0_RP2_ERRINTR */
#define DMA0_ERRINTR2 (DMA0_RP2_ERRINTR)

/** \brief 1144, RP 2 enable error register */
#define DMA0_RP2_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411144u)
/** Alias (User Manual Name) for DMA0_RP2_EER */
#define DMA0_EER2 (DMA0_RP2_EER)

/** \brief 1148, RP 2 error status register */
#define DMA0_RP2_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411148u)
/** Alias (User Manual Name) for DMA0_RP2_ERRSR */
#define DMA0_ERRSR2 (DMA0_RP2_ERRSR)

/** \brief 114C, RP 2 clear error register */
#define DMA0_RP2_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441114Cu)
/** Alias (User Manual Name) for DMA0_RP2_CLRE */
#define DMA0_CLRE2 (DMA0_RP2_CLRE)

/** \brief 1180, RP 3 write access enable register A */
#define DMA0_RP3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411180u)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_WRA */
#define DMA0_ACCENRP3WRA (DMA0_RP3_ACCEN_WRA)

/** \brief 1184, RP 3 write access enable register B */
#define DMA0_RP3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411184u)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_WRB */
#define DMA0_ACCENRP3WRB (DMA0_RP3_ACCEN_WRB)

/** \brief 1188, RP 3 read access enable register A */
#define DMA0_RP3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411188u)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_RDA */
#define DMA0_ACCENRP3RDA (DMA0_RP3_ACCEN_RDA)

/** \brief 118C, RP 3 read access enable register B */
#define DMA0_RP3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441118Cu)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_RDB */
#define DMA0_ACCENRP3RDB (DMA0_RP3_ACCEN_RDB)

/** \brief 1190, RP 3 VM access enable register */
#define DMA0_RP3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411190u)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_VM */
#define DMA0_ACCENRP3VM (DMA0_RP3_ACCEN_VM)

/** \brief 1194, RP 3 PRS access enable register */
#define DMA0_RP3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411194u)
/** Alias (User Manual Name) for DMA0_RP3_ACCEN_PRS */
#define DMA0_ACCENRP3PRS (DMA0_RP3_ACCEN_PRS)

/** \brief 11A0, PROT register RP 3 */
#define DMA0_RP3_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44111A0u)
/** Alias (User Manual Name) for DMA0_RP3_PROT */
#define DMA0_PROTRP3 (DMA0_RP3_PROT)

/** \brief 11B0, RP 3 mode register */
#define DMA0_RP3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44111B0u)
/** Alias (User Manual Name) for DMA0_RP3_MODE */
#define DMA0_MODE3 (DMA0_RP3_MODE)

/** \brief 11B8, RP 3 pattern read register 0 */
#define DMA0_RP3_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44111B8u)
/** Alias (User Manual Name) for DMA0_RP3_PRRA */
#define DMA0_PRRA3 (DMA0_RP3_PRRA)

/** \brief 11BC, RP 3 pattern read register 1 */
#define DMA0_RP3_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44111BCu)
/** Alias (User Manual Name) for DMA0_RP3_PRRB */
#define DMA0_PRRB3 (DMA0_RP3_PRRB)

/** \brief 11C0, RP 3 error interrupt set register */
#define DMA0_RP3_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44111C0u)
/** Alias (User Manual Name) for DMA0_RP3_ERRINTR */
#define DMA0_ERRINTR3 (DMA0_RP3_ERRINTR)

/** \brief 11C4, RP 3 enable error register */
#define DMA0_RP3_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44111C4u)
/** Alias (User Manual Name) for DMA0_RP3_EER */
#define DMA0_EER3 (DMA0_RP3_EER)

/** \brief 11C8, RP 3 error status register */
#define DMA0_RP3_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44111C8u)
/** Alias (User Manual Name) for DMA0_RP3_ERRSR */
#define DMA0_ERRSR3 (DMA0_RP3_ERRSR)

/** \brief 11CC, RP 3 clear error register */
#define DMA0_RP3_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44111CCu)
/** Alias (User Manual Name) for DMA0_RP3_CLRE */
#define DMA0_CLRE3 (DMA0_RP3_CLRE)

/** \brief 1200, RP 4 write access enable register A */
#define DMA0_RP4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411200u)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_WRA */
#define DMA0_ACCENRP4WRA (DMA0_RP4_ACCEN_WRA)

/** \brief 1204, RP 4 write access enable register B */
#define DMA0_RP4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411204u)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_WRB */
#define DMA0_ACCENRP4WRB (DMA0_RP4_ACCEN_WRB)

/** \brief 1208, RP 4 read access enable register A */
#define DMA0_RP4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411208u)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_RDA */
#define DMA0_ACCENRP4RDA (DMA0_RP4_ACCEN_RDA)

/** \brief 120C, RP 4 read access enable register B */
#define DMA0_RP4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441120Cu)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_RDB */
#define DMA0_ACCENRP4RDB (DMA0_RP4_ACCEN_RDB)

/** \brief 1210, RP 4 VM access enable register */
#define DMA0_RP4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411210u)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_VM */
#define DMA0_ACCENRP4VM (DMA0_RP4_ACCEN_VM)

/** \brief 1214, RP 4 PRS access enable register */
#define DMA0_RP4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411214u)
/** Alias (User Manual Name) for DMA0_RP4_ACCEN_PRS */
#define DMA0_ACCENRP4PRS (DMA0_RP4_ACCEN_PRS)

/** \brief 1220, PROT register RP 4 */
#define DMA0_RP4_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411220u)
/** Alias (User Manual Name) for DMA0_RP4_PROT */
#define DMA0_PROTRP4 (DMA0_RP4_PROT)

/** \brief 1230, RP 4 mode register */
#define DMA0_RP4_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411230u)
/** Alias (User Manual Name) for DMA0_RP4_MODE */
#define DMA0_MODE4 (DMA0_RP4_MODE)

/** \brief 1238, RP 4 pattern read register 0 */
#define DMA0_RP4_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411238u)
/** Alias (User Manual Name) for DMA0_RP4_PRRA */
#define DMA0_PRRA4 (DMA0_RP4_PRRA)

/** \brief 123C, RP 4 pattern read register 1 */
#define DMA0_RP4_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441123Cu)
/** Alias (User Manual Name) for DMA0_RP4_PRRB */
#define DMA0_PRRB4 (DMA0_RP4_PRRB)

/** \brief 1240, RP 4 error interrupt set register */
#define DMA0_RP4_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411240u)
/** Alias (User Manual Name) for DMA0_RP4_ERRINTR */
#define DMA0_ERRINTR4 (DMA0_RP4_ERRINTR)

/** \brief 1244, RP 4 enable error register */
#define DMA0_RP4_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411244u)
/** Alias (User Manual Name) for DMA0_RP4_EER */
#define DMA0_EER4 (DMA0_RP4_EER)

/** \brief 1248, RP 4 error status register */
#define DMA0_RP4_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411248u)
/** Alias (User Manual Name) for DMA0_RP4_ERRSR */
#define DMA0_ERRSR4 (DMA0_RP4_ERRSR)

/** \brief 124C, RP 4 clear error register */
#define DMA0_RP4_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441124Cu)
/** Alias (User Manual Name) for DMA0_RP4_CLRE */
#define DMA0_CLRE4 (DMA0_RP4_CLRE)

/** \brief 1280, RP 5 write access enable register A */
#define DMA0_RP5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411280u)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_WRA */
#define DMA0_ACCENRP5WRA (DMA0_RP5_ACCEN_WRA)

/** \brief 1284, RP 5 write access enable register B */
#define DMA0_RP5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411284u)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_WRB */
#define DMA0_ACCENRP5WRB (DMA0_RP5_ACCEN_WRB)

/** \brief 1288, RP 5 read access enable register A */
#define DMA0_RP5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411288u)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_RDA */
#define DMA0_ACCENRP5RDA (DMA0_RP5_ACCEN_RDA)

/** \brief 128C, RP 5 read access enable register B */
#define DMA0_RP5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441128Cu)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_RDB */
#define DMA0_ACCENRP5RDB (DMA0_RP5_ACCEN_RDB)

/** \brief 1290, RP 5 VM access enable register */
#define DMA0_RP5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411290u)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_VM */
#define DMA0_ACCENRP5VM (DMA0_RP5_ACCEN_VM)

/** \brief 1294, RP 5 PRS access enable register */
#define DMA0_RP5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411294u)
/** Alias (User Manual Name) for DMA0_RP5_ACCEN_PRS */
#define DMA0_ACCENRP5PRS (DMA0_RP5_ACCEN_PRS)

/** \brief 12A0, PROT register RP 5 */
#define DMA0_RP5_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44112A0u)
/** Alias (User Manual Name) for DMA0_RP5_PROT */
#define DMA0_PROTRP5 (DMA0_RP5_PROT)

/** \brief 12B0, RP 5 mode register */
#define DMA0_RP5_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44112B0u)
/** Alias (User Manual Name) for DMA0_RP5_MODE */
#define DMA0_MODE5 (DMA0_RP5_MODE)

/** \brief 12B8, RP 5 pattern read register 0 */
#define DMA0_RP5_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44112B8u)
/** Alias (User Manual Name) for DMA0_RP5_PRRA */
#define DMA0_PRRA5 (DMA0_RP5_PRRA)

/** \brief 12BC, RP 5 pattern read register 1 */
#define DMA0_RP5_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44112BCu)
/** Alias (User Manual Name) for DMA0_RP5_PRRB */
#define DMA0_PRRB5 (DMA0_RP5_PRRB)

/** \brief 12C0, RP 5 error interrupt set register */
#define DMA0_RP5_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44112C0u)
/** Alias (User Manual Name) for DMA0_RP5_ERRINTR */
#define DMA0_ERRINTR5 (DMA0_RP5_ERRINTR)

/** \brief 12C4, RP 5 enable error register */
#define DMA0_RP5_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44112C4u)
/** Alias (User Manual Name) for DMA0_RP5_EER */
#define DMA0_EER5 (DMA0_RP5_EER)

/** \brief 12C8, RP 5 error status register */
#define DMA0_RP5_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44112C8u)
/** Alias (User Manual Name) for DMA0_RP5_ERRSR */
#define DMA0_ERRSR5 (DMA0_RP5_ERRSR)

/** \brief 12CC, RP 5 clear error register */
#define DMA0_RP5_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44112CCu)
/** Alias (User Manual Name) for DMA0_RP5_CLRE */
#define DMA0_CLRE5 (DMA0_RP5_CLRE)

/** \brief 1300, RP 6 write access enable register A */
#define DMA0_RP6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411300u)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_WRA */
#define DMA0_ACCENRP6WRA (DMA0_RP6_ACCEN_WRA)

/** \brief 1304, RP 6 write access enable register B */
#define DMA0_RP6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411304u)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_WRB */
#define DMA0_ACCENRP6WRB (DMA0_RP6_ACCEN_WRB)

/** \brief 1308, RP 6 read access enable register A */
#define DMA0_RP6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411308u)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_RDA */
#define DMA0_ACCENRP6RDA (DMA0_RP6_ACCEN_RDA)

/** \brief 130C, RP 6 read access enable register B */
#define DMA0_RP6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441130Cu)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_RDB */
#define DMA0_ACCENRP6RDB (DMA0_RP6_ACCEN_RDB)

/** \brief 1310, RP 6 VM access enable register */
#define DMA0_RP6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411310u)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_VM */
#define DMA0_ACCENRP6VM (DMA0_RP6_ACCEN_VM)

/** \brief 1314, RP 6 PRS access enable register */
#define DMA0_RP6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411314u)
/** Alias (User Manual Name) for DMA0_RP6_ACCEN_PRS */
#define DMA0_ACCENRP6PRS (DMA0_RP6_ACCEN_PRS)

/** \brief 1320, PROT register RP 6 */
#define DMA0_RP6_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411320u)
/** Alias (User Manual Name) for DMA0_RP6_PROT */
#define DMA0_PROTRP6 (DMA0_RP6_PROT)

/** \brief 1330, RP 6 mode register */
#define DMA0_RP6_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411330u)
/** Alias (User Manual Name) for DMA0_RP6_MODE */
#define DMA0_MODE6 (DMA0_RP6_MODE)

/** \brief 1338, RP 6 pattern read register 0 */
#define DMA0_RP6_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411338u)
/** Alias (User Manual Name) for DMA0_RP6_PRRA */
#define DMA0_PRRA6 (DMA0_RP6_PRRA)

/** \brief 133C, RP 6 pattern read register 1 */
#define DMA0_RP6_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441133Cu)
/** Alias (User Manual Name) for DMA0_RP6_PRRB */
#define DMA0_PRRB6 (DMA0_RP6_PRRB)

/** \brief 1340, RP 6 error interrupt set register */
#define DMA0_RP6_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411340u)
/** Alias (User Manual Name) for DMA0_RP6_ERRINTR */
#define DMA0_ERRINTR6 (DMA0_RP6_ERRINTR)

/** \brief 1344, RP 6 enable error register */
#define DMA0_RP6_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411344u)
/** Alias (User Manual Name) for DMA0_RP6_EER */
#define DMA0_EER6 (DMA0_RP6_EER)

/** \brief 1348, RP 6 error status register */
#define DMA0_RP6_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411348u)
/** Alias (User Manual Name) for DMA0_RP6_ERRSR */
#define DMA0_ERRSR6 (DMA0_RP6_ERRSR)

/** \brief 134C, RP 6 clear error register */
#define DMA0_RP6_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441134Cu)
/** Alias (User Manual Name) for DMA0_RP6_CLRE */
#define DMA0_CLRE6 (DMA0_RP6_CLRE)

/** \brief 1380, RP 7 write access enable register A */
#define DMA0_RP7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411380u)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_WRA */
#define DMA0_ACCENRP7WRA (DMA0_RP7_ACCEN_WRA)

/** \brief 1384, RP 7 write access enable register B */
#define DMA0_RP7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411384u)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_WRB */
#define DMA0_ACCENRP7WRB (DMA0_RP7_ACCEN_WRB)

/** \brief 1388, RP 7 read access enable register A */
#define DMA0_RP7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411388u)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_RDA */
#define DMA0_ACCENRP7RDA (DMA0_RP7_ACCEN_RDA)

/** \brief 138C, RP 7 read access enable register B */
#define DMA0_RP7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441138Cu)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_RDB */
#define DMA0_ACCENRP7RDB (DMA0_RP7_ACCEN_RDB)

/** \brief 1390, RP 7 VM access enable register */
#define DMA0_RP7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411390u)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_VM */
#define DMA0_ACCENRP7VM (DMA0_RP7_ACCEN_VM)

/** \brief 1394, RP 7 PRS access enable register */
#define DMA0_RP7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411394u)
/** Alias (User Manual Name) for DMA0_RP7_ACCEN_PRS */
#define DMA0_ACCENRP7PRS (DMA0_RP7_ACCEN_PRS)

/** \brief 13A0, PROT register RP 7 */
#define DMA0_RP7_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44113A0u)
/** Alias (User Manual Name) for DMA0_RP7_PROT */
#define DMA0_PROTRP7 (DMA0_RP7_PROT)

/** \brief 13B0, RP 7 mode register */
#define DMA0_RP7_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44113B0u)
/** Alias (User Manual Name) for DMA0_RP7_MODE */
#define DMA0_MODE7 (DMA0_RP7_MODE)

/** \brief 13B8, RP 7 pattern read register 0 */
#define DMA0_RP7_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44113B8u)
/** Alias (User Manual Name) for DMA0_RP7_PRRA */
#define DMA0_PRRA7 (DMA0_RP7_PRRA)

/** \brief 13BC, RP 7 pattern read register 1 */
#define DMA0_RP7_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44113BCu)
/** Alias (User Manual Name) for DMA0_RP7_PRRB */
#define DMA0_PRRB7 (DMA0_RP7_PRRB)

/** \brief 13C0, RP 7 error interrupt set register */
#define DMA0_RP7_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44113C0u)
/** Alias (User Manual Name) for DMA0_RP7_ERRINTR */
#define DMA0_ERRINTR7 (DMA0_RP7_ERRINTR)

/** \brief 13C4, RP 7 enable error register */
#define DMA0_RP7_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44113C4u)
/** Alias (User Manual Name) for DMA0_RP7_EER */
#define DMA0_EER7 (DMA0_RP7_EER)

/** \brief 13C8, RP 7 error status register */
#define DMA0_RP7_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44113C8u)
/** Alias (User Manual Name) for DMA0_RP7_ERRSR */
#define DMA0_ERRSR7 (DMA0_RP7_ERRSR)

/** \brief 13CC, RP 7 clear error register */
#define DMA0_RP7_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44113CCu)
/** Alias (User Manual Name) for DMA0_RP7_CLRE */
#define DMA0_CLRE7 (DMA0_RP7_CLRE)

/** \brief 1400, RP 8 write access enable register A */
#define DMA0_RP8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411400u)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_WRA */
#define DMA0_ACCENRP8WRA (DMA0_RP8_ACCEN_WRA)

/** \brief 1404, RP 8 write access enable register B */
#define DMA0_RP8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411404u)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_WRB */
#define DMA0_ACCENRP8WRB (DMA0_RP8_ACCEN_WRB)

/** \brief 1408, RP 8 read access enable register A */
#define DMA0_RP8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411408u)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_RDA */
#define DMA0_ACCENRP8RDA (DMA0_RP8_ACCEN_RDA)

/** \brief 140C, RP 8 read access enable register B */
#define DMA0_RP8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441140Cu)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_RDB */
#define DMA0_ACCENRP8RDB (DMA0_RP8_ACCEN_RDB)

/** \brief 1410, RP 8 VM access enable register */
#define DMA0_RP8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411410u)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_VM */
#define DMA0_ACCENRP8VM (DMA0_RP8_ACCEN_VM)

/** \brief 1414, RP 8 PRS access enable register */
#define DMA0_RP8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411414u)
/** Alias (User Manual Name) for DMA0_RP8_ACCEN_PRS */
#define DMA0_ACCENRP8PRS (DMA0_RP8_ACCEN_PRS)

/** \brief 1420, PROT register RP 8 */
#define DMA0_RP8_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411420u)
/** Alias (User Manual Name) for DMA0_RP8_PROT */
#define DMA0_PROTRP8 (DMA0_RP8_PROT)

/** \brief 1430, RP 8 mode register */
#define DMA0_RP8_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411430u)
/** Alias (User Manual Name) for DMA0_RP8_MODE */
#define DMA0_MODE8 (DMA0_RP8_MODE)

/** \brief 1438, RP 8 pattern read register 0 */
#define DMA0_RP8_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411438u)
/** Alias (User Manual Name) for DMA0_RP8_PRRA */
#define DMA0_PRRA8 (DMA0_RP8_PRRA)

/** \brief 143C, RP 8 pattern read register 1 */
#define DMA0_RP8_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441143Cu)
/** Alias (User Manual Name) for DMA0_RP8_PRRB */
#define DMA0_PRRB8 (DMA0_RP8_PRRB)

/** \brief 1440, RP 8 error interrupt set register */
#define DMA0_RP8_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411440u)
/** Alias (User Manual Name) for DMA0_RP8_ERRINTR */
#define DMA0_ERRINTR8 (DMA0_RP8_ERRINTR)

/** \brief 1444, RP 8 enable error register */
#define DMA0_RP8_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411444u)
/** Alias (User Manual Name) for DMA0_RP8_EER */
#define DMA0_EER8 (DMA0_RP8_EER)

/** \brief 1448, RP 8 error status register */
#define DMA0_RP8_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411448u)
/** Alias (User Manual Name) for DMA0_RP8_ERRSR */
#define DMA0_ERRSR8 (DMA0_RP8_ERRSR)

/** \brief 144C, RP 8 clear error register */
#define DMA0_RP8_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441144Cu)
/** Alias (User Manual Name) for DMA0_RP8_CLRE */
#define DMA0_CLRE8 (DMA0_RP8_CLRE)

/** \brief 1480, RP 9 write access enable register A */
#define DMA0_RP9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411480u)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_WRA */
#define DMA0_ACCENRP9WRA (DMA0_RP9_ACCEN_WRA)

/** \brief 1484, RP 9 write access enable register B */
#define DMA0_RP9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411484u)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_WRB */
#define DMA0_ACCENRP9WRB (DMA0_RP9_ACCEN_WRB)

/** \brief 1488, RP 9 read access enable register A */
#define DMA0_RP9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411488u)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_RDA */
#define DMA0_ACCENRP9RDA (DMA0_RP9_ACCEN_RDA)

/** \brief 148C, RP 9 read access enable register B */
#define DMA0_RP9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441148Cu)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_RDB */
#define DMA0_ACCENRP9RDB (DMA0_RP9_ACCEN_RDB)

/** \brief 1490, RP 9 VM access enable register */
#define DMA0_RP9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411490u)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_VM */
#define DMA0_ACCENRP9VM (DMA0_RP9_ACCEN_VM)

/** \brief 1494, RP 9 PRS access enable register */
#define DMA0_RP9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411494u)
/** Alias (User Manual Name) for DMA0_RP9_ACCEN_PRS */
#define DMA0_ACCENRP9PRS (DMA0_RP9_ACCEN_PRS)

/** \brief 14A0, PROT register RP 9 */
#define DMA0_RP9_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44114A0u)
/** Alias (User Manual Name) for DMA0_RP9_PROT */
#define DMA0_PROTRP9 (DMA0_RP9_PROT)

/** \brief 14B0, RP 9 mode register */
#define DMA0_RP9_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44114B0u)
/** Alias (User Manual Name) for DMA0_RP9_MODE */
#define DMA0_MODE9 (DMA0_RP9_MODE)

/** \brief 14B8, RP 9 pattern read register 0 */
#define DMA0_RP9_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44114B8u)
/** Alias (User Manual Name) for DMA0_RP9_PRRA */
#define DMA0_PRRA9 (DMA0_RP9_PRRA)

/** \brief 14BC, RP 9 pattern read register 1 */
#define DMA0_RP9_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44114BCu)
/** Alias (User Manual Name) for DMA0_RP9_PRRB */
#define DMA0_PRRB9 (DMA0_RP9_PRRB)

/** \brief 14C0, RP 9 error interrupt set register */
#define DMA0_RP9_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44114C0u)
/** Alias (User Manual Name) for DMA0_RP9_ERRINTR */
#define DMA0_ERRINTR9 (DMA0_RP9_ERRINTR)

/** \brief 14C4, RP 9 enable error register */
#define DMA0_RP9_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44114C4u)
/** Alias (User Manual Name) for DMA0_RP9_EER */
#define DMA0_EER9 (DMA0_RP9_EER)

/** \brief 14C8, RP 9 error status register */
#define DMA0_RP9_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44114C8u)
/** Alias (User Manual Name) for DMA0_RP9_ERRSR */
#define DMA0_ERRSR9 (DMA0_RP9_ERRSR)

/** \brief 14CC, RP 9 clear error register */
#define DMA0_RP9_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44114CCu)
/** Alias (User Manual Name) for DMA0_RP9_CLRE */
#define DMA0_CLRE9 (DMA0_RP9_CLRE)

/** \brief 1500, RP 10 write access enable register A */
#define DMA0_RP10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411500u)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_WRA */
#define DMA0_ACCENRP10WRA (DMA0_RP10_ACCEN_WRA)

/** \brief 1504, RP 10 write access enable register B */
#define DMA0_RP10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411504u)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_WRB */
#define DMA0_ACCENRP10WRB (DMA0_RP10_ACCEN_WRB)

/** \brief 1508, RP 10 read access enable register A */
#define DMA0_RP10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411508u)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_RDA */
#define DMA0_ACCENRP10RDA (DMA0_RP10_ACCEN_RDA)

/** \brief 150C, RP 10 read access enable register B */
#define DMA0_RP10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441150Cu)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_RDB */
#define DMA0_ACCENRP10RDB (DMA0_RP10_ACCEN_RDB)

/** \brief 1510, RP 10 VM access enable register */
#define DMA0_RP10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411510u)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_VM */
#define DMA0_ACCENRP10VM (DMA0_RP10_ACCEN_VM)

/** \brief 1514, RP 10 PRS access enable register */
#define DMA0_RP10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411514u)
/** Alias (User Manual Name) for DMA0_RP10_ACCEN_PRS */
#define DMA0_ACCENRP10PRS (DMA0_RP10_ACCEN_PRS)

/** \brief 1520, PROT register RP 10 */
#define DMA0_RP10_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411520u)
/** Alias (User Manual Name) for DMA0_RP10_PROT */
#define DMA0_PROTRP10 (DMA0_RP10_PROT)

/** \brief 1530, RP 10 mode register */
#define DMA0_RP10_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411530u)
/** Alias (User Manual Name) for DMA0_RP10_MODE */
#define DMA0_MODE10 (DMA0_RP10_MODE)

/** \brief 1538, RP 10 pattern read register 0 */
#define DMA0_RP10_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411538u)
/** Alias (User Manual Name) for DMA0_RP10_PRRA */
#define DMA0_PRRA10 (DMA0_RP10_PRRA)

/** \brief 153C, RP 10 pattern read register 1 */
#define DMA0_RP10_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441153Cu)
/** Alias (User Manual Name) for DMA0_RP10_PRRB */
#define DMA0_PRRB10 (DMA0_RP10_PRRB)

/** \brief 1540, RP 10 error interrupt set register */
#define DMA0_RP10_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411540u)
/** Alias (User Manual Name) for DMA0_RP10_ERRINTR */
#define DMA0_ERRINTR10 (DMA0_RP10_ERRINTR)

/** \brief 1544, RP 10 enable error register */
#define DMA0_RP10_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411544u)
/** Alias (User Manual Name) for DMA0_RP10_EER */
#define DMA0_EER10 (DMA0_RP10_EER)

/** \brief 1548, RP 10 error status register */
#define DMA0_RP10_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411548u)
/** Alias (User Manual Name) for DMA0_RP10_ERRSR */
#define DMA0_ERRSR10 (DMA0_RP10_ERRSR)

/** \brief 154C, RP 10 clear error register */
#define DMA0_RP10_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441154Cu)
/** Alias (User Manual Name) for DMA0_RP10_CLRE */
#define DMA0_CLRE10 (DMA0_RP10_CLRE)

/** \brief 1580, RP 11 write access enable register A */
#define DMA0_RP11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411580u)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_WRA */
#define DMA0_ACCENRP11WRA (DMA0_RP11_ACCEN_WRA)

/** \brief 1584, RP 11 write access enable register B */
#define DMA0_RP11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411584u)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_WRB */
#define DMA0_ACCENRP11WRB (DMA0_RP11_ACCEN_WRB)

/** \brief 1588, RP 11 read access enable register A */
#define DMA0_RP11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411588u)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_RDA */
#define DMA0_ACCENRP11RDA (DMA0_RP11_ACCEN_RDA)

/** \brief 158C, RP 11 read access enable register B */
#define DMA0_RP11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441158Cu)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_RDB */
#define DMA0_ACCENRP11RDB (DMA0_RP11_ACCEN_RDB)

/** \brief 1590, RP 11 VM access enable register */
#define DMA0_RP11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411590u)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_VM */
#define DMA0_ACCENRP11VM (DMA0_RP11_ACCEN_VM)

/** \brief 1594, RP 11 PRS access enable register */
#define DMA0_RP11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411594u)
/** Alias (User Manual Name) for DMA0_RP11_ACCEN_PRS */
#define DMA0_ACCENRP11PRS (DMA0_RP11_ACCEN_PRS)

/** \brief 15A0, PROT register RP 11 */
#define DMA0_RP11_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44115A0u)
/** Alias (User Manual Name) for DMA0_RP11_PROT */
#define DMA0_PROTRP11 (DMA0_RP11_PROT)

/** \brief 15B0, RP 11 mode register */
#define DMA0_RP11_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44115B0u)
/** Alias (User Manual Name) for DMA0_RP11_MODE */
#define DMA0_MODE11 (DMA0_RP11_MODE)

/** \brief 15B8, RP 11 pattern read register 0 */
#define DMA0_RP11_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44115B8u)
/** Alias (User Manual Name) for DMA0_RP11_PRRA */
#define DMA0_PRRA11 (DMA0_RP11_PRRA)

/** \brief 15BC, RP 11 pattern read register 1 */
#define DMA0_RP11_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44115BCu)
/** Alias (User Manual Name) for DMA0_RP11_PRRB */
#define DMA0_PRRB11 (DMA0_RP11_PRRB)

/** \brief 15C0, RP 11 error interrupt set register */
#define DMA0_RP11_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44115C0u)
/** Alias (User Manual Name) for DMA0_RP11_ERRINTR */
#define DMA0_ERRINTR11 (DMA0_RP11_ERRINTR)

/** \brief 15C4, RP 11 enable error register */
#define DMA0_RP11_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44115C4u)
/** Alias (User Manual Name) for DMA0_RP11_EER */
#define DMA0_EER11 (DMA0_RP11_EER)

/** \brief 15C8, RP 11 error status register */
#define DMA0_RP11_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44115C8u)
/** Alias (User Manual Name) for DMA0_RP11_ERRSR */
#define DMA0_ERRSR11 (DMA0_RP11_ERRSR)

/** \brief 15CC, RP 11 clear error register */
#define DMA0_RP11_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44115CCu)
/** Alias (User Manual Name) for DMA0_RP11_CLRE */
#define DMA0_CLRE11 (DMA0_RP11_CLRE)

/** \brief 1600, RP 12 write access enable register A */
#define DMA0_RP12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411600u)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_WRA */
#define DMA0_ACCENRP12WRA (DMA0_RP12_ACCEN_WRA)

/** \brief 1604, RP 12 write access enable register B */
#define DMA0_RP12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411604u)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_WRB */
#define DMA0_ACCENRP12WRB (DMA0_RP12_ACCEN_WRB)

/** \brief 1608, RP 12 read access enable register A */
#define DMA0_RP12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411608u)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_RDA */
#define DMA0_ACCENRP12RDA (DMA0_RP12_ACCEN_RDA)

/** \brief 160C, RP 12 read access enable register B */
#define DMA0_RP12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441160Cu)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_RDB */
#define DMA0_ACCENRP12RDB (DMA0_RP12_ACCEN_RDB)

/** \brief 1610, RP 12 VM access enable register */
#define DMA0_RP12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411610u)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_VM */
#define DMA0_ACCENRP12VM (DMA0_RP12_ACCEN_VM)

/** \brief 1614, RP 12 PRS access enable register */
#define DMA0_RP12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411614u)
/** Alias (User Manual Name) for DMA0_RP12_ACCEN_PRS */
#define DMA0_ACCENRP12PRS (DMA0_RP12_ACCEN_PRS)

/** \brief 1620, PROT register RP 12 */
#define DMA0_RP12_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411620u)
/** Alias (User Manual Name) for DMA0_RP12_PROT */
#define DMA0_PROTRP12 (DMA0_RP12_PROT)

/** \brief 1630, RP 12 mode register */
#define DMA0_RP12_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411630u)
/** Alias (User Manual Name) for DMA0_RP12_MODE */
#define DMA0_MODE12 (DMA0_RP12_MODE)

/** \brief 1638, RP 12 pattern read register 0 */
#define DMA0_RP12_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411638u)
/** Alias (User Manual Name) for DMA0_RP12_PRRA */
#define DMA0_PRRA12 (DMA0_RP12_PRRA)

/** \brief 163C, RP 12 pattern read register 1 */
#define DMA0_RP12_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441163Cu)
/** Alias (User Manual Name) for DMA0_RP12_PRRB */
#define DMA0_PRRB12 (DMA0_RP12_PRRB)

/** \brief 1640, RP 12 error interrupt set register */
#define DMA0_RP12_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411640u)
/** Alias (User Manual Name) for DMA0_RP12_ERRINTR */
#define DMA0_ERRINTR12 (DMA0_RP12_ERRINTR)

/** \brief 1644, RP 12 enable error register */
#define DMA0_RP12_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411644u)
/** Alias (User Manual Name) for DMA0_RP12_EER */
#define DMA0_EER12 (DMA0_RP12_EER)

/** \brief 1648, RP 12 error status register */
#define DMA0_RP12_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411648u)
/** Alias (User Manual Name) for DMA0_RP12_ERRSR */
#define DMA0_ERRSR12 (DMA0_RP12_ERRSR)

/** \brief 164C, RP 12 clear error register */
#define DMA0_RP12_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441164Cu)
/** Alias (User Manual Name) for DMA0_RP12_CLRE */
#define DMA0_CLRE12 (DMA0_RP12_CLRE)

/** \brief 1680, RP 13 write access enable register A */
#define DMA0_RP13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411680u)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_WRA */
#define DMA0_ACCENRP13WRA (DMA0_RP13_ACCEN_WRA)

/** \brief 1684, RP 13 write access enable register B */
#define DMA0_RP13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411684u)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_WRB */
#define DMA0_ACCENRP13WRB (DMA0_RP13_ACCEN_WRB)

/** \brief 1688, RP 13 read access enable register A */
#define DMA0_RP13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411688u)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_RDA */
#define DMA0_ACCENRP13RDA (DMA0_RP13_ACCEN_RDA)

/** \brief 168C, RP 13 read access enable register B */
#define DMA0_RP13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441168Cu)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_RDB */
#define DMA0_ACCENRP13RDB (DMA0_RP13_ACCEN_RDB)

/** \brief 1690, RP 13 VM access enable register */
#define DMA0_RP13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411690u)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_VM */
#define DMA0_ACCENRP13VM (DMA0_RP13_ACCEN_VM)

/** \brief 1694, RP 13 PRS access enable register */
#define DMA0_RP13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411694u)
/** Alias (User Manual Name) for DMA0_RP13_ACCEN_PRS */
#define DMA0_ACCENRP13PRS (DMA0_RP13_ACCEN_PRS)

/** \brief 16A0, PROT register RP 13 */
#define DMA0_RP13_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44116A0u)
/** Alias (User Manual Name) for DMA0_RP13_PROT */
#define DMA0_PROTRP13 (DMA0_RP13_PROT)

/** \brief 16B0, RP 13 mode register */
#define DMA0_RP13_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44116B0u)
/** Alias (User Manual Name) for DMA0_RP13_MODE */
#define DMA0_MODE13 (DMA0_RP13_MODE)

/** \brief 16B8, RP 13 pattern read register 0 */
#define DMA0_RP13_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44116B8u)
/** Alias (User Manual Name) for DMA0_RP13_PRRA */
#define DMA0_PRRA13 (DMA0_RP13_PRRA)

/** \brief 16BC, RP 13 pattern read register 1 */
#define DMA0_RP13_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44116BCu)
/** Alias (User Manual Name) for DMA0_RP13_PRRB */
#define DMA0_PRRB13 (DMA0_RP13_PRRB)

/** \brief 16C0, RP 13 error interrupt set register */
#define DMA0_RP13_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44116C0u)
/** Alias (User Manual Name) for DMA0_RP13_ERRINTR */
#define DMA0_ERRINTR13 (DMA0_RP13_ERRINTR)

/** \brief 16C4, RP 13 enable error register */
#define DMA0_RP13_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44116C4u)
/** Alias (User Manual Name) for DMA0_RP13_EER */
#define DMA0_EER13 (DMA0_RP13_EER)

/** \brief 16C8, RP 13 error status register */
#define DMA0_RP13_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44116C8u)
/** Alias (User Manual Name) for DMA0_RP13_ERRSR */
#define DMA0_ERRSR13 (DMA0_RP13_ERRSR)

/** \brief 16CC, RP 13 clear error register */
#define DMA0_RP13_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44116CCu)
/** Alias (User Manual Name) for DMA0_RP13_CLRE */
#define DMA0_CLRE13 (DMA0_RP13_CLRE)

/** \brief 1700, RP 14 write access enable register A */
#define DMA0_RP14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411700u)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_WRA */
#define DMA0_ACCENRP14WRA (DMA0_RP14_ACCEN_WRA)

/** \brief 1704, RP 14 write access enable register B */
#define DMA0_RP14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411704u)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_WRB */
#define DMA0_ACCENRP14WRB (DMA0_RP14_ACCEN_WRB)

/** \brief 1708, RP 14 read access enable register A */
#define DMA0_RP14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411708u)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_RDA */
#define DMA0_ACCENRP14RDA (DMA0_RP14_ACCEN_RDA)

/** \brief 170C, RP 14 read access enable register B */
#define DMA0_RP14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441170Cu)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_RDB */
#define DMA0_ACCENRP14RDB (DMA0_RP14_ACCEN_RDB)

/** \brief 1710, RP 14 VM access enable register */
#define DMA0_RP14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411710u)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_VM */
#define DMA0_ACCENRP14VM (DMA0_RP14_ACCEN_VM)

/** \brief 1714, RP 14 PRS access enable register */
#define DMA0_RP14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411714u)
/** Alias (User Manual Name) for DMA0_RP14_ACCEN_PRS */
#define DMA0_ACCENRP14PRS (DMA0_RP14_ACCEN_PRS)

/** \brief 1720, PROT register RP 14 */
#define DMA0_RP14_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4411720u)
/** Alias (User Manual Name) for DMA0_RP14_PROT */
#define DMA0_PROTRP14 (DMA0_RP14_PROT)

/** \brief 1730, RP 14 mode register */
#define DMA0_RP14_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4411730u)
/** Alias (User Manual Name) for DMA0_RP14_MODE */
#define DMA0_MODE14 (DMA0_RP14_MODE)

/** \brief 1738, RP 14 pattern read register 0 */
#define DMA0_RP14_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4411738u)
/** Alias (User Manual Name) for DMA0_RP14_PRRA */
#define DMA0_PRRA14 (DMA0_RP14_PRRA)

/** \brief 173C, RP 14 pattern read register 1 */
#define DMA0_RP14_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441173Cu)
/** Alias (User Manual Name) for DMA0_RP14_PRRB */
#define DMA0_PRRB14 (DMA0_RP14_PRRB)

/** \brief 1740, RP 14 error interrupt set register */
#define DMA0_RP14_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4411740u)
/** Alias (User Manual Name) for DMA0_RP14_ERRINTR */
#define DMA0_ERRINTR14 (DMA0_RP14_ERRINTR)

/** \brief 1744, RP 14 enable error register */
#define DMA0_RP14_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4411744u)
/** Alias (User Manual Name) for DMA0_RP14_EER */
#define DMA0_EER14 (DMA0_RP14_EER)

/** \brief 1748, RP 14 error status register */
#define DMA0_RP14_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4411748u)
/** Alias (User Manual Name) for DMA0_RP14_ERRSR */
#define DMA0_ERRSR14 (DMA0_RP14_ERRSR)

/** \brief 174C, RP 14 clear error register */
#define DMA0_RP14_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441174Cu)
/** Alias (User Manual Name) for DMA0_RP14_CLRE */
#define DMA0_CLRE14 (DMA0_RP14_CLRE)

/** \brief 1780, RP 15 write access enable register A */
#define DMA0_RP15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4411780u)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_WRA */
#define DMA0_ACCENRP15WRA (DMA0_RP15_ACCEN_WRA)

/** \brief 1784, RP 15 write access enable register B */
#define DMA0_RP15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4411784u)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_WRB */
#define DMA0_ACCENRP15WRB (DMA0_RP15_ACCEN_WRB)

/** \brief 1788, RP 15 read access enable register A */
#define DMA0_RP15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4411788u)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_RDA */
#define DMA0_ACCENRP15RDA (DMA0_RP15_ACCEN_RDA)

/** \brief 178C, RP 15 read access enable register B */
#define DMA0_RP15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441178Cu)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_RDB */
#define DMA0_ACCENRP15RDB (DMA0_RP15_ACCEN_RDB)

/** \brief 1790, RP 15 VM access enable register */
#define DMA0_RP15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4411790u)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_VM */
#define DMA0_ACCENRP15VM (DMA0_RP15_ACCEN_VM)

/** \brief 1794, RP 15 PRS access enable register */
#define DMA0_RP15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4411794u)
/** Alias (User Manual Name) for DMA0_RP15_ACCEN_PRS */
#define DMA0_ACCENRP15PRS (DMA0_RP15_ACCEN_PRS)

/** \brief 17A0, PROT register RP 15 */
#define DMA0_RP15_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44117A0u)
/** Alias (User Manual Name) for DMA0_RP15_PROT */
#define DMA0_PROTRP15 (DMA0_RP15_PROT)

/** \brief 17B0, RP 15 mode register */
#define DMA0_RP15_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44117B0u)
/** Alias (User Manual Name) for DMA0_RP15_MODE */
#define DMA0_MODE15 (DMA0_RP15_MODE)

/** \brief 17B8, RP 15 pattern read register 0 */
#define DMA0_RP15_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44117B8u)
/** Alias (User Manual Name) for DMA0_RP15_PRRA */
#define DMA0_PRRA15 (DMA0_RP15_PRRA)

/** \brief 17BC, RP 15 pattern read register 1 */
#define DMA0_RP15_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44117BCu)
/** Alias (User Manual Name) for DMA0_RP15_PRRB */
#define DMA0_PRRB15 (DMA0_RP15_PRRB)

/** \brief 17C0, RP 15 error interrupt set register */
#define DMA0_RP15_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44117C0u)
/** Alias (User Manual Name) for DMA0_RP15_ERRINTR */
#define DMA0_ERRINTR15 (DMA0_RP15_ERRINTR)

/** \brief 17C4, RP 15 enable error register */
#define DMA0_RP15_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44117C4u)
/** Alias (User Manual Name) for DMA0_RP15_EER */
#define DMA0_EER15 (DMA0_RP15_EER)

/** \brief 17C8, RP 15 error status register */
#define DMA0_RP15_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44117C8u)
/** Alias (User Manual Name) for DMA0_RP15_ERRSR */
#define DMA0_ERRSR15 (DMA0_RP15_ERRSR)

/** \brief 17CC, RP 15 clear error register */
#define DMA0_RP15_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44117CCu)
/** Alias (User Manual Name) for DMA0_RP15_CLRE */
#define DMA0_CLRE15 (DMA0_RP15_CLRE)

/** \brief 1800, DMA channel 000 resource partition assignment register */
#define DMA0_HRR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411800u)
/** Alias (User Manual Name) for DMA0_HRR0 */
#define DMA0_HRR000 (DMA0_HRR0)

/** \brief 1804, DMA channel 001 resource partition assignment register */
#define DMA0_HRR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411804u)
/** Alias (User Manual Name) for DMA0_HRR1 */
#define DMA0_HRR001 (DMA0_HRR1)

/** \brief 1808, DMA channel 002 resource partition assignment register */
#define DMA0_HRR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411808u)
/** Alias (User Manual Name) for DMA0_HRR2 */
#define DMA0_HRR002 (DMA0_HRR2)

/** \brief 180C, DMA channel 003 resource partition assignment register */
#define DMA0_HRR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441180Cu)
/** Alias (User Manual Name) for DMA0_HRR3 */
#define DMA0_HRR003 (DMA0_HRR3)

/** \brief 1810, DMA channel 004 resource partition assignment register */
#define DMA0_HRR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411810u)
/** Alias (User Manual Name) for DMA0_HRR4 */
#define DMA0_HRR004 (DMA0_HRR4)

/** \brief 1814, DMA channel 005 resource partition assignment register */
#define DMA0_HRR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411814u)
/** Alias (User Manual Name) for DMA0_HRR5 */
#define DMA0_HRR005 (DMA0_HRR5)

/** \brief 1818, DMA channel 006 resource partition assignment register */
#define DMA0_HRR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411818u)
/** Alias (User Manual Name) for DMA0_HRR6 */
#define DMA0_HRR006 (DMA0_HRR6)

/** \brief 181C, DMA channel 007 resource partition assignment register */
#define DMA0_HRR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441181Cu)
/** Alias (User Manual Name) for DMA0_HRR7 */
#define DMA0_HRR007 (DMA0_HRR7)

/** \brief 1820, DMA channel 008 resource partition assignment register */
#define DMA0_HRR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411820u)
/** Alias (User Manual Name) for DMA0_HRR8 */
#define DMA0_HRR008 (DMA0_HRR8)

/** \brief 1824, DMA channel 009 resource partition assignment register */
#define DMA0_HRR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411824u)
/** Alias (User Manual Name) for DMA0_HRR9 */
#define DMA0_HRR009 (DMA0_HRR9)

/** \brief 1828, DMA channel 010 resource partition assignment register */
#define DMA0_HRR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411828u)
/** Alias (User Manual Name) for DMA0_HRR10 */
#define DMA0_HRR010 (DMA0_HRR10)

/** \brief 182C, DMA channel 011 resource partition assignment register */
#define DMA0_HRR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441182Cu)
/** Alias (User Manual Name) for DMA0_HRR11 */
#define DMA0_HRR011 (DMA0_HRR11)

/** \brief 1830, DMA channel 012 resource partition assignment register */
#define DMA0_HRR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411830u)
/** Alias (User Manual Name) for DMA0_HRR12 */
#define DMA0_HRR012 (DMA0_HRR12)

/** \brief 1834, DMA channel 013 resource partition assignment register */
#define DMA0_HRR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411834u)
/** Alias (User Manual Name) for DMA0_HRR13 */
#define DMA0_HRR013 (DMA0_HRR13)

/** \brief 1838, DMA channel 014 resource partition assignment register */
#define DMA0_HRR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411838u)
/** Alias (User Manual Name) for DMA0_HRR14 */
#define DMA0_HRR014 (DMA0_HRR14)

/** \brief 183C, DMA channel 015 resource partition assignment register */
#define DMA0_HRR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441183Cu)
/** Alias (User Manual Name) for DMA0_HRR15 */
#define DMA0_HRR015 (DMA0_HRR15)

/** \brief 1840, DMA channel 016 resource partition assignment register */
#define DMA0_HRR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411840u)
/** Alias (User Manual Name) for DMA0_HRR16 */
#define DMA0_HRR016 (DMA0_HRR16)

/** \brief 1844, DMA channel 017 resource partition assignment register */
#define DMA0_HRR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411844u)
/** Alias (User Manual Name) for DMA0_HRR17 */
#define DMA0_HRR017 (DMA0_HRR17)

/** \brief 1848, DMA channel 018 resource partition assignment register */
#define DMA0_HRR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411848u)
/** Alias (User Manual Name) for DMA0_HRR18 */
#define DMA0_HRR018 (DMA0_HRR18)

/** \brief 184C, DMA channel 019 resource partition assignment register */
#define DMA0_HRR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441184Cu)
/** Alias (User Manual Name) for DMA0_HRR19 */
#define DMA0_HRR019 (DMA0_HRR19)

/** \brief 1850, DMA channel 020 resource partition assignment register */
#define DMA0_HRR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411850u)
/** Alias (User Manual Name) for DMA0_HRR20 */
#define DMA0_HRR020 (DMA0_HRR20)

/** \brief 1854, DMA channel 021 resource partition assignment register */
#define DMA0_HRR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411854u)
/** Alias (User Manual Name) for DMA0_HRR21 */
#define DMA0_HRR021 (DMA0_HRR21)

/** \brief 1858, DMA channel 022 resource partition assignment register */
#define DMA0_HRR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411858u)
/** Alias (User Manual Name) for DMA0_HRR22 */
#define DMA0_HRR022 (DMA0_HRR22)

/** \brief 185C, DMA channel 023 resource partition assignment register */
#define DMA0_HRR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441185Cu)
/** Alias (User Manual Name) for DMA0_HRR23 */
#define DMA0_HRR023 (DMA0_HRR23)

/** \brief 1860, DMA channel 024 resource partition assignment register */
#define DMA0_HRR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411860u)
/** Alias (User Manual Name) for DMA0_HRR24 */
#define DMA0_HRR024 (DMA0_HRR24)

/** \brief 1864, DMA channel 025 resource partition assignment register */
#define DMA0_HRR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411864u)
/** Alias (User Manual Name) for DMA0_HRR25 */
#define DMA0_HRR025 (DMA0_HRR25)

/** \brief 1868, DMA channel 026 resource partition assignment register */
#define DMA0_HRR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411868u)
/** Alias (User Manual Name) for DMA0_HRR26 */
#define DMA0_HRR026 (DMA0_HRR26)

/** \brief 186C, DMA channel 027 resource partition assignment register */
#define DMA0_HRR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441186Cu)
/** Alias (User Manual Name) for DMA0_HRR27 */
#define DMA0_HRR027 (DMA0_HRR27)

/** \brief 1870, DMA channel 028 resource partition assignment register */
#define DMA0_HRR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411870u)
/** Alias (User Manual Name) for DMA0_HRR28 */
#define DMA0_HRR028 (DMA0_HRR28)

/** \brief 1874, DMA channel 029 resource partition assignment register */
#define DMA0_HRR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411874u)
/** Alias (User Manual Name) for DMA0_HRR29 */
#define DMA0_HRR029 (DMA0_HRR29)

/** \brief 1878, DMA channel 030 resource partition assignment register */
#define DMA0_HRR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411878u)
/** Alias (User Manual Name) for DMA0_HRR30 */
#define DMA0_HRR030 (DMA0_HRR30)

/** \brief 187C, DMA channel 031 resource partition assignment register */
#define DMA0_HRR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441187Cu)
/** Alias (User Manual Name) for DMA0_HRR31 */
#define DMA0_HRR031 (DMA0_HRR31)

/** \brief 1880, DMA channel 032 resource partition assignment register */
#define DMA0_HRR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411880u)
/** Alias (User Manual Name) for DMA0_HRR32 */
#define DMA0_HRR032 (DMA0_HRR32)

/** \brief 1884, DMA channel 033 resource partition assignment register */
#define DMA0_HRR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411884u)
/** Alias (User Manual Name) for DMA0_HRR33 */
#define DMA0_HRR033 (DMA0_HRR33)

/** \brief 1888, DMA channel 034 resource partition assignment register */
#define DMA0_HRR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411888u)
/** Alias (User Manual Name) for DMA0_HRR34 */
#define DMA0_HRR034 (DMA0_HRR34)

/** \brief 188C, DMA channel 035 resource partition assignment register */
#define DMA0_HRR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441188Cu)
/** Alias (User Manual Name) for DMA0_HRR35 */
#define DMA0_HRR035 (DMA0_HRR35)

/** \brief 1890, DMA channel 036 resource partition assignment register */
#define DMA0_HRR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411890u)
/** Alias (User Manual Name) for DMA0_HRR36 */
#define DMA0_HRR036 (DMA0_HRR36)

/** \brief 1894, DMA channel 037 resource partition assignment register */
#define DMA0_HRR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411894u)
/** Alias (User Manual Name) for DMA0_HRR37 */
#define DMA0_HRR037 (DMA0_HRR37)

/** \brief 1898, DMA channel 038 resource partition assignment register */
#define DMA0_HRR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411898u)
/** Alias (User Manual Name) for DMA0_HRR38 */
#define DMA0_HRR038 (DMA0_HRR38)

/** \brief 189C, DMA channel 039 resource partition assignment register */
#define DMA0_HRR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441189Cu)
/** Alias (User Manual Name) for DMA0_HRR39 */
#define DMA0_HRR039 (DMA0_HRR39)

/** \brief 18A0, DMA channel 040 resource partition assignment register */
#define DMA0_HRR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118A0u)
/** Alias (User Manual Name) for DMA0_HRR40 */
#define DMA0_HRR040 (DMA0_HRR40)

/** \brief 18A4, DMA channel 041 resource partition assignment register */
#define DMA0_HRR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118A4u)
/** Alias (User Manual Name) for DMA0_HRR41 */
#define DMA0_HRR041 (DMA0_HRR41)

/** \brief 18A8, DMA channel 042 resource partition assignment register */
#define DMA0_HRR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118A8u)
/** Alias (User Manual Name) for DMA0_HRR42 */
#define DMA0_HRR042 (DMA0_HRR42)

/** \brief 18AC, DMA channel 043 resource partition assignment register */
#define DMA0_HRR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118ACu)
/** Alias (User Manual Name) for DMA0_HRR43 */
#define DMA0_HRR043 (DMA0_HRR43)

/** \brief 18B0, DMA channel 044 resource partition assignment register */
#define DMA0_HRR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118B0u)
/** Alias (User Manual Name) for DMA0_HRR44 */
#define DMA0_HRR044 (DMA0_HRR44)

/** \brief 18B4, DMA channel 045 resource partition assignment register */
#define DMA0_HRR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118B4u)
/** Alias (User Manual Name) for DMA0_HRR45 */
#define DMA0_HRR045 (DMA0_HRR45)

/** \brief 18B8, DMA channel 046 resource partition assignment register */
#define DMA0_HRR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118B8u)
/** Alias (User Manual Name) for DMA0_HRR46 */
#define DMA0_HRR046 (DMA0_HRR46)

/** \brief 18BC, DMA channel 047 resource partition assignment register */
#define DMA0_HRR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118BCu)
/** Alias (User Manual Name) for DMA0_HRR47 */
#define DMA0_HRR047 (DMA0_HRR47)

/** \brief 18C0, DMA channel 048 resource partition assignment register */
#define DMA0_HRR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118C0u)
/** Alias (User Manual Name) for DMA0_HRR48 */
#define DMA0_HRR048 (DMA0_HRR48)

/** \brief 18C4, DMA channel 049 resource partition assignment register */
#define DMA0_HRR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118C4u)
/** Alias (User Manual Name) for DMA0_HRR49 */
#define DMA0_HRR049 (DMA0_HRR49)

/** \brief 18C8, DMA channel 050 resource partition assignment register */
#define DMA0_HRR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118C8u)
/** Alias (User Manual Name) for DMA0_HRR50 */
#define DMA0_HRR050 (DMA0_HRR50)

/** \brief 18CC, DMA channel 051 resource partition assignment register */
#define DMA0_HRR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118CCu)
/** Alias (User Manual Name) for DMA0_HRR51 */
#define DMA0_HRR051 (DMA0_HRR51)

/** \brief 18D0, DMA channel 052 resource partition assignment register */
#define DMA0_HRR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118D0u)
/** Alias (User Manual Name) for DMA0_HRR52 */
#define DMA0_HRR052 (DMA0_HRR52)

/** \brief 18D4, DMA channel 053 resource partition assignment register */
#define DMA0_HRR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118D4u)
/** Alias (User Manual Name) for DMA0_HRR53 */
#define DMA0_HRR053 (DMA0_HRR53)

/** \brief 18D8, DMA channel 054 resource partition assignment register */
#define DMA0_HRR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118D8u)
/** Alias (User Manual Name) for DMA0_HRR54 */
#define DMA0_HRR054 (DMA0_HRR54)

/** \brief 18DC, DMA channel 055 resource partition assignment register */
#define DMA0_HRR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118DCu)
/** Alias (User Manual Name) for DMA0_HRR55 */
#define DMA0_HRR055 (DMA0_HRR55)

/** \brief 18E0, DMA channel 056 resource partition assignment register */
#define DMA0_HRR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118E0u)
/** Alias (User Manual Name) for DMA0_HRR56 */
#define DMA0_HRR056 (DMA0_HRR56)

/** \brief 18E4, DMA channel 057 resource partition assignment register */
#define DMA0_HRR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118E4u)
/** Alias (User Manual Name) for DMA0_HRR57 */
#define DMA0_HRR057 (DMA0_HRR57)

/** \brief 18E8, DMA channel 058 resource partition assignment register */
#define DMA0_HRR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118E8u)
/** Alias (User Manual Name) for DMA0_HRR58 */
#define DMA0_HRR058 (DMA0_HRR58)

/** \brief 18EC, DMA channel 059 resource partition assignment register */
#define DMA0_HRR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118ECu)
/** Alias (User Manual Name) for DMA0_HRR59 */
#define DMA0_HRR059 (DMA0_HRR59)

/** \brief 18F0, DMA channel 060 resource partition assignment register */
#define DMA0_HRR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118F0u)
/** Alias (User Manual Name) for DMA0_HRR60 */
#define DMA0_HRR060 (DMA0_HRR60)

/** \brief 18F4, DMA channel 061 resource partition assignment register */
#define DMA0_HRR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118F4u)
/** Alias (User Manual Name) for DMA0_HRR61 */
#define DMA0_HRR061 (DMA0_HRR61)

/** \brief 18F8, DMA channel 062 resource partition assignment register */
#define DMA0_HRR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118F8u)
/** Alias (User Manual Name) for DMA0_HRR62 */
#define DMA0_HRR062 (DMA0_HRR62)

/** \brief 18FC, DMA channel 063 resource partition assignment register */
#define DMA0_HRR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44118FCu)
/** Alias (User Manual Name) for DMA0_HRR63 */
#define DMA0_HRR063 (DMA0_HRR63)

/** \brief 1900, DMA channel 064 resource partition assignment register */
#define DMA0_HRR64 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411900u)
/** Alias (User Manual Name) for DMA0_HRR64 */
#define DMA0_HRR064 (DMA0_HRR64)

/** \brief 1904, DMA channel 065 resource partition assignment register */
#define DMA0_HRR65 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411904u)
/** Alias (User Manual Name) for DMA0_HRR65 */
#define DMA0_HRR065 (DMA0_HRR65)

/** \brief 1908, DMA channel 066 resource partition assignment register */
#define DMA0_HRR66 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411908u)
/** Alias (User Manual Name) for DMA0_HRR66 */
#define DMA0_HRR066 (DMA0_HRR66)

/** \brief 190C, DMA channel 067 resource partition assignment register */
#define DMA0_HRR67 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441190Cu)
/** Alias (User Manual Name) for DMA0_HRR67 */
#define DMA0_HRR067 (DMA0_HRR67)

/** \brief 1910, DMA channel 068 resource partition assignment register */
#define DMA0_HRR68 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411910u)
/** Alias (User Manual Name) for DMA0_HRR68 */
#define DMA0_HRR068 (DMA0_HRR68)

/** \brief 1914, DMA channel 069 resource partition assignment register */
#define DMA0_HRR69 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411914u)
/** Alias (User Manual Name) for DMA0_HRR69 */
#define DMA0_HRR069 (DMA0_HRR69)

/** \brief 1918, DMA channel 070 resource partition assignment register */
#define DMA0_HRR70 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411918u)
/** Alias (User Manual Name) for DMA0_HRR70 */
#define DMA0_HRR070 (DMA0_HRR70)

/** \brief 191C, DMA channel 071 resource partition assignment register */
#define DMA0_HRR71 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441191Cu)
/** Alias (User Manual Name) for DMA0_HRR71 */
#define DMA0_HRR071 (DMA0_HRR71)

/** \brief 1920, DMA channel 072 resource partition assignment register */
#define DMA0_HRR72 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411920u)
/** Alias (User Manual Name) for DMA0_HRR72 */
#define DMA0_HRR072 (DMA0_HRR72)

/** \brief 1924, DMA channel 073 resource partition assignment register */
#define DMA0_HRR73 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411924u)
/** Alias (User Manual Name) for DMA0_HRR73 */
#define DMA0_HRR073 (DMA0_HRR73)

/** \brief 1928, DMA channel 074 resource partition assignment register */
#define DMA0_HRR74 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411928u)
/** Alias (User Manual Name) for DMA0_HRR74 */
#define DMA0_HRR074 (DMA0_HRR74)

/** \brief 192C, DMA channel 075 resource partition assignment register */
#define DMA0_HRR75 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441192Cu)
/** Alias (User Manual Name) for DMA0_HRR75 */
#define DMA0_HRR075 (DMA0_HRR75)

/** \brief 1930, DMA channel 076 resource partition assignment register */
#define DMA0_HRR76 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411930u)
/** Alias (User Manual Name) for DMA0_HRR76 */
#define DMA0_HRR076 (DMA0_HRR76)

/** \brief 1934, DMA channel 077 resource partition assignment register */
#define DMA0_HRR77 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411934u)
/** Alias (User Manual Name) for DMA0_HRR77 */
#define DMA0_HRR077 (DMA0_HRR77)

/** \brief 1938, DMA channel 078 resource partition assignment register */
#define DMA0_HRR78 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411938u)
/** Alias (User Manual Name) for DMA0_HRR78 */
#define DMA0_HRR078 (DMA0_HRR78)

/** \brief 193C, DMA channel 079 resource partition assignment register */
#define DMA0_HRR79 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441193Cu)
/** Alias (User Manual Name) for DMA0_HRR79 */
#define DMA0_HRR079 (DMA0_HRR79)

/** \brief 1940, DMA channel 080 resource partition assignment register */
#define DMA0_HRR80 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411940u)
/** Alias (User Manual Name) for DMA0_HRR80 */
#define DMA0_HRR080 (DMA0_HRR80)

/** \brief 1944, DMA channel 081 resource partition assignment register */
#define DMA0_HRR81 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411944u)
/** Alias (User Manual Name) for DMA0_HRR81 */
#define DMA0_HRR081 (DMA0_HRR81)

/** \brief 1948, DMA channel 082 resource partition assignment register */
#define DMA0_HRR82 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411948u)
/** Alias (User Manual Name) for DMA0_HRR82 */
#define DMA0_HRR082 (DMA0_HRR82)

/** \brief 194C, DMA channel 083 resource partition assignment register */
#define DMA0_HRR83 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441194Cu)
/** Alias (User Manual Name) for DMA0_HRR83 */
#define DMA0_HRR083 (DMA0_HRR83)

/** \brief 1950, DMA channel 084 resource partition assignment register */
#define DMA0_HRR84 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411950u)
/** Alias (User Manual Name) for DMA0_HRR84 */
#define DMA0_HRR084 (DMA0_HRR84)

/** \brief 1954, DMA channel 085 resource partition assignment register */
#define DMA0_HRR85 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411954u)
/** Alias (User Manual Name) for DMA0_HRR85 */
#define DMA0_HRR085 (DMA0_HRR85)

/** \brief 1958, DMA channel 086 resource partition assignment register */
#define DMA0_HRR86 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411958u)
/** Alias (User Manual Name) for DMA0_HRR86 */
#define DMA0_HRR086 (DMA0_HRR86)

/** \brief 195C, DMA channel 087 resource partition assignment register */
#define DMA0_HRR87 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441195Cu)
/** Alias (User Manual Name) for DMA0_HRR87 */
#define DMA0_HRR087 (DMA0_HRR87)

/** \brief 1960, DMA channel 088 resource partition assignment register */
#define DMA0_HRR88 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411960u)
/** Alias (User Manual Name) for DMA0_HRR88 */
#define DMA0_HRR088 (DMA0_HRR88)

/** \brief 1964, DMA channel 089 resource partition assignment register */
#define DMA0_HRR89 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411964u)
/** Alias (User Manual Name) for DMA0_HRR89 */
#define DMA0_HRR089 (DMA0_HRR89)

/** \brief 1968, DMA channel 090 resource partition assignment register */
#define DMA0_HRR90 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411968u)
/** Alias (User Manual Name) for DMA0_HRR90 */
#define DMA0_HRR090 (DMA0_HRR90)

/** \brief 196C, DMA channel 091 resource partition assignment register */
#define DMA0_HRR91 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441196Cu)
/** Alias (User Manual Name) for DMA0_HRR91 */
#define DMA0_HRR091 (DMA0_HRR91)

/** \brief 1970, DMA channel 092 resource partition assignment register */
#define DMA0_HRR92 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411970u)
/** Alias (User Manual Name) for DMA0_HRR92 */
#define DMA0_HRR092 (DMA0_HRR92)

/** \brief 1974, DMA channel 093 resource partition assignment register */
#define DMA0_HRR93 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411974u)
/** Alias (User Manual Name) for DMA0_HRR93 */
#define DMA0_HRR093 (DMA0_HRR93)

/** \brief 1978, DMA channel 094 resource partition assignment register */
#define DMA0_HRR94 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411978u)
/** Alias (User Manual Name) for DMA0_HRR94 */
#define DMA0_HRR094 (DMA0_HRR94)

/** \brief 197C, DMA channel 095 resource partition assignment register */
#define DMA0_HRR95 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441197Cu)
/** Alias (User Manual Name) for DMA0_HRR95 */
#define DMA0_HRR095 (DMA0_HRR95)

/** \brief 1980, DMA channel 096 resource partition assignment register */
#define DMA0_HRR96 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411980u)
/** Alias (User Manual Name) for DMA0_HRR96 */
#define DMA0_HRR096 (DMA0_HRR96)

/** \brief 1984, DMA channel 097 resource partition assignment register */
#define DMA0_HRR97 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411984u)
/** Alias (User Manual Name) for DMA0_HRR97 */
#define DMA0_HRR097 (DMA0_HRR97)

/** \brief 1988, DMA channel 098 resource partition assignment register */
#define DMA0_HRR98 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411988u)
/** Alias (User Manual Name) for DMA0_HRR98 */
#define DMA0_HRR098 (DMA0_HRR98)

/** \brief 198C, DMA channel 099 resource partition assignment register */
#define DMA0_HRR99 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441198Cu)
/** Alias (User Manual Name) for DMA0_HRR99 */
#define DMA0_HRR099 (DMA0_HRR99)

/** \brief 1990, DMA channel 100 resource partition assignment register */
#define DMA0_HRR100 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411990u)

/** \brief 1994, DMA channel 101 resource partition assignment register */
#define DMA0_HRR101 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411994u)

/** \brief 1998, DMA channel 102 resource partition assignment register */
#define DMA0_HRR102 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4411998u)

/** \brief 199C, DMA channel 103 resource partition assignment register */
#define DMA0_HRR103 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441199Cu)

/** \brief 19A0, DMA channel 104 resource partition assignment register */
#define DMA0_HRR104 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119A0u)

/** \brief 19A4, DMA channel 105 resource partition assignment register */
#define DMA0_HRR105 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119A4u)

/** \brief 19A8, DMA channel 106 resource partition assignment register */
#define DMA0_HRR106 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119A8u)

/** \brief 19AC, DMA channel 107 resource partition assignment register */
#define DMA0_HRR107 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119ACu)

/** \brief 19B0, DMA channel 108 resource partition assignment register */
#define DMA0_HRR108 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119B0u)

/** \brief 19B4, DMA channel 109 resource partition assignment register */
#define DMA0_HRR109 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119B4u)

/** \brief 19B8, DMA channel 110 resource partition assignment register */
#define DMA0_HRR110 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119B8u)

/** \brief 19BC, DMA channel 111 resource partition assignment register */
#define DMA0_HRR111 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119BCu)

/** \brief 19C0, DMA channel 112 resource partition assignment register */
#define DMA0_HRR112 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119C0u)

/** \brief 19C4, DMA channel 113 resource partition assignment register */
#define DMA0_HRR113 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119C4u)

/** \brief 19C8, DMA channel 114 resource partition assignment register */
#define DMA0_HRR114 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119C8u)

/** \brief 19CC, DMA channel 115 resource partition assignment register */
#define DMA0_HRR115 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119CCu)

/** \brief 19D0, DMA channel 116 resource partition assignment register */
#define DMA0_HRR116 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119D0u)

/** \brief 19D4, DMA channel 117 resource partition assignment register */
#define DMA0_HRR117 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119D4u)

/** \brief 19D8, DMA channel 118 resource partition assignment register */
#define DMA0_HRR118 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119D8u)

/** \brief 19DC, DMA channel 119 resource partition assignment register */
#define DMA0_HRR119 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119DCu)

/** \brief 19E0, DMA channel 120 resource partition assignment register */
#define DMA0_HRR120 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119E0u)

/** \brief 19E4, DMA channel 121 resource partition assignment register */
#define DMA0_HRR121 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119E4u)

/** \brief 19E8, DMA channel 122 resource partition assignment register */
#define DMA0_HRR122 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119E8u)

/** \brief 19EC, DMA channel 123 resource partition assignment register */
#define DMA0_HRR123 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119ECu)

/** \brief 19F0, DMA channel 124 resource partition assignment register */
#define DMA0_HRR124 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119F0u)

/** \brief 19F4, DMA channel 125 resource partition assignment register */
#define DMA0_HRR125 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119F4u)

/** \brief 19F8, DMA channel 126 resource partition assignment register */
#define DMA0_HRR126 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119F8u)

/** \brief 19FC, DMA channel 127 resource partition assignment register */
#define DMA0_HRR127 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44119FCu)

/** \brief 1A00, DMA channel 000 suspend enable register */
#define DMA0_SUSENR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A00u)
/** Alias (User Manual Name) for DMA0_SUSENR0 */
#define DMA0_SUSENR000 (DMA0_SUSENR0)

/** \brief 1A04, DMA channel 001 suspend enable register */
#define DMA0_SUSENR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A04u)
/** Alias (User Manual Name) for DMA0_SUSENR1 */
#define DMA0_SUSENR001 (DMA0_SUSENR1)

/** \brief 1A08, DMA channel 002 suspend enable register */
#define DMA0_SUSENR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A08u)
/** Alias (User Manual Name) for DMA0_SUSENR2 */
#define DMA0_SUSENR002 (DMA0_SUSENR2)

/** \brief 1A0C, DMA channel 003 suspend enable register */
#define DMA0_SUSENR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A0Cu)
/** Alias (User Manual Name) for DMA0_SUSENR3 */
#define DMA0_SUSENR003 (DMA0_SUSENR3)

/** \brief 1A10, DMA channel 004 suspend enable register */
#define DMA0_SUSENR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A10u)
/** Alias (User Manual Name) for DMA0_SUSENR4 */
#define DMA0_SUSENR004 (DMA0_SUSENR4)

/** \brief 1A14, DMA channel 005 suspend enable register */
#define DMA0_SUSENR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A14u)
/** Alias (User Manual Name) for DMA0_SUSENR5 */
#define DMA0_SUSENR005 (DMA0_SUSENR5)

/** \brief 1A18, DMA channel 006 suspend enable register */
#define DMA0_SUSENR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A18u)
/** Alias (User Manual Name) for DMA0_SUSENR6 */
#define DMA0_SUSENR006 (DMA0_SUSENR6)

/** \brief 1A1C, DMA channel 007 suspend enable register */
#define DMA0_SUSENR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A1Cu)
/** Alias (User Manual Name) for DMA0_SUSENR7 */
#define DMA0_SUSENR007 (DMA0_SUSENR7)

/** \brief 1A20, DMA channel 008 suspend enable register */
#define DMA0_SUSENR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A20u)
/** Alias (User Manual Name) for DMA0_SUSENR8 */
#define DMA0_SUSENR008 (DMA0_SUSENR8)

/** \brief 1A24, DMA channel 009 suspend enable register */
#define DMA0_SUSENR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A24u)
/** Alias (User Manual Name) for DMA0_SUSENR9 */
#define DMA0_SUSENR009 (DMA0_SUSENR9)

/** \brief 1A28, DMA channel 010 suspend enable register */
#define DMA0_SUSENR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A28u)
/** Alias (User Manual Name) for DMA0_SUSENR10 */
#define DMA0_SUSENR010 (DMA0_SUSENR10)

/** \brief 1A2C, DMA channel 011 suspend enable register */
#define DMA0_SUSENR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A2Cu)
/** Alias (User Manual Name) for DMA0_SUSENR11 */
#define DMA0_SUSENR011 (DMA0_SUSENR11)

/** \brief 1A30, DMA channel 012 suspend enable register */
#define DMA0_SUSENR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A30u)
/** Alias (User Manual Name) for DMA0_SUSENR12 */
#define DMA0_SUSENR012 (DMA0_SUSENR12)

/** \brief 1A34, DMA channel 013 suspend enable register */
#define DMA0_SUSENR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A34u)
/** Alias (User Manual Name) for DMA0_SUSENR13 */
#define DMA0_SUSENR013 (DMA0_SUSENR13)

/** \brief 1A38, DMA channel 014 suspend enable register */
#define DMA0_SUSENR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A38u)
/** Alias (User Manual Name) for DMA0_SUSENR14 */
#define DMA0_SUSENR014 (DMA0_SUSENR14)

/** \brief 1A3C, DMA channel 015 suspend enable register */
#define DMA0_SUSENR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A3Cu)
/** Alias (User Manual Name) for DMA0_SUSENR15 */
#define DMA0_SUSENR015 (DMA0_SUSENR15)

/** \brief 1A40, DMA channel 016 suspend enable register */
#define DMA0_SUSENR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A40u)
/** Alias (User Manual Name) for DMA0_SUSENR16 */
#define DMA0_SUSENR016 (DMA0_SUSENR16)

/** \brief 1A44, DMA channel 017 suspend enable register */
#define DMA0_SUSENR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A44u)
/** Alias (User Manual Name) for DMA0_SUSENR17 */
#define DMA0_SUSENR017 (DMA0_SUSENR17)

/** \brief 1A48, DMA channel 018 suspend enable register */
#define DMA0_SUSENR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A48u)
/** Alias (User Manual Name) for DMA0_SUSENR18 */
#define DMA0_SUSENR018 (DMA0_SUSENR18)

/** \brief 1A4C, DMA channel 019 suspend enable register */
#define DMA0_SUSENR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A4Cu)
/** Alias (User Manual Name) for DMA0_SUSENR19 */
#define DMA0_SUSENR019 (DMA0_SUSENR19)

/** \brief 1A50, DMA channel 020 suspend enable register */
#define DMA0_SUSENR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A50u)
/** Alias (User Manual Name) for DMA0_SUSENR20 */
#define DMA0_SUSENR020 (DMA0_SUSENR20)

/** \brief 1A54, DMA channel 021 suspend enable register */
#define DMA0_SUSENR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A54u)
/** Alias (User Manual Name) for DMA0_SUSENR21 */
#define DMA0_SUSENR021 (DMA0_SUSENR21)

/** \brief 1A58, DMA channel 022 suspend enable register */
#define DMA0_SUSENR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A58u)
/** Alias (User Manual Name) for DMA0_SUSENR22 */
#define DMA0_SUSENR022 (DMA0_SUSENR22)

/** \brief 1A5C, DMA channel 023 suspend enable register */
#define DMA0_SUSENR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A5Cu)
/** Alias (User Manual Name) for DMA0_SUSENR23 */
#define DMA0_SUSENR023 (DMA0_SUSENR23)

/** \brief 1A60, DMA channel 024 suspend enable register */
#define DMA0_SUSENR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A60u)
/** Alias (User Manual Name) for DMA0_SUSENR24 */
#define DMA0_SUSENR024 (DMA0_SUSENR24)

/** \brief 1A64, DMA channel 025 suspend enable register */
#define DMA0_SUSENR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A64u)
/** Alias (User Manual Name) for DMA0_SUSENR25 */
#define DMA0_SUSENR025 (DMA0_SUSENR25)

/** \brief 1A68, DMA channel 026 suspend enable register */
#define DMA0_SUSENR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A68u)
/** Alias (User Manual Name) for DMA0_SUSENR26 */
#define DMA0_SUSENR026 (DMA0_SUSENR26)

/** \brief 1A6C, DMA channel 027 suspend enable register */
#define DMA0_SUSENR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A6Cu)
/** Alias (User Manual Name) for DMA0_SUSENR27 */
#define DMA0_SUSENR027 (DMA0_SUSENR27)

/** \brief 1A70, DMA channel 028 suspend enable register */
#define DMA0_SUSENR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A70u)
/** Alias (User Manual Name) for DMA0_SUSENR28 */
#define DMA0_SUSENR028 (DMA0_SUSENR28)

/** \brief 1A74, DMA channel 029 suspend enable register */
#define DMA0_SUSENR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A74u)
/** Alias (User Manual Name) for DMA0_SUSENR29 */
#define DMA0_SUSENR029 (DMA0_SUSENR29)

/** \brief 1A78, DMA channel 030 suspend enable register */
#define DMA0_SUSENR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A78u)
/** Alias (User Manual Name) for DMA0_SUSENR30 */
#define DMA0_SUSENR030 (DMA0_SUSENR30)

/** \brief 1A7C, DMA channel 031 suspend enable register */
#define DMA0_SUSENR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A7Cu)
/** Alias (User Manual Name) for DMA0_SUSENR31 */
#define DMA0_SUSENR031 (DMA0_SUSENR31)

/** \brief 1A80, DMA channel 032 suspend enable register */
#define DMA0_SUSENR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A80u)
/** Alias (User Manual Name) for DMA0_SUSENR32 */
#define DMA0_SUSENR032 (DMA0_SUSENR32)

/** \brief 1A84, DMA channel 033 suspend enable register */
#define DMA0_SUSENR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A84u)
/** Alias (User Manual Name) for DMA0_SUSENR33 */
#define DMA0_SUSENR033 (DMA0_SUSENR33)

/** \brief 1A88, DMA channel 034 suspend enable register */
#define DMA0_SUSENR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A88u)
/** Alias (User Manual Name) for DMA0_SUSENR34 */
#define DMA0_SUSENR034 (DMA0_SUSENR34)

/** \brief 1A8C, DMA channel 035 suspend enable register */
#define DMA0_SUSENR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A8Cu)
/** Alias (User Manual Name) for DMA0_SUSENR35 */
#define DMA0_SUSENR035 (DMA0_SUSENR35)

/** \brief 1A90, DMA channel 036 suspend enable register */
#define DMA0_SUSENR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A90u)
/** Alias (User Manual Name) for DMA0_SUSENR36 */
#define DMA0_SUSENR036 (DMA0_SUSENR36)

/** \brief 1A94, DMA channel 037 suspend enable register */
#define DMA0_SUSENR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A94u)
/** Alias (User Manual Name) for DMA0_SUSENR37 */
#define DMA0_SUSENR037 (DMA0_SUSENR37)

/** \brief 1A98, DMA channel 038 suspend enable register */
#define DMA0_SUSENR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A98u)
/** Alias (User Manual Name) for DMA0_SUSENR38 */
#define DMA0_SUSENR038 (DMA0_SUSENR38)

/** \brief 1A9C, DMA channel 039 suspend enable register */
#define DMA0_SUSENR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411A9Cu)
/** Alias (User Manual Name) for DMA0_SUSENR39 */
#define DMA0_SUSENR039 (DMA0_SUSENR39)

/** \brief 1AA0, DMA channel 040 suspend enable register */
#define DMA0_SUSENR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AA0u)
/** Alias (User Manual Name) for DMA0_SUSENR40 */
#define DMA0_SUSENR040 (DMA0_SUSENR40)

/** \brief 1AA4, DMA channel 041 suspend enable register */
#define DMA0_SUSENR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AA4u)
/** Alias (User Manual Name) for DMA0_SUSENR41 */
#define DMA0_SUSENR041 (DMA0_SUSENR41)

/** \brief 1AA8, DMA channel 042 suspend enable register */
#define DMA0_SUSENR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AA8u)
/** Alias (User Manual Name) for DMA0_SUSENR42 */
#define DMA0_SUSENR042 (DMA0_SUSENR42)

/** \brief 1AAC, DMA channel 043 suspend enable register */
#define DMA0_SUSENR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AACu)
/** Alias (User Manual Name) for DMA0_SUSENR43 */
#define DMA0_SUSENR043 (DMA0_SUSENR43)

/** \brief 1AB0, DMA channel 044 suspend enable register */
#define DMA0_SUSENR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AB0u)
/** Alias (User Manual Name) for DMA0_SUSENR44 */
#define DMA0_SUSENR044 (DMA0_SUSENR44)

/** \brief 1AB4, DMA channel 045 suspend enable register */
#define DMA0_SUSENR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AB4u)
/** Alias (User Manual Name) for DMA0_SUSENR45 */
#define DMA0_SUSENR045 (DMA0_SUSENR45)

/** \brief 1AB8, DMA channel 046 suspend enable register */
#define DMA0_SUSENR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AB8u)
/** Alias (User Manual Name) for DMA0_SUSENR46 */
#define DMA0_SUSENR046 (DMA0_SUSENR46)

/** \brief 1ABC, DMA channel 047 suspend enable register */
#define DMA0_SUSENR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411ABCu)
/** Alias (User Manual Name) for DMA0_SUSENR47 */
#define DMA0_SUSENR047 (DMA0_SUSENR47)

/** \brief 1AC0, DMA channel 048 suspend enable register */
#define DMA0_SUSENR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AC0u)
/** Alias (User Manual Name) for DMA0_SUSENR48 */
#define DMA0_SUSENR048 (DMA0_SUSENR48)

/** \brief 1AC4, DMA channel 049 suspend enable register */
#define DMA0_SUSENR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AC4u)
/** Alias (User Manual Name) for DMA0_SUSENR49 */
#define DMA0_SUSENR049 (DMA0_SUSENR49)

/** \brief 1AC8, DMA channel 050 suspend enable register */
#define DMA0_SUSENR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AC8u)
/** Alias (User Manual Name) for DMA0_SUSENR50 */
#define DMA0_SUSENR050 (DMA0_SUSENR50)

/** \brief 1ACC, DMA channel 051 suspend enable register */
#define DMA0_SUSENR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411ACCu)
/** Alias (User Manual Name) for DMA0_SUSENR51 */
#define DMA0_SUSENR051 (DMA0_SUSENR51)

/** \brief 1AD0, DMA channel 052 suspend enable register */
#define DMA0_SUSENR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AD0u)
/** Alias (User Manual Name) for DMA0_SUSENR52 */
#define DMA0_SUSENR052 (DMA0_SUSENR52)

/** \brief 1AD4, DMA channel 053 suspend enable register */
#define DMA0_SUSENR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AD4u)
/** Alias (User Manual Name) for DMA0_SUSENR53 */
#define DMA0_SUSENR053 (DMA0_SUSENR53)

/** \brief 1AD8, DMA channel 054 suspend enable register */
#define DMA0_SUSENR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AD8u)
/** Alias (User Manual Name) for DMA0_SUSENR54 */
#define DMA0_SUSENR054 (DMA0_SUSENR54)

/** \brief 1ADC, DMA channel 055 suspend enable register */
#define DMA0_SUSENR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411ADCu)
/** Alias (User Manual Name) for DMA0_SUSENR55 */
#define DMA0_SUSENR055 (DMA0_SUSENR55)

/** \brief 1AE0, DMA channel 056 suspend enable register */
#define DMA0_SUSENR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AE0u)
/** Alias (User Manual Name) for DMA0_SUSENR56 */
#define DMA0_SUSENR056 (DMA0_SUSENR56)

/** \brief 1AE4, DMA channel 057 suspend enable register */
#define DMA0_SUSENR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AE4u)
/** Alias (User Manual Name) for DMA0_SUSENR57 */
#define DMA0_SUSENR057 (DMA0_SUSENR57)

/** \brief 1AE8, DMA channel 058 suspend enable register */
#define DMA0_SUSENR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AE8u)
/** Alias (User Manual Name) for DMA0_SUSENR58 */
#define DMA0_SUSENR058 (DMA0_SUSENR58)

/** \brief 1AEC, DMA channel 059 suspend enable register */
#define DMA0_SUSENR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AECu)
/** Alias (User Manual Name) for DMA0_SUSENR59 */
#define DMA0_SUSENR059 (DMA0_SUSENR59)

/** \brief 1AF0, DMA channel 060 suspend enable register */
#define DMA0_SUSENR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AF0u)
/** Alias (User Manual Name) for DMA0_SUSENR60 */
#define DMA0_SUSENR060 (DMA0_SUSENR60)

/** \brief 1AF4, DMA channel 061 suspend enable register */
#define DMA0_SUSENR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AF4u)
/** Alias (User Manual Name) for DMA0_SUSENR61 */
#define DMA0_SUSENR061 (DMA0_SUSENR61)

/** \brief 1AF8, DMA channel 062 suspend enable register */
#define DMA0_SUSENR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AF8u)
/** Alias (User Manual Name) for DMA0_SUSENR62 */
#define DMA0_SUSENR062 (DMA0_SUSENR62)

/** \brief 1AFC, DMA channel 063 suspend enable register */
#define DMA0_SUSENR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411AFCu)
/** Alias (User Manual Name) for DMA0_SUSENR63 */
#define DMA0_SUSENR063 (DMA0_SUSENR63)

/** \brief 1B00, DMA channel 064 suspend enable register */
#define DMA0_SUSENR64 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B00u)
/** Alias (User Manual Name) for DMA0_SUSENR64 */
#define DMA0_SUSENR064 (DMA0_SUSENR64)

/** \brief 1B04, DMA channel 065 suspend enable register */
#define DMA0_SUSENR65 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B04u)
/** Alias (User Manual Name) for DMA0_SUSENR65 */
#define DMA0_SUSENR065 (DMA0_SUSENR65)

/** \brief 1B08, DMA channel 066 suspend enable register */
#define DMA0_SUSENR66 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B08u)
/** Alias (User Manual Name) for DMA0_SUSENR66 */
#define DMA0_SUSENR066 (DMA0_SUSENR66)

/** \brief 1B0C, DMA channel 067 suspend enable register */
#define DMA0_SUSENR67 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B0Cu)
/** Alias (User Manual Name) for DMA0_SUSENR67 */
#define DMA0_SUSENR067 (DMA0_SUSENR67)

/** \brief 1B10, DMA channel 068 suspend enable register */
#define DMA0_SUSENR68 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B10u)
/** Alias (User Manual Name) for DMA0_SUSENR68 */
#define DMA0_SUSENR068 (DMA0_SUSENR68)

/** \brief 1B14, DMA channel 069 suspend enable register */
#define DMA0_SUSENR69 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B14u)
/** Alias (User Manual Name) for DMA0_SUSENR69 */
#define DMA0_SUSENR069 (DMA0_SUSENR69)

/** \brief 1B18, DMA channel 070 suspend enable register */
#define DMA0_SUSENR70 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B18u)
/** Alias (User Manual Name) for DMA0_SUSENR70 */
#define DMA0_SUSENR070 (DMA0_SUSENR70)

/** \brief 1B1C, DMA channel 071 suspend enable register */
#define DMA0_SUSENR71 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B1Cu)
/** Alias (User Manual Name) for DMA0_SUSENR71 */
#define DMA0_SUSENR071 (DMA0_SUSENR71)

/** \brief 1B20, DMA channel 072 suspend enable register */
#define DMA0_SUSENR72 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B20u)
/** Alias (User Manual Name) for DMA0_SUSENR72 */
#define DMA0_SUSENR072 (DMA0_SUSENR72)

/** \brief 1B24, DMA channel 073 suspend enable register */
#define DMA0_SUSENR73 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B24u)
/** Alias (User Manual Name) for DMA0_SUSENR73 */
#define DMA0_SUSENR073 (DMA0_SUSENR73)

/** \brief 1B28, DMA channel 074 suspend enable register */
#define DMA0_SUSENR74 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B28u)
/** Alias (User Manual Name) for DMA0_SUSENR74 */
#define DMA0_SUSENR074 (DMA0_SUSENR74)

/** \brief 1B2C, DMA channel 075 suspend enable register */
#define DMA0_SUSENR75 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B2Cu)
/** Alias (User Manual Name) for DMA0_SUSENR75 */
#define DMA0_SUSENR075 (DMA0_SUSENR75)

/** \brief 1B30, DMA channel 076 suspend enable register */
#define DMA0_SUSENR76 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B30u)
/** Alias (User Manual Name) for DMA0_SUSENR76 */
#define DMA0_SUSENR076 (DMA0_SUSENR76)

/** \brief 1B34, DMA channel 077 suspend enable register */
#define DMA0_SUSENR77 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B34u)
/** Alias (User Manual Name) for DMA0_SUSENR77 */
#define DMA0_SUSENR077 (DMA0_SUSENR77)

/** \brief 1B38, DMA channel 078 suspend enable register */
#define DMA0_SUSENR78 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B38u)
/** Alias (User Manual Name) for DMA0_SUSENR78 */
#define DMA0_SUSENR078 (DMA0_SUSENR78)

/** \brief 1B3C, DMA channel 079 suspend enable register */
#define DMA0_SUSENR79 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B3Cu)
/** Alias (User Manual Name) for DMA0_SUSENR79 */
#define DMA0_SUSENR079 (DMA0_SUSENR79)

/** \brief 1B40, DMA channel 080 suspend enable register */
#define DMA0_SUSENR80 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B40u)
/** Alias (User Manual Name) for DMA0_SUSENR80 */
#define DMA0_SUSENR080 (DMA0_SUSENR80)

/** \brief 1B44, DMA channel 081 suspend enable register */
#define DMA0_SUSENR81 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B44u)
/** Alias (User Manual Name) for DMA0_SUSENR81 */
#define DMA0_SUSENR081 (DMA0_SUSENR81)

/** \brief 1B48, DMA channel 082 suspend enable register */
#define DMA0_SUSENR82 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B48u)
/** Alias (User Manual Name) for DMA0_SUSENR82 */
#define DMA0_SUSENR082 (DMA0_SUSENR82)

/** \brief 1B4C, DMA channel 083 suspend enable register */
#define DMA0_SUSENR83 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B4Cu)
/** Alias (User Manual Name) for DMA0_SUSENR83 */
#define DMA0_SUSENR083 (DMA0_SUSENR83)

/** \brief 1B50, DMA channel 084 suspend enable register */
#define DMA0_SUSENR84 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B50u)
/** Alias (User Manual Name) for DMA0_SUSENR84 */
#define DMA0_SUSENR084 (DMA0_SUSENR84)

/** \brief 1B54, DMA channel 085 suspend enable register */
#define DMA0_SUSENR85 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B54u)
/** Alias (User Manual Name) for DMA0_SUSENR85 */
#define DMA0_SUSENR085 (DMA0_SUSENR85)

/** \brief 1B58, DMA channel 086 suspend enable register */
#define DMA0_SUSENR86 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B58u)
/** Alias (User Manual Name) for DMA0_SUSENR86 */
#define DMA0_SUSENR086 (DMA0_SUSENR86)

/** \brief 1B5C, DMA channel 087 suspend enable register */
#define DMA0_SUSENR87 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B5Cu)
/** Alias (User Manual Name) for DMA0_SUSENR87 */
#define DMA0_SUSENR087 (DMA0_SUSENR87)

/** \brief 1B60, DMA channel 088 suspend enable register */
#define DMA0_SUSENR88 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B60u)
/** Alias (User Manual Name) for DMA0_SUSENR88 */
#define DMA0_SUSENR088 (DMA0_SUSENR88)

/** \brief 1B64, DMA channel 089 suspend enable register */
#define DMA0_SUSENR89 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B64u)
/** Alias (User Manual Name) for DMA0_SUSENR89 */
#define DMA0_SUSENR089 (DMA0_SUSENR89)

/** \brief 1B68, DMA channel 090 suspend enable register */
#define DMA0_SUSENR90 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B68u)
/** Alias (User Manual Name) for DMA0_SUSENR90 */
#define DMA0_SUSENR090 (DMA0_SUSENR90)

/** \brief 1B6C, DMA channel 091 suspend enable register */
#define DMA0_SUSENR91 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B6Cu)
/** Alias (User Manual Name) for DMA0_SUSENR91 */
#define DMA0_SUSENR091 (DMA0_SUSENR91)

/** \brief 1B70, DMA channel 092 suspend enable register */
#define DMA0_SUSENR92 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B70u)
/** Alias (User Manual Name) for DMA0_SUSENR92 */
#define DMA0_SUSENR092 (DMA0_SUSENR92)

/** \brief 1B74, DMA channel 093 suspend enable register */
#define DMA0_SUSENR93 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B74u)
/** Alias (User Manual Name) for DMA0_SUSENR93 */
#define DMA0_SUSENR093 (DMA0_SUSENR93)

/** \brief 1B78, DMA channel 094 suspend enable register */
#define DMA0_SUSENR94 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B78u)
/** Alias (User Manual Name) for DMA0_SUSENR94 */
#define DMA0_SUSENR094 (DMA0_SUSENR94)

/** \brief 1B7C, DMA channel 095 suspend enable register */
#define DMA0_SUSENR95 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B7Cu)
/** Alias (User Manual Name) for DMA0_SUSENR95 */
#define DMA0_SUSENR095 (DMA0_SUSENR95)

/** \brief 1B80, DMA channel 096 suspend enable register */
#define DMA0_SUSENR96 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B80u)
/** Alias (User Manual Name) for DMA0_SUSENR96 */
#define DMA0_SUSENR096 (DMA0_SUSENR96)

/** \brief 1B84, DMA channel 097 suspend enable register */
#define DMA0_SUSENR97 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B84u)
/** Alias (User Manual Name) for DMA0_SUSENR97 */
#define DMA0_SUSENR097 (DMA0_SUSENR97)

/** \brief 1B88, DMA channel 098 suspend enable register */
#define DMA0_SUSENR98 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B88u)
/** Alias (User Manual Name) for DMA0_SUSENR98 */
#define DMA0_SUSENR098 (DMA0_SUSENR98)

/** \brief 1B8C, DMA channel 099 suspend enable register */
#define DMA0_SUSENR99 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B8Cu)
/** Alias (User Manual Name) for DMA0_SUSENR99 */
#define DMA0_SUSENR099 (DMA0_SUSENR99)

/** \brief 1B90, DMA channel 100 suspend enable register */
#define DMA0_SUSENR100 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B90u)

/** \brief 1B94, DMA channel 101 suspend enable register */
#define DMA0_SUSENR101 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B94u)

/** \brief 1B98, DMA channel 102 suspend enable register */
#define DMA0_SUSENR102 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B98u)

/** \brief 1B9C, DMA channel 103 suspend enable register */
#define DMA0_SUSENR103 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411B9Cu)

/** \brief 1BA0, DMA channel 104 suspend enable register */
#define DMA0_SUSENR104 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BA0u)

/** \brief 1BA4, DMA channel 105 suspend enable register */
#define DMA0_SUSENR105 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BA4u)

/** \brief 1BA8, DMA channel 106 suspend enable register */
#define DMA0_SUSENR106 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BA8u)

/** \brief 1BAC, DMA channel 107 suspend enable register */
#define DMA0_SUSENR107 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BACu)

/** \brief 1BB0, DMA channel 108 suspend enable register */
#define DMA0_SUSENR108 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BB0u)

/** \brief 1BB4, DMA channel 109 suspend enable register */
#define DMA0_SUSENR109 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BB4u)

/** \brief 1BB8, DMA channel 110 suspend enable register */
#define DMA0_SUSENR110 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BB8u)

/** \brief 1BBC, DMA channel 111 suspend enable register */
#define DMA0_SUSENR111 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BBCu)

/** \brief 1BC0, DMA channel 112 suspend enable register */
#define DMA0_SUSENR112 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BC0u)

/** \brief 1BC4, DMA channel 113 suspend enable register */
#define DMA0_SUSENR113 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BC4u)

/** \brief 1BC8, DMA channel 114 suspend enable register */
#define DMA0_SUSENR114 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BC8u)

/** \brief 1BCC, DMA channel 115 suspend enable register */
#define DMA0_SUSENR115 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BCCu)

/** \brief 1BD0, DMA channel 116 suspend enable register */
#define DMA0_SUSENR116 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BD0u)

/** \brief 1BD4, DMA channel 117 suspend enable register */
#define DMA0_SUSENR117 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BD4u)

/** \brief 1BD8, DMA channel 118 suspend enable register */
#define DMA0_SUSENR118 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BD8u)

/** \brief 1BDC, DMA channel 119 suspend enable register */
#define DMA0_SUSENR119 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BDCu)

/** \brief 1BE0, DMA channel 120 suspend enable register */
#define DMA0_SUSENR120 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BE0u)

/** \brief 1BE4, DMA channel 121 suspend enable register */
#define DMA0_SUSENR121 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BE4u)

/** \brief 1BE8, DMA channel 122 suspend enable register */
#define DMA0_SUSENR122 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BE8u)

/** \brief 1BEC, DMA channel 123 suspend enable register */
#define DMA0_SUSENR123 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BECu)

/** \brief 1BF0, DMA channel 124 suspend enable register */
#define DMA0_SUSENR124 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BF0u)

/** \brief 1BF4, DMA channel 125 suspend enable register */
#define DMA0_SUSENR125 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BF4u)

/** \brief 1BF8, DMA channel 126 suspend enable register */
#define DMA0_SUSENR126 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BF8u)

/** \brief 1BFC, DMA channel 127 suspend enable register */
#define DMA0_SUSENR127 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4411BFCu)

/** \brief 1C00, DMA channel 000 suspend acknowledge register */
#define DMA0_SUSACR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C00u)
/** Alias (User Manual Name) for DMA0_SUSACR0 */
#define DMA0_SUSACR000 (DMA0_SUSACR0)

/** \brief 1C04, DMA channel 001 suspend acknowledge register */
#define DMA0_SUSACR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C04u)
/** Alias (User Manual Name) for DMA0_SUSACR1 */
#define DMA0_SUSACR001 (DMA0_SUSACR1)

/** \brief 1C08, DMA channel 002 suspend acknowledge register */
#define DMA0_SUSACR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C08u)
/** Alias (User Manual Name) for DMA0_SUSACR2 */
#define DMA0_SUSACR002 (DMA0_SUSACR2)

/** \brief 1C0C, DMA channel 003 suspend acknowledge register */
#define DMA0_SUSACR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C0Cu)
/** Alias (User Manual Name) for DMA0_SUSACR3 */
#define DMA0_SUSACR003 (DMA0_SUSACR3)

/** \brief 1C10, DMA channel 004 suspend acknowledge register */
#define DMA0_SUSACR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C10u)
/** Alias (User Manual Name) for DMA0_SUSACR4 */
#define DMA0_SUSACR004 (DMA0_SUSACR4)

/** \brief 1C14, DMA channel 005 suspend acknowledge register */
#define DMA0_SUSACR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C14u)
/** Alias (User Manual Name) for DMA0_SUSACR5 */
#define DMA0_SUSACR005 (DMA0_SUSACR5)

/** \brief 1C18, DMA channel 006 suspend acknowledge register */
#define DMA0_SUSACR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C18u)
/** Alias (User Manual Name) for DMA0_SUSACR6 */
#define DMA0_SUSACR006 (DMA0_SUSACR6)

/** \brief 1C1C, DMA channel 007 suspend acknowledge register */
#define DMA0_SUSACR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C1Cu)
/** Alias (User Manual Name) for DMA0_SUSACR7 */
#define DMA0_SUSACR007 (DMA0_SUSACR7)

/** \brief 1C20, DMA channel 008 suspend acknowledge register */
#define DMA0_SUSACR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C20u)
/** Alias (User Manual Name) for DMA0_SUSACR8 */
#define DMA0_SUSACR008 (DMA0_SUSACR8)

/** \brief 1C24, DMA channel 009 suspend acknowledge register */
#define DMA0_SUSACR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C24u)
/** Alias (User Manual Name) for DMA0_SUSACR9 */
#define DMA0_SUSACR009 (DMA0_SUSACR9)

/** \brief 1C28, DMA channel 010 suspend acknowledge register */
#define DMA0_SUSACR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C28u)
/** Alias (User Manual Name) for DMA0_SUSACR10 */
#define DMA0_SUSACR010 (DMA0_SUSACR10)

/** \brief 1C2C, DMA channel 011 suspend acknowledge register */
#define DMA0_SUSACR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C2Cu)
/** Alias (User Manual Name) for DMA0_SUSACR11 */
#define DMA0_SUSACR011 (DMA0_SUSACR11)

/** \brief 1C30, DMA channel 012 suspend acknowledge register */
#define DMA0_SUSACR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C30u)
/** Alias (User Manual Name) for DMA0_SUSACR12 */
#define DMA0_SUSACR012 (DMA0_SUSACR12)

/** \brief 1C34, DMA channel 013 suspend acknowledge register */
#define DMA0_SUSACR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C34u)
/** Alias (User Manual Name) for DMA0_SUSACR13 */
#define DMA0_SUSACR013 (DMA0_SUSACR13)

/** \brief 1C38, DMA channel 014 suspend acknowledge register */
#define DMA0_SUSACR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C38u)
/** Alias (User Manual Name) for DMA0_SUSACR14 */
#define DMA0_SUSACR014 (DMA0_SUSACR14)

/** \brief 1C3C, DMA channel 015 suspend acknowledge register */
#define DMA0_SUSACR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C3Cu)
/** Alias (User Manual Name) for DMA0_SUSACR15 */
#define DMA0_SUSACR015 (DMA0_SUSACR15)

/** \brief 1C40, DMA channel 016 suspend acknowledge register */
#define DMA0_SUSACR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C40u)
/** Alias (User Manual Name) for DMA0_SUSACR16 */
#define DMA0_SUSACR016 (DMA0_SUSACR16)

/** \brief 1C44, DMA channel 017 suspend acknowledge register */
#define DMA0_SUSACR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C44u)
/** Alias (User Manual Name) for DMA0_SUSACR17 */
#define DMA0_SUSACR017 (DMA0_SUSACR17)

/** \brief 1C48, DMA channel 018 suspend acknowledge register */
#define DMA0_SUSACR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C48u)
/** Alias (User Manual Name) for DMA0_SUSACR18 */
#define DMA0_SUSACR018 (DMA0_SUSACR18)

/** \brief 1C4C, DMA channel 019 suspend acknowledge register */
#define DMA0_SUSACR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C4Cu)
/** Alias (User Manual Name) for DMA0_SUSACR19 */
#define DMA0_SUSACR019 (DMA0_SUSACR19)

/** \brief 1C50, DMA channel 020 suspend acknowledge register */
#define DMA0_SUSACR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C50u)
/** Alias (User Manual Name) for DMA0_SUSACR20 */
#define DMA0_SUSACR020 (DMA0_SUSACR20)

/** \brief 1C54, DMA channel 021 suspend acknowledge register */
#define DMA0_SUSACR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C54u)
/** Alias (User Manual Name) for DMA0_SUSACR21 */
#define DMA0_SUSACR021 (DMA0_SUSACR21)

/** \brief 1C58, DMA channel 022 suspend acknowledge register */
#define DMA0_SUSACR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C58u)
/** Alias (User Manual Name) for DMA0_SUSACR22 */
#define DMA0_SUSACR022 (DMA0_SUSACR22)

/** \brief 1C5C, DMA channel 023 suspend acknowledge register */
#define DMA0_SUSACR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C5Cu)
/** Alias (User Manual Name) for DMA0_SUSACR23 */
#define DMA0_SUSACR023 (DMA0_SUSACR23)

/** \brief 1C60, DMA channel 024 suspend acknowledge register */
#define DMA0_SUSACR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C60u)
/** Alias (User Manual Name) for DMA0_SUSACR24 */
#define DMA0_SUSACR024 (DMA0_SUSACR24)

/** \brief 1C64, DMA channel 025 suspend acknowledge register */
#define DMA0_SUSACR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C64u)
/** Alias (User Manual Name) for DMA0_SUSACR25 */
#define DMA0_SUSACR025 (DMA0_SUSACR25)

/** \brief 1C68, DMA channel 026 suspend acknowledge register */
#define DMA0_SUSACR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C68u)
/** Alias (User Manual Name) for DMA0_SUSACR26 */
#define DMA0_SUSACR026 (DMA0_SUSACR26)

/** \brief 1C6C, DMA channel 027 suspend acknowledge register */
#define DMA0_SUSACR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C6Cu)
/** Alias (User Manual Name) for DMA0_SUSACR27 */
#define DMA0_SUSACR027 (DMA0_SUSACR27)

/** \brief 1C70, DMA channel 028 suspend acknowledge register */
#define DMA0_SUSACR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C70u)
/** Alias (User Manual Name) for DMA0_SUSACR28 */
#define DMA0_SUSACR028 (DMA0_SUSACR28)

/** \brief 1C74, DMA channel 029 suspend acknowledge register */
#define DMA0_SUSACR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C74u)
/** Alias (User Manual Name) for DMA0_SUSACR29 */
#define DMA0_SUSACR029 (DMA0_SUSACR29)

/** \brief 1C78, DMA channel 030 suspend acknowledge register */
#define DMA0_SUSACR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C78u)
/** Alias (User Manual Name) for DMA0_SUSACR30 */
#define DMA0_SUSACR030 (DMA0_SUSACR30)

/** \brief 1C7C, DMA channel 031 suspend acknowledge register */
#define DMA0_SUSACR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C7Cu)
/** Alias (User Manual Name) for DMA0_SUSACR31 */
#define DMA0_SUSACR031 (DMA0_SUSACR31)

/** \brief 1C80, DMA channel 032 suspend acknowledge register */
#define DMA0_SUSACR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C80u)
/** Alias (User Manual Name) for DMA0_SUSACR32 */
#define DMA0_SUSACR032 (DMA0_SUSACR32)

/** \brief 1C84, DMA channel 033 suspend acknowledge register */
#define DMA0_SUSACR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C84u)
/** Alias (User Manual Name) for DMA0_SUSACR33 */
#define DMA0_SUSACR033 (DMA0_SUSACR33)

/** \brief 1C88, DMA channel 034 suspend acknowledge register */
#define DMA0_SUSACR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C88u)
/** Alias (User Manual Name) for DMA0_SUSACR34 */
#define DMA0_SUSACR034 (DMA0_SUSACR34)

/** \brief 1C8C, DMA channel 035 suspend acknowledge register */
#define DMA0_SUSACR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C8Cu)
/** Alias (User Manual Name) for DMA0_SUSACR35 */
#define DMA0_SUSACR035 (DMA0_SUSACR35)

/** \brief 1C90, DMA channel 036 suspend acknowledge register */
#define DMA0_SUSACR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C90u)
/** Alias (User Manual Name) for DMA0_SUSACR36 */
#define DMA0_SUSACR036 (DMA0_SUSACR36)

/** \brief 1C94, DMA channel 037 suspend acknowledge register */
#define DMA0_SUSACR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C94u)
/** Alias (User Manual Name) for DMA0_SUSACR37 */
#define DMA0_SUSACR037 (DMA0_SUSACR37)

/** \brief 1C98, DMA channel 038 suspend acknowledge register */
#define DMA0_SUSACR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C98u)
/** Alias (User Manual Name) for DMA0_SUSACR38 */
#define DMA0_SUSACR038 (DMA0_SUSACR38)

/** \brief 1C9C, DMA channel 039 suspend acknowledge register */
#define DMA0_SUSACR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411C9Cu)
/** Alias (User Manual Name) for DMA0_SUSACR39 */
#define DMA0_SUSACR039 (DMA0_SUSACR39)

/** \brief 1CA0, DMA channel 040 suspend acknowledge register */
#define DMA0_SUSACR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CA0u)
/** Alias (User Manual Name) for DMA0_SUSACR40 */
#define DMA0_SUSACR040 (DMA0_SUSACR40)

/** \brief 1CA4, DMA channel 041 suspend acknowledge register */
#define DMA0_SUSACR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CA4u)
/** Alias (User Manual Name) for DMA0_SUSACR41 */
#define DMA0_SUSACR041 (DMA0_SUSACR41)

/** \brief 1CA8, DMA channel 042 suspend acknowledge register */
#define DMA0_SUSACR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CA8u)
/** Alias (User Manual Name) for DMA0_SUSACR42 */
#define DMA0_SUSACR042 (DMA0_SUSACR42)

/** \brief 1CAC, DMA channel 043 suspend acknowledge register */
#define DMA0_SUSACR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CACu)
/** Alias (User Manual Name) for DMA0_SUSACR43 */
#define DMA0_SUSACR043 (DMA0_SUSACR43)

/** \brief 1CB0, DMA channel 044 suspend acknowledge register */
#define DMA0_SUSACR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CB0u)
/** Alias (User Manual Name) for DMA0_SUSACR44 */
#define DMA0_SUSACR044 (DMA0_SUSACR44)

/** \brief 1CB4, DMA channel 045 suspend acknowledge register */
#define DMA0_SUSACR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CB4u)
/** Alias (User Manual Name) for DMA0_SUSACR45 */
#define DMA0_SUSACR045 (DMA0_SUSACR45)

/** \brief 1CB8, DMA channel 046 suspend acknowledge register */
#define DMA0_SUSACR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CB8u)
/** Alias (User Manual Name) for DMA0_SUSACR46 */
#define DMA0_SUSACR046 (DMA0_SUSACR46)

/** \brief 1CBC, DMA channel 047 suspend acknowledge register */
#define DMA0_SUSACR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CBCu)
/** Alias (User Manual Name) for DMA0_SUSACR47 */
#define DMA0_SUSACR047 (DMA0_SUSACR47)

/** \brief 1CC0, DMA channel 048 suspend acknowledge register */
#define DMA0_SUSACR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CC0u)
/** Alias (User Manual Name) for DMA0_SUSACR48 */
#define DMA0_SUSACR048 (DMA0_SUSACR48)

/** \brief 1CC4, DMA channel 049 suspend acknowledge register */
#define DMA0_SUSACR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CC4u)
/** Alias (User Manual Name) for DMA0_SUSACR49 */
#define DMA0_SUSACR049 (DMA0_SUSACR49)

/** \brief 1CC8, DMA channel 050 suspend acknowledge register */
#define DMA0_SUSACR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CC8u)
/** Alias (User Manual Name) for DMA0_SUSACR50 */
#define DMA0_SUSACR050 (DMA0_SUSACR50)

/** \brief 1CCC, DMA channel 051 suspend acknowledge register */
#define DMA0_SUSACR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CCCu)
/** Alias (User Manual Name) for DMA0_SUSACR51 */
#define DMA0_SUSACR051 (DMA0_SUSACR51)

/** \brief 1CD0, DMA channel 052 suspend acknowledge register */
#define DMA0_SUSACR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CD0u)
/** Alias (User Manual Name) for DMA0_SUSACR52 */
#define DMA0_SUSACR052 (DMA0_SUSACR52)

/** \brief 1CD4, DMA channel 053 suspend acknowledge register */
#define DMA0_SUSACR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CD4u)
/** Alias (User Manual Name) for DMA0_SUSACR53 */
#define DMA0_SUSACR053 (DMA0_SUSACR53)

/** \brief 1CD8, DMA channel 054 suspend acknowledge register */
#define DMA0_SUSACR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CD8u)
/** Alias (User Manual Name) for DMA0_SUSACR54 */
#define DMA0_SUSACR054 (DMA0_SUSACR54)

/** \brief 1CDC, DMA channel 055 suspend acknowledge register */
#define DMA0_SUSACR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CDCu)
/** Alias (User Manual Name) for DMA0_SUSACR55 */
#define DMA0_SUSACR055 (DMA0_SUSACR55)

/** \brief 1CE0, DMA channel 056 suspend acknowledge register */
#define DMA0_SUSACR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CE0u)
/** Alias (User Manual Name) for DMA0_SUSACR56 */
#define DMA0_SUSACR056 (DMA0_SUSACR56)

/** \brief 1CE4, DMA channel 057 suspend acknowledge register */
#define DMA0_SUSACR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CE4u)
/** Alias (User Manual Name) for DMA0_SUSACR57 */
#define DMA0_SUSACR057 (DMA0_SUSACR57)

/** \brief 1CE8, DMA channel 058 suspend acknowledge register */
#define DMA0_SUSACR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CE8u)
/** Alias (User Manual Name) for DMA0_SUSACR58 */
#define DMA0_SUSACR058 (DMA0_SUSACR58)

/** \brief 1CEC, DMA channel 059 suspend acknowledge register */
#define DMA0_SUSACR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CECu)
/** Alias (User Manual Name) for DMA0_SUSACR59 */
#define DMA0_SUSACR059 (DMA0_SUSACR59)

/** \brief 1CF0, DMA channel 060 suspend acknowledge register */
#define DMA0_SUSACR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CF0u)
/** Alias (User Manual Name) for DMA0_SUSACR60 */
#define DMA0_SUSACR060 (DMA0_SUSACR60)

/** \brief 1CF4, DMA channel 061 suspend acknowledge register */
#define DMA0_SUSACR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CF4u)
/** Alias (User Manual Name) for DMA0_SUSACR61 */
#define DMA0_SUSACR061 (DMA0_SUSACR61)

/** \brief 1CF8, DMA channel 062 suspend acknowledge register */
#define DMA0_SUSACR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CF8u)
/** Alias (User Manual Name) for DMA0_SUSACR62 */
#define DMA0_SUSACR062 (DMA0_SUSACR62)

/** \brief 1CFC, DMA channel 063 suspend acknowledge register */
#define DMA0_SUSACR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411CFCu)
/** Alias (User Manual Name) for DMA0_SUSACR63 */
#define DMA0_SUSACR063 (DMA0_SUSACR63)

/** \brief 1D00, DMA channel 064 suspend acknowledge register */
#define DMA0_SUSACR64 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D00u)
/** Alias (User Manual Name) for DMA0_SUSACR64 */
#define DMA0_SUSACR064 (DMA0_SUSACR64)

/** \brief 1D04, DMA channel 065 suspend acknowledge register */
#define DMA0_SUSACR65 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D04u)
/** Alias (User Manual Name) for DMA0_SUSACR65 */
#define DMA0_SUSACR065 (DMA0_SUSACR65)

/** \brief 1D08, DMA channel 066 suspend acknowledge register */
#define DMA0_SUSACR66 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D08u)
/** Alias (User Manual Name) for DMA0_SUSACR66 */
#define DMA0_SUSACR066 (DMA0_SUSACR66)

/** \brief 1D0C, DMA channel 067 suspend acknowledge register */
#define DMA0_SUSACR67 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D0Cu)
/** Alias (User Manual Name) for DMA0_SUSACR67 */
#define DMA0_SUSACR067 (DMA0_SUSACR67)

/** \brief 1D10, DMA channel 068 suspend acknowledge register */
#define DMA0_SUSACR68 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D10u)
/** Alias (User Manual Name) for DMA0_SUSACR68 */
#define DMA0_SUSACR068 (DMA0_SUSACR68)

/** \brief 1D14, DMA channel 069 suspend acknowledge register */
#define DMA0_SUSACR69 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D14u)
/** Alias (User Manual Name) for DMA0_SUSACR69 */
#define DMA0_SUSACR069 (DMA0_SUSACR69)

/** \brief 1D18, DMA channel 070 suspend acknowledge register */
#define DMA0_SUSACR70 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D18u)
/** Alias (User Manual Name) for DMA0_SUSACR70 */
#define DMA0_SUSACR070 (DMA0_SUSACR70)

/** \brief 1D1C, DMA channel 071 suspend acknowledge register */
#define DMA0_SUSACR71 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D1Cu)
/** Alias (User Manual Name) for DMA0_SUSACR71 */
#define DMA0_SUSACR071 (DMA0_SUSACR71)

/** \brief 1D20, DMA channel 072 suspend acknowledge register */
#define DMA0_SUSACR72 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D20u)
/** Alias (User Manual Name) for DMA0_SUSACR72 */
#define DMA0_SUSACR072 (DMA0_SUSACR72)

/** \brief 1D24, DMA channel 073 suspend acknowledge register */
#define DMA0_SUSACR73 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D24u)
/** Alias (User Manual Name) for DMA0_SUSACR73 */
#define DMA0_SUSACR073 (DMA0_SUSACR73)

/** \brief 1D28, DMA channel 074 suspend acknowledge register */
#define DMA0_SUSACR74 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D28u)
/** Alias (User Manual Name) for DMA0_SUSACR74 */
#define DMA0_SUSACR074 (DMA0_SUSACR74)

/** \brief 1D2C, DMA channel 075 suspend acknowledge register */
#define DMA0_SUSACR75 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D2Cu)
/** Alias (User Manual Name) for DMA0_SUSACR75 */
#define DMA0_SUSACR075 (DMA0_SUSACR75)

/** \brief 1D30, DMA channel 076 suspend acknowledge register */
#define DMA0_SUSACR76 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D30u)
/** Alias (User Manual Name) for DMA0_SUSACR76 */
#define DMA0_SUSACR076 (DMA0_SUSACR76)

/** \brief 1D34, DMA channel 077 suspend acknowledge register */
#define DMA0_SUSACR77 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D34u)
/** Alias (User Manual Name) for DMA0_SUSACR77 */
#define DMA0_SUSACR077 (DMA0_SUSACR77)

/** \brief 1D38, DMA channel 078 suspend acknowledge register */
#define DMA0_SUSACR78 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D38u)
/** Alias (User Manual Name) for DMA0_SUSACR78 */
#define DMA0_SUSACR078 (DMA0_SUSACR78)

/** \brief 1D3C, DMA channel 079 suspend acknowledge register */
#define DMA0_SUSACR79 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D3Cu)
/** Alias (User Manual Name) for DMA0_SUSACR79 */
#define DMA0_SUSACR079 (DMA0_SUSACR79)

/** \brief 1D40, DMA channel 080 suspend acknowledge register */
#define DMA0_SUSACR80 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D40u)
/** Alias (User Manual Name) for DMA0_SUSACR80 */
#define DMA0_SUSACR080 (DMA0_SUSACR80)

/** \brief 1D44, DMA channel 081 suspend acknowledge register */
#define DMA0_SUSACR81 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D44u)
/** Alias (User Manual Name) for DMA0_SUSACR81 */
#define DMA0_SUSACR081 (DMA0_SUSACR81)

/** \brief 1D48, DMA channel 082 suspend acknowledge register */
#define DMA0_SUSACR82 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D48u)
/** Alias (User Manual Name) for DMA0_SUSACR82 */
#define DMA0_SUSACR082 (DMA0_SUSACR82)

/** \brief 1D4C, DMA channel 083 suspend acknowledge register */
#define DMA0_SUSACR83 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D4Cu)
/** Alias (User Manual Name) for DMA0_SUSACR83 */
#define DMA0_SUSACR083 (DMA0_SUSACR83)

/** \brief 1D50, DMA channel 084 suspend acknowledge register */
#define DMA0_SUSACR84 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D50u)
/** Alias (User Manual Name) for DMA0_SUSACR84 */
#define DMA0_SUSACR084 (DMA0_SUSACR84)

/** \brief 1D54, DMA channel 085 suspend acknowledge register */
#define DMA0_SUSACR85 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D54u)
/** Alias (User Manual Name) for DMA0_SUSACR85 */
#define DMA0_SUSACR085 (DMA0_SUSACR85)

/** \brief 1D58, DMA channel 086 suspend acknowledge register */
#define DMA0_SUSACR86 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D58u)
/** Alias (User Manual Name) for DMA0_SUSACR86 */
#define DMA0_SUSACR086 (DMA0_SUSACR86)

/** \brief 1D5C, DMA channel 087 suspend acknowledge register */
#define DMA0_SUSACR87 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D5Cu)
/** Alias (User Manual Name) for DMA0_SUSACR87 */
#define DMA0_SUSACR087 (DMA0_SUSACR87)

/** \brief 1D60, DMA channel 088 suspend acknowledge register */
#define DMA0_SUSACR88 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D60u)
/** Alias (User Manual Name) for DMA0_SUSACR88 */
#define DMA0_SUSACR088 (DMA0_SUSACR88)

/** \brief 1D64, DMA channel 089 suspend acknowledge register */
#define DMA0_SUSACR89 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D64u)
/** Alias (User Manual Name) for DMA0_SUSACR89 */
#define DMA0_SUSACR089 (DMA0_SUSACR89)

/** \brief 1D68, DMA channel 090 suspend acknowledge register */
#define DMA0_SUSACR90 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D68u)
/** Alias (User Manual Name) for DMA0_SUSACR90 */
#define DMA0_SUSACR090 (DMA0_SUSACR90)

/** \brief 1D6C, DMA channel 091 suspend acknowledge register */
#define DMA0_SUSACR91 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D6Cu)
/** Alias (User Manual Name) for DMA0_SUSACR91 */
#define DMA0_SUSACR091 (DMA0_SUSACR91)

/** \brief 1D70, DMA channel 092 suspend acknowledge register */
#define DMA0_SUSACR92 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D70u)
/** Alias (User Manual Name) for DMA0_SUSACR92 */
#define DMA0_SUSACR092 (DMA0_SUSACR92)

/** \brief 1D74, DMA channel 093 suspend acknowledge register */
#define DMA0_SUSACR93 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D74u)
/** Alias (User Manual Name) for DMA0_SUSACR93 */
#define DMA0_SUSACR093 (DMA0_SUSACR93)

/** \brief 1D78, DMA channel 094 suspend acknowledge register */
#define DMA0_SUSACR94 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D78u)
/** Alias (User Manual Name) for DMA0_SUSACR94 */
#define DMA0_SUSACR094 (DMA0_SUSACR94)

/** \brief 1D7C, DMA channel 095 suspend acknowledge register */
#define DMA0_SUSACR95 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D7Cu)
/** Alias (User Manual Name) for DMA0_SUSACR95 */
#define DMA0_SUSACR095 (DMA0_SUSACR95)

/** \brief 1D80, DMA channel 096 suspend acknowledge register */
#define DMA0_SUSACR96 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D80u)
/** Alias (User Manual Name) for DMA0_SUSACR96 */
#define DMA0_SUSACR096 (DMA0_SUSACR96)

/** \brief 1D84, DMA channel 097 suspend acknowledge register */
#define DMA0_SUSACR97 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D84u)
/** Alias (User Manual Name) for DMA0_SUSACR97 */
#define DMA0_SUSACR097 (DMA0_SUSACR97)

/** \brief 1D88, DMA channel 098 suspend acknowledge register */
#define DMA0_SUSACR98 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D88u)
/** Alias (User Manual Name) for DMA0_SUSACR98 */
#define DMA0_SUSACR098 (DMA0_SUSACR98)

/** \brief 1D8C, DMA channel 099 suspend acknowledge register */
#define DMA0_SUSACR99 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D8Cu)
/** Alias (User Manual Name) for DMA0_SUSACR99 */
#define DMA0_SUSACR099 (DMA0_SUSACR99)

/** \brief 1D90, DMA channel 100 suspend acknowledge register */
#define DMA0_SUSACR100 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D90u)

/** \brief 1D94, DMA channel 101 suspend acknowledge register */
#define DMA0_SUSACR101 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D94u)

/** \brief 1D98, DMA channel 102 suspend acknowledge register */
#define DMA0_SUSACR102 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D98u)

/** \brief 1D9C, DMA channel 103 suspend acknowledge register */
#define DMA0_SUSACR103 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411D9Cu)

/** \brief 1DA0, DMA channel 104 suspend acknowledge register */
#define DMA0_SUSACR104 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DA0u)

/** \brief 1DA4, DMA channel 105 suspend acknowledge register */
#define DMA0_SUSACR105 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DA4u)

/** \brief 1DA8, DMA channel 106 suspend acknowledge register */
#define DMA0_SUSACR106 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DA8u)

/** \brief 1DAC, DMA channel 107 suspend acknowledge register */
#define DMA0_SUSACR107 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DACu)

/** \brief 1DB0, DMA channel 108 suspend acknowledge register */
#define DMA0_SUSACR108 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DB0u)

/** \brief 1DB4, DMA channel 109 suspend acknowledge register */
#define DMA0_SUSACR109 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DB4u)

/** \brief 1DB8, DMA channel 110 suspend acknowledge register */
#define DMA0_SUSACR110 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DB8u)

/** \brief 1DBC, DMA channel 111 suspend acknowledge register */
#define DMA0_SUSACR111 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DBCu)

/** \brief 1DC0, DMA channel 112 suspend acknowledge register */
#define DMA0_SUSACR112 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DC0u)

/** \brief 1DC4, DMA channel 113 suspend acknowledge register */
#define DMA0_SUSACR113 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DC4u)

/** \brief 1DC8, DMA channel 114 suspend acknowledge register */
#define DMA0_SUSACR114 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DC8u)

/** \brief 1DCC, DMA channel 115 suspend acknowledge register */
#define DMA0_SUSACR115 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DCCu)

/** \brief 1DD0, DMA channel 116 suspend acknowledge register */
#define DMA0_SUSACR116 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DD0u)

/** \brief 1DD4, DMA channel 117 suspend acknowledge register */
#define DMA0_SUSACR117 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DD4u)

/** \brief 1DD8, DMA channel 118 suspend acknowledge register */
#define DMA0_SUSACR118 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DD8u)

/** \brief 1DDC, DMA channel 119 suspend acknowledge register */
#define DMA0_SUSACR119 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DDCu)

/** \brief 1DE0, DMA channel 120 suspend acknowledge register */
#define DMA0_SUSACR120 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DE0u)

/** \brief 1DE4, DMA channel 121 suspend acknowledge register */
#define DMA0_SUSACR121 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DE4u)

/** \brief 1DE8, DMA channel 122 suspend acknowledge register */
#define DMA0_SUSACR122 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DE8u)

/** \brief 1DEC, DMA channel 123 suspend acknowledge register */
#define DMA0_SUSACR123 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DECu)

/** \brief 1DF0, DMA channel 124 suspend acknowledge register */
#define DMA0_SUSACR124 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DF0u)

/** \brief 1DF4, DMA channel 125 suspend acknowledge register */
#define DMA0_SUSACR125 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DF4u)

/** \brief 1DF8, DMA channel 126 suspend acknowledge register */
#define DMA0_SUSACR126 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DF8u)

/** \brief 1DFC, DMA channel 127 suspend acknowledge register */
#define DMA0_SUSACR127 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4411DFCu)

/** \brief 1E00, DMA channel 000 transaction state register */
#define DMA0_TSR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E00u)
/** Alias (User Manual Name) for DMA0_TSR0 */
#define DMA0_TSR000 (DMA0_TSR0)

/** \brief 1E04, DMA channel 001 transaction state register */
#define DMA0_TSR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E04u)
/** Alias (User Manual Name) for DMA0_TSR1 */
#define DMA0_TSR001 (DMA0_TSR1)

/** \brief 1E08, DMA channel 002 transaction state register */
#define DMA0_TSR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E08u)
/** Alias (User Manual Name) for DMA0_TSR2 */
#define DMA0_TSR002 (DMA0_TSR2)

/** \brief 1E0C, DMA channel 003 transaction state register */
#define DMA0_TSR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E0Cu)
/** Alias (User Manual Name) for DMA0_TSR3 */
#define DMA0_TSR003 (DMA0_TSR3)

/** \brief 1E10, DMA channel 004 transaction state register */
#define DMA0_TSR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E10u)
/** Alias (User Manual Name) for DMA0_TSR4 */
#define DMA0_TSR004 (DMA0_TSR4)

/** \brief 1E14, DMA channel 005 transaction state register */
#define DMA0_TSR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E14u)
/** Alias (User Manual Name) for DMA0_TSR5 */
#define DMA0_TSR005 (DMA0_TSR5)

/** \brief 1E18, DMA channel 006 transaction state register */
#define DMA0_TSR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E18u)
/** Alias (User Manual Name) for DMA0_TSR6 */
#define DMA0_TSR006 (DMA0_TSR6)

/** \brief 1E1C, DMA channel 007 transaction state register */
#define DMA0_TSR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E1Cu)
/** Alias (User Manual Name) for DMA0_TSR7 */
#define DMA0_TSR007 (DMA0_TSR7)

/** \brief 1E20, DMA channel 008 transaction state register */
#define DMA0_TSR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E20u)
/** Alias (User Manual Name) for DMA0_TSR8 */
#define DMA0_TSR008 (DMA0_TSR8)

/** \brief 1E24, DMA channel 009 transaction state register */
#define DMA0_TSR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E24u)
/** Alias (User Manual Name) for DMA0_TSR9 */
#define DMA0_TSR009 (DMA0_TSR9)

/** \brief 1E28, DMA channel 010 transaction state register */
#define DMA0_TSR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E28u)
/** Alias (User Manual Name) for DMA0_TSR10 */
#define DMA0_TSR010 (DMA0_TSR10)

/** \brief 1E2C, DMA channel 011 transaction state register */
#define DMA0_TSR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E2Cu)
/** Alias (User Manual Name) for DMA0_TSR11 */
#define DMA0_TSR011 (DMA0_TSR11)

/** \brief 1E30, DMA channel 012 transaction state register */
#define DMA0_TSR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E30u)
/** Alias (User Manual Name) for DMA0_TSR12 */
#define DMA0_TSR012 (DMA0_TSR12)

/** \brief 1E34, DMA channel 013 transaction state register */
#define DMA0_TSR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E34u)
/** Alias (User Manual Name) for DMA0_TSR13 */
#define DMA0_TSR013 (DMA0_TSR13)

/** \brief 1E38, DMA channel 014 transaction state register */
#define DMA0_TSR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E38u)
/** Alias (User Manual Name) for DMA0_TSR14 */
#define DMA0_TSR014 (DMA0_TSR14)

/** \brief 1E3C, DMA channel 015 transaction state register */
#define DMA0_TSR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E3Cu)
/** Alias (User Manual Name) for DMA0_TSR15 */
#define DMA0_TSR015 (DMA0_TSR15)

/** \brief 1E40, DMA channel 016 transaction state register */
#define DMA0_TSR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E40u)
/** Alias (User Manual Name) for DMA0_TSR16 */
#define DMA0_TSR016 (DMA0_TSR16)

/** \brief 1E44, DMA channel 017 transaction state register */
#define DMA0_TSR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E44u)
/** Alias (User Manual Name) for DMA0_TSR17 */
#define DMA0_TSR017 (DMA0_TSR17)

/** \brief 1E48, DMA channel 018 transaction state register */
#define DMA0_TSR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E48u)
/** Alias (User Manual Name) for DMA0_TSR18 */
#define DMA0_TSR018 (DMA0_TSR18)

/** \brief 1E4C, DMA channel 019 transaction state register */
#define DMA0_TSR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E4Cu)
/** Alias (User Manual Name) for DMA0_TSR19 */
#define DMA0_TSR019 (DMA0_TSR19)

/** \brief 1E50, DMA channel 020 transaction state register */
#define DMA0_TSR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E50u)
/** Alias (User Manual Name) for DMA0_TSR20 */
#define DMA0_TSR020 (DMA0_TSR20)

/** \brief 1E54, DMA channel 021 transaction state register */
#define DMA0_TSR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E54u)
/** Alias (User Manual Name) for DMA0_TSR21 */
#define DMA0_TSR021 (DMA0_TSR21)

/** \brief 1E58, DMA channel 022 transaction state register */
#define DMA0_TSR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E58u)
/** Alias (User Manual Name) for DMA0_TSR22 */
#define DMA0_TSR022 (DMA0_TSR22)

/** \brief 1E5C, DMA channel 023 transaction state register */
#define DMA0_TSR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E5Cu)
/** Alias (User Manual Name) for DMA0_TSR23 */
#define DMA0_TSR023 (DMA0_TSR23)

/** \brief 1E60, DMA channel 024 transaction state register */
#define DMA0_TSR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E60u)
/** Alias (User Manual Name) for DMA0_TSR24 */
#define DMA0_TSR024 (DMA0_TSR24)

/** \brief 1E64, DMA channel 025 transaction state register */
#define DMA0_TSR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E64u)
/** Alias (User Manual Name) for DMA0_TSR25 */
#define DMA0_TSR025 (DMA0_TSR25)

/** \brief 1E68, DMA channel 026 transaction state register */
#define DMA0_TSR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E68u)
/** Alias (User Manual Name) for DMA0_TSR26 */
#define DMA0_TSR026 (DMA0_TSR26)

/** \brief 1E6C, DMA channel 027 transaction state register */
#define DMA0_TSR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E6Cu)
/** Alias (User Manual Name) for DMA0_TSR27 */
#define DMA0_TSR027 (DMA0_TSR27)

/** \brief 1E70, DMA channel 028 transaction state register */
#define DMA0_TSR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E70u)
/** Alias (User Manual Name) for DMA0_TSR28 */
#define DMA0_TSR028 (DMA0_TSR28)

/** \brief 1E74, DMA channel 029 transaction state register */
#define DMA0_TSR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E74u)
/** Alias (User Manual Name) for DMA0_TSR29 */
#define DMA0_TSR029 (DMA0_TSR29)

/** \brief 1E78, DMA channel 030 transaction state register */
#define DMA0_TSR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E78u)
/** Alias (User Manual Name) for DMA0_TSR30 */
#define DMA0_TSR030 (DMA0_TSR30)

/** \brief 1E7C, DMA channel 031 transaction state register */
#define DMA0_TSR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E7Cu)
/** Alias (User Manual Name) for DMA0_TSR31 */
#define DMA0_TSR031 (DMA0_TSR31)

/** \brief 1E80, DMA channel 032 transaction state register */
#define DMA0_TSR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E80u)
/** Alias (User Manual Name) for DMA0_TSR32 */
#define DMA0_TSR032 (DMA0_TSR32)

/** \brief 1E84, DMA channel 033 transaction state register */
#define DMA0_TSR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E84u)
/** Alias (User Manual Name) for DMA0_TSR33 */
#define DMA0_TSR033 (DMA0_TSR33)

/** \brief 1E88, DMA channel 034 transaction state register */
#define DMA0_TSR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E88u)
/** Alias (User Manual Name) for DMA0_TSR34 */
#define DMA0_TSR034 (DMA0_TSR34)

/** \brief 1E8C, DMA channel 035 transaction state register */
#define DMA0_TSR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E8Cu)
/** Alias (User Manual Name) for DMA0_TSR35 */
#define DMA0_TSR035 (DMA0_TSR35)

/** \brief 1E90, DMA channel 036 transaction state register */
#define DMA0_TSR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E90u)
/** Alias (User Manual Name) for DMA0_TSR36 */
#define DMA0_TSR036 (DMA0_TSR36)

/** \brief 1E94, DMA channel 037 transaction state register */
#define DMA0_TSR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E94u)
/** Alias (User Manual Name) for DMA0_TSR37 */
#define DMA0_TSR037 (DMA0_TSR37)

/** \brief 1E98, DMA channel 038 transaction state register */
#define DMA0_TSR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E98u)
/** Alias (User Manual Name) for DMA0_TSR38 */
#define DMA0_TSR038 (DMA0_TSR38)

/** \brief 1E9C, DMA channel 039 transaction state register */
#define DMA0_TSR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411E9Cu)
/** Alias (User Manual Name) for DMA0_TSR39 */
#define DMA0_TSR039 (DMA0_TSR39)

/** \brief 1EA0, DMA channel 040 transaction state register */
#define DMA0_TSR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EA0u)
/** Alias (User Manual Name) for DMA0_TSR40 */
#define DMA0_TSR040 (DMA0_TSR40)

/** \brief 1EA4, DMA channel 041 transaction state register */
#define DMA0_TSR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EA4u)
/** Alias (User Manual Name) for DMA0_TSR41 */
#define DMA0_TSR041 (DMA0_TSR41)

/** \brief 1EA8, DMA channel 042 transaction state register */
#define DMA0_TSR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EA8u)
/** Alias (User Manual Name) for DMA0_TSR42 */
#define DMA0_TSR042 (DMA0_TSR42)

/** \brief 1EAC, DMA channel 043 transaction state register */
#define DMA0_TSR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EACu)
/** Alias (User Manual Name) for DMA0_TSR43 */
#define DMA0_TSR043 (DMA0_TSR43)

/** \brief 1EB0, DMA channel 044 transaction state register */
#define DMA0_TSR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EB0u)
/** Alias (User Manual Name) for DMA0_TSR44 */
#define DMA0_TSR044 (DMA0_TSR44)

/** \brief 1EB4, DMA channel 045 transaction state register */
#define DMA0_TSR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EB4u)
/** Alias (User Manual Name) for DMA0_TSR45 */
#define DMA0_TSR045 (DMA0_TSR45)

/** \brief 1EB8, DMA channel 046 transaction state register */
#define DMA0_TSR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EB8u)
/** Alias (User Manual Name) for DMA0_TSR46 */
#define DMA0_TSR046 (DMA0_TSR46)

/** \brief 1EBC, DMA channel 047 transaction state register */
#define DMA0_TSR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EBCu)
/** Alias (User Manual Name) for DMA0_TSR47 */
#define DMA0_TSR047 (DMA0_TSR47)

/** \brief 1EC0, DMA channel 048 transaction state register */
#define DMA0_TSR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EC0u)
/** Alias (User Manual Name) for DMA0_TSR48 */
#define DMA0_TSR048 (DMA0_TSR48)

/** \brief 1EC4, DMA channel 049 transaction state register */
#define DMA0_TSR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EC4u)
/** Alias (User Manual Name) for DMA0_TSR49 */
#define DMA0_TSR049 (DMA0_TSR49)

/** \brief 1EC8, DMA channel 050 transaction state register */
#define DMA0_TSR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EC8u)
/** Alias (User Manual Name) for DMA0_TSR50 */
#define DMA0_TSR050 (DMA0_TSR50)

/** \brief 1ECC, DMA channel 051 transaction state register */
#define DMA0_TSR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411ECCu)
/** Alias (User Manual Name) for DMA0_TSR51 */
#define DMA0_TSR051 (DMA0_TSR51)

/** \brief 1ED0, DMA channel 052 transaction state register */
#define DMA0_TSR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411ED0u)
/** Alias (User Manual Name) for DMA0_TSR52 */
#define DMA0_TSR052 (DMA0_TSR52)

/** \brief 1ED4, DMA channel 053 transaction state register */
#define DMA0_TSR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411ED4u)
/** Alias (User Manual Name) for DMA0_TSR53 */
#define DMA0_TSR053 (DMA0_TSR53)

/** \brief 1ED8, DMA channel 054 transaction state register */
#define DMA0_TSR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411ED8u)
/** Alias (User Manual Name) for DMA0_TSR54 */
#define DMA0_TSR054 (DMA0_TSR54)

/** \brief 1EDC, DMA channel 055 transaction state register */
#define DMA0_TSR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EDCu)
/** Alias (User Manual Name) for DMA0_TSR55 */
#define DMA0_TSR055 (DMA0_TSR55)

/** \brief 1EE0, DMA channel 056 transaction state register */
#define DMA0_TSR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EE0u)
/** Alias (User Manual Name) for DMA0_TSR56 */
#define DMA0_TSR056 (DMA0_TSR56)

/** \brief 1EE4, DMA channel 057 transaction state register */
#define DMA0_TSR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EE4u)
/** Alias (User Manual Name) for DMA0_TSR57 */
#define DMA0_TSR057 (DMA0_TSR57)

/** \brief 1EE8, DMA channel 058 transaction state register */
#define DMA0_TSR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EE8u)
/** Alias (User Manual Name) for DMA0_TSR58 */
#define DMA0_TSR058 (DMA0_TSR58)

/** \brief 1EEC, DMA channel 059 transaction state register */
#define DMA0_TSR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EECu)
/** Alias (User Manual Name) for DMA0_TSR59 */
#define DMA0_TSR059 (DMA0_TSR59)

/** \brief 1EF0, DMA channel 060 transaction state register */
#define DMA0_TSR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EF0u)
/** Alias (User Manual Name) for DMA0_TSR60 */
#define DMA0_TSR060 (DMA0_TSR60)

/** \brief 1EF4, DMA channel 061 transaction state register */
#define DMA0_TSR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EF4u)
/** Alias (User Manual Name) for DMA0_TSR61 */
#define DMA0_TSR061 (DMA0_TSR61)

/** \brief 1EF8, DMA channel 062 transaction state register */
#define DMA0_TSR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EF8u)
/** Alias (User Manual Name) for DMA0_TSR62 */
#define DMA0_TSR062 (DMA0_TSR62)

/** \brief 1EFC, DMA channel 063 transaction state register */
#define DMA0_TSR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411EFCu)
/** Alias (User Manual Name) for DMA0_TSR63 */
#define DMA0_TSR063 (DMA0_TSR63)

/** \brief 1F00, DMA channel 064 transaction state register */
#define DMA0_TSR64 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F00u)
/** Alias (User Manual Name) for DMA0_TSR64 */
#define DMA0_TSR064 (DMA0_TSR64)

/** \brief 1F04, DMA channel 065 transaction state register */
#define DMA0_TSR65 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F04u)
/** Alias (User Manual Name) for DMA0_TSR65 */
#define DMA0_TSR065 (DMA0_TSR65)

/** \brief 1F08, DMA channel 066 transaction state register */
#define DMA0_TSR66 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F08u)
/** Alias (User Manual Name) for DMA0_TSR66 */
#define DMA0_TSR066 (DMA0_TSR66)

/** \brief 1F0C, DMA channel 067 transaction state register */
#define DMA0_TSR67 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F0Cu)
/** Alias (User Manual Name) for DMA0_TSR67 */
#define DMA0_TSR067 (DMA0_TSR67)

/** \brief 1F10, DMA channel 068 transaction state register */
#define DMA0_TSR68 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F10u)
/** Alias (User Manual Name) for DMA0_TSR68 */
#define DMA0_TSR068 (DMA0_TSR68)

/** \brief 1F14, DMA channel 069 transaction state register */
#define DMA0_TSR69 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F14u)
/** Alias (User Manual Name) for DMA0_TSR69 */
#define DMA0_TSR069 (DMA0_TSR69)

/** \brief 1F18, DMA channel 070 transaction state register */
#define DMA0_TSR70 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F18u)
/** Alias (User Manual Name) for DMA0_TSR70 */
#define DMA0_TSR070 (DMA0_TSR70)

/** \brief 1F1C, DMA channel 071 transaction state register */
#define DMA0_TSR71 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F1Cu)
/** Alias (User Manual Name) for DMA0_TSR71 */
#define DMA0_TSR071 (DMA0_TSR71)

/** \brief 1F20, DMA channel 072 transaction state register */
#define DMA0_TSR72 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F20u)
/** Alias (User Manual Name) for DMA0_TSR72 */
#define DMA0_TSR072 (DMA0_TSR72)

/** \brief 1F24, DMA channel 073 transaction state register */
#define DMA0_TSR73 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F24u)
/** Alias (User Manual Name) for DMA0_TSR73 */
#define DMA0_TSR073 (DMA0_TSR73)

/** \brief 1F28, DMA channel 074 transaction state register */
#define DMA0_TSR74 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F28u)
/** Alias (User Manual Name) for DMA0_TSR74 */
#define DMA0_TSR074 (DMA0_TSR74)

/** \brief 1F2C, DMA channel 075 transaction state register */
#define DMA0_TSR75 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F2Cu)
/** Alias (User Manual Name) for DMA0_TSR75 */
#define DMA0_TSR075 (DMA0_TSR75)

/** \brief 1F30, DMA channel 076 transaction state register */
#define DMA0_TSR76 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F30u)
/** Alias (User Manual Name) for DMA0_TSR76 */
#define DMA0_TSR076 (DMA0_TSR76)

/** \brief 1F34, DMA channel 077 transaction state register */
#define DMA0_TSR77 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F34u)
/** Alias (User Manual Name) for DMA0_TSR77 */
#define DMA0_TSR077 (DMA0_TSR77)

/** \brief 1F38, DMA channel 078 transaction state register */
#define DMA0_TSR78 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F38u)
/** Alias (User Manual Name) for DMA0_TSR78 */
#define DMA0_TSR078 (DMA0_TSR78)

/** \brief 1F3C, DMA channel 079 transaction state register */
#define DMA0_TSR79 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F3Cu)
/** Alias (User Manual Name) for DMA0_TSR79 */
#define DMA0_TSR079 (DMA0_TSR79)

/** \brief 1F40, DMA channel 080 transaction state register */
#define DMA0_TSR80 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F40u)
/** Alias (User Manual Name) for DMA0_TSR80 */
#define DMA0_TSR080 (DMA0_TSR80)

/** \brief 1F44, DMA channel 081 transaction state register */
#define DMA0_TSR81 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F44u)
/** Alias (User Manual Name) for DMA0_TSR81 */
#define DMA0_TSR081 (DMA0_TSR81)

/** \brief 1F48, DMA channel 082 transaction state register */
#define DMA0_TSR82 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F48u)
/** Alias (User Manual Name) for DMA0_TSR82 */
#define DMA0_TSR082 (DMA0_TSR82)

/** \brief 1F4C, DMA channel 083 transaction state register */
#define DMA0_TSR83 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F4Cu)
/** Alias (User Manual Name) for DMA0_TSR83 */
#define DMA0_TSR083 (DMA0_TSR83)

/** \brief 1F50, DMA channel 084 transaction state register */
#define DMA0_TSR84 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F50u)
/** Alias (User Manual Name) for DMA0_TSR84 */
#define DMA0_TSR084 (DMA0_TSR84)

/** \brief 1F54, DMA channel 085 transaction state register */
#define DMA0_TSR85 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F54u)
/** Alias (User Manual Name) for DMA0_TSR85 */
#define DMA0_TSR085 (DMA0_TSR85)

/** \brief 1F58, DMA channel 086 transaction state register */
#define DMA0_TSR86 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F58u)
/** Alias (User Manual Name) for DMA0_TSR86 */
#define DMA0_TSR086 (DMA0_TSR86)

/** \brief 1F5C, DMA channel 087 transaction state register */
#define DMA0_TSR87 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F5Cu)
/** Alias (User Manual Name) for DMA0_TSR87 */
#define DMA0_TSR087 (DMA0_TSR87)

/** \brief 1F60, DMA channel 088 transaction state register */
#define DMA0_TSR88 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F60u)
/** Alias (User Manual Name) for DMA0_TSR88 */
#define DMA0_TSR088 (DMA0_TSR88)

/** \brief 1F64, DMA channel 089 transaction state register */
#define DMA0_TSR89 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F64u)
/** Alias (User Manual Name) for DMA0_TSR89 */
#define DMA0_TSR089 (DMA0_TSR89)

/** \brief 1F68, DMA channel 090 transaction state register */
#define DMA0_TSR90 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F68u)
/** Alias (User Manual Name) for DMA0_TSR90 */
#define DMA0_TSR090 (DMA0_TSR90)

/** \brief 1F6C, DMA channel 091 transaction state register */
#define DMA0_TSR91 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F6Cu)
/** Alias (User Manual Name) for DMA0_TSR91 */
#define DMA0_TSR091 (DMA0_TSR91)

/** \brief 1F70, DMA channel 092 transaction state register */
#define DMA0_TSR92 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F70u)
/** Alias (User Manual Name) for DMA0_TSR92 */
#define DMA0_TSR092 (DMA0_TSR92)

/** \brief 1F74, DMA channel 093 transaction state register */
#define DMA0_TSR93 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F74u)
/** Alias (User Manual Name) for DMA0_TSR93 */
#define DMA0_TSR093 (DMA0_TSR93)

/** \brief 1F78, DMA channel 094 transaction state register */
#define DMA0_TSR94 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F78u)
/** Alias (User Manual Name) for DMA0_TSR94 */
#define DMA0_TSR094 (DMA0_TSR94)

/** \brief 1F7C, DMA channel 095 transaction state register */
#define DMA0_TSR95 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F7Cu)
/** Alias (User Manual Name) for DMA0_TSR95 */
#define DMA0_TSR095 (DMA0_TSR95)

/** \brief 1F80, DMA channel 096 transaction state register */
#define DMA0_TSR96 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F80u)
/** Alias (User Manual Name) for DMA0_TSR96 */
#define DMA0_TSR096 (DMA0_TSR96)

/** \brief 1F84, DMA channel 097 transaction state register */
#define DMA0_TSR97 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F84u)
/** Alias (User Manual Name) for DMA0_TSR97 */
#define DMA0_TSR097 (DMA0_TSR97)

/** \brief 1F88, DMA channel 098 transaction state register */
#define DMA0_TSR98 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F88u)
/** Alias (User Manual Name) for DMA0_TSR98 */
#define DMA0_TSR098 (DMA0_TSR98)

/** \brief 1F8C, DMA channel 099 transaction state register */
#define DMA0_TSR99 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F8Cu)
/** Alias (User Manual Name) for DMA0_TSR99 */
#define DMA0_TSR099 (DMA0_TSR99)

/** \brief 1F90, DMA channel 100 transaction state register */
#define DMA0_TSR100 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F90u)

/** \brief 1F94, DMA channel 101 transaction state register */
#define DMA0_TSR101 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F94u)

/** \brief 1F98, DMA channel 102 transaction state register */
#define DMA0_TSR102 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F98u)

/** \brief 1F9C, DMA channel 103 transaction state register */
#define DMA0_TSR103 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411F9Cu)

/** \brief 1FA0, DMA channel 104 transaction state register */
#define DMA0_TSR104 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FA0u)

/** \brief 1FA4, DMA channel 105 transaction state register */
#define DMA0_TSR105 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FA4u)

/** \brief 1FA8, DMA channel 106 transaction state register */
#define DMA0_TSR106 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FA8u)

/** \brief 1FAC, DMA channel 107 transaction state register */
#define DMA0_TSR107 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FACu)

/** \brief 1FB0, DMA channel 108 transaction state register */
#define DMA0_TSR108 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FB0u)

/** \brief 1FB4, DMA channel 109 transaction state register */
#define DMA0_TSR109 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FB4u)

/** \brief 1FB8, DMA channel 110 transaction state register */
#define DMA0_TSR110 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FB8u)

/** \brief 1FBC, DMA channel 111 transaction state register */
#define DMA0_TSR111 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FBCu)

/** \brief 1FC0, DMA channel 112 transaction state register */
#define DMA0_TSR112 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FC0u)

/** \brief 1FC4, DMA channel 113 transaction state register */
#define DMA0_TSR113 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FC4u)

/** \brief 1FC8, DMA channel 114 transaction state register */
#define DMA0_TSR114 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FC8u)

/** \brief 1FCC, DMA channel 115 transaction state register */
#define DMA0_TSR115 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FCCu)

/** \brief 1FD0, DMA channel 116 transaction state register */
#define DMA0_TSR116 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FD0u)

/** \brief 1FD4, DMA channel 117 transaction state register */
#define DMA0_TSR117 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FD4u)

/** \brief 1FD8, DMA channel 118 transaction state register */
#define DMA0_TSR118 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FD8u)

/** \brief 1FDC, DMA channel 119 transaction state register */
#define DMA0_TSR119 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FDCu)

/** \brief 1FE0, DMA channel 120 transaction state register */
#define DMA0_TSR120 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FE0u)

/** \brief 1FE4, DMA channel 121 transaction state register */
#define DMA0_TSR121 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FE4u)

/** \brief 1FE8, DMA channel 122 transaction state register */
#define DMA0_TSR122 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FE8u)

/** \brief 1FEC, DMA channel 123 transaction state register */
#define DMA0_TSR123 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FECu)

/** \brief 1FF0, DMA channel 124 transaction state register */
#define DMA0_TSR124 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FF0u)

/** \brief 1FF4, DMA channel 125 transaction state register */
#define DMA0_TSR125 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FF4u)

/** \brief 1FF8, DMA channel 126 transaction state register */
#define DMA0_TSR126 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FF8u)

/** \brief 1FFC, DMA channel 127 transaction state register */
#define DMA0_TSR127 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4411FFCu)

/** \brief 2000, DMA channel 000 read data CRC register */
#define DMA0_CH0_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412000u)
/** Alias (User Manual Name) for DMA0_CH0_RDCRCR */
#define DMA0_RDCRCR000 (DMA0_CH0_RDCRCR)

/** \brief 2004, DMA channel 000 source and destination address CRC register */
#define DMA0_CH0_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412004u)
/** Alias (User Manual Name) for DMA0_CH0_SDCRCR */
#define DMA0_SDCRCR000 (DMA0_CH0_SDCRCR)

/** \brief 2008, DMA channel 000 source address register */
#define DMA0_CH0_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412008u)
/** Alias (User Manual Name) for DMA0_CH0_SADR */
#define DMA0_SADR000 (DMA0_CH0_SADR)

/** \brief 200C, DMA channel 000 destination address register */
#define DMA0_CH0_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441200Cu)
/** Alias (User Manual Name) for DMA0_CH0_DADR */
#define DMA0_DADR000 (DMA0_CH0_DADR)

/** \brief 2010, DMA channel 000 address and interrupt control register */
#define DMA0_CH0_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412010u)
/** Alias (User Manual Name) for DMA0_CH0_ADICR */
#define DMA0_ADICR000 (DMA0_CH0_ADICR)

/** \brief 2014, DMA channel 000 configuration register */
#define DMA0_CH0_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412014u)
/** Alias (User Manual Name) for DMA0_CH0_CHCFGR */
#define DMA0_CHCFGR000 (DMA0_CH0_CHCFGR)

/** \brief 2018, DMA channel 000 shadow address register */
#define DMA0_CH0_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412018u)
/** Alias (User Manual Name) for DMA0_CH0_SHADR */
#define DMA0_SHADR000 (DMA0_CH0_SHADR)

/** \brief 201C, DMA channel 000 control and status register */
#define DMA0_CH0_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441201Cu)
/** Alias (User Manual Name) for DMA0_CH0_CHCSR */
#define DMA0_CHCSR000 (DMA0_CH0_CHCSR)

/** \brief 2020, DMA channel 001 read data CRC register */
#define DMA0_CH1_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412020u)
/** Alias (User Manual Name) for DMA0_CH1_RDCRCR */
#define DMA0_RDCRCR001 (DMA0_CH1_RDCRCR)

/** \brief 2024, DMA channel 001 source and destination address CRC register */
#define DMA0_CH1_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412024u)
/** Alias (User Manual Name) for DMA0_CH1_SDCRCR */
#define DMA0_SDCRCR001 (DMA0_CH1_SDCRCR)

/** \brief 2028, DMA channel 001 source address register */
#define DMA0_CH1_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412028u)
/** Alias (User Manual Name) for DMA0_CH1_SADR */
#define DMA0_SADR001 (DMA0_CH1_SADR)

/** \brief 202C, DMA channel 001 destination address register */
#define DMA0_CH1_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441202Cu)
/** Alias (User Manual Name) for DMA0_CH1_DADR */
#define DMA0_DADR001 (DMA0_CH1_DADR)

/** \brief 2030, DMA channel 001 address and interrupt control register */
#define DMA0_CH1_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412030u)
/** Alias (User Manual Name) for DMA0_CH1_ADICR */
#define DMA0_ADICR001 (DMA0_CH1_ADICR)

/** \brief 2034, DMA channel 001 configuration register */
#define DMA0_CH1_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412034u)
/** Alias (User Manual Name) for DMA0_CH1_CHCFGR */
#define DMA0_CHCFGR001 (DMA0_CH1_CHCFGR)

/** \brief 2038, DMA channel 001 shadow address register */
#define DMA0_CH1_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412038u)
/** Alias (User Manual Name) for DMA0_CH1_SHADR */
#define DMA0_SHADR001 (DMA0_CH1_SHADR)

/** \brief 203C, DMA channel 001 control and status register */
#define DMA0_CH1_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441203Cu)
/** Alias (User Manual Name) for DMA0_CH1_CHCSR */
#define DMA0_CHCSR001 (DMA0_CH1_CHCSR)

/** \brief 2040, DMA channel 002 read data CRC register */
#define DMA0_CH2_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412040u)
/** Alias (User Manual Name) for DMA0_CH2_RDCRCR */
#define DMA0_RDCRCR002 (DMA0_CH2_RDCRCR)

/** \brief 2044, DMA channel 002 source and destination address CRC register */
#define DMA0_CH2_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412044u)
/** Alias (User Manual Name) for DMA0_CH2_SDCRCR */
#define DMA0_SDCRCR002 (DMA0_CH2_SDCRCR)

/** \brief 2048, DMA channel 002 source address register */
#define DMA0_CH2_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412048u)
/** Alias (User Manual Name) for DMA0_CH2_SADR */
#define DMA0_SADR002 (DMA0_CH2_SADR)

/** \brief 204C, DMA channel 002 destination address register */
#define DMA0_CH2_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441204Cu)
/** Alias (User Manual Name) for DMA0_CH2_DADR */
#define DMA0_DADR002 (DMA0_CH2_DADR)

/** \brief 2050, DMA channel 002 address and interrupt control register */
#define DMA0_CH2_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412050u)
/** Alias (User Manual Name) for DMA0_CH2_ADICR */
#define DMA0_ADICR002 (DMA0_CH2_ADICR)

/** \brief 2054, DMA channel 002 configuration register */
#define DMA0_CH2_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412054u)
/** Alias (User Manual Name) for DMA0_CH2_CHCFGR */
#define DMA0_CHCFGR002 (DMA0_CH2_CHCFGR)

/** \brief 2058, DMA channel 002 shadow address register */
#define DMA0_CH2_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412058u)
/** Alias (User Manual Name) for DMA0_CH2_SHADR */
#define DMA0_SHADR002 (DMA0_CH2_SHADR)

/** \brief 205C, DMA channel 002 control and status register */
#define DMA0_CH2_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441205Cu)
/** Alias (User Manual Name) for DMA0_CH2_CHCSR */
#define DMA0_CHCSR002 (DMA0_CH2_CHCSR)

/** \brief 2060, DMA channel 003 read data CRC register */
#define DMA0_CH3_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412060u)
/** Alias (User Manual Name) for DMA0_CH3_RDCRCR */
#define DMA0_RDCRCR003 (DMA0_CH3_RDCRCR)

/** \brief 2064, DMA channel 003 source and destination address CRC register */
#define DMA0_CH3_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412064u)
/** Alias (User Manual Name) for DMA0_CH3_SDCRCR */
#define DMA0_SDCRCR003 (DMA0_CH3_SDCRCR)

/** \brief 2068, DMA channel 003 source address register */
#define DMA0_CH3_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412068u)
/** Alias (User Manual Name) for DMA0_CH3_SADR */
#define DMA0_SADR003 (DMA0_CH3_SADR)

/** \brief 206C, DMA channel 003 destination address register */
#define DMA0_CH3_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441206Cu)
/** Alias (User Manual Name) for DMA0_CH3_DADR */
#define DMA0_DADR003 (DMA0_CH3_DADR)

/** \brief 2070, DMA channel 003 address and interrupt control register */
#define DMA0_CH3_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412070u)
/** Alias (User Manual Name) for DMA0_CH3_ADICR */
#define DMA0_ADICR003 (DMA0_CH3_ADICR)

/** \brief 2074, DMA channel 003 configuration register */
#define DMA0_CH3_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412074u)
/** Alias (User Manual Name) for DMA0_CH3_CHCFGR */
#define DMA0_CHCFGR003 (DMA0_CH3_CHCFGR)

/** \brief 2078, DMA channel 003 shadow address register */
#define DMA0_CH3_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412078u)
/** Alias (User Manual Name) for DMA0_CH3_SHADR */
#define DMA0_SHADR003 (DMA0_CH3_SHADR)

/** \brief 207C, DMA channel 003 control and status register */
#define DMA0_CH3_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441207Cu)
/** Alias (User Manual Name) for DMA0_CH3_CHCSR */
#define DMA0_CHCSR003 (DMA0_CH3_CHCSR)

/** \brief 2080, DMA channel 004 read data CRC register */
#define DMA0_CH4_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412080u)
/** Alias (User Manual Name) for DMA0_CH4_RDCRCR */
#define DMA0_RDCRCR004 (DMA0_CH4_RDCRCR)

/** \brief 2084, DMA channel 004 source and destination address CRC register */
#define DMA0_CH4_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412084u)
/** Alias (User Manual Name) for DMA0_CH4_SDCRCR */
#define DMA0_SDCRCR004 (DMA0_CH4_SDCRCR)

/** \brief 2088, DMA channel 004 source address register */
#define DMA0_CH4_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412088u)
/** Alias (User Manual Name) for DMA0_CH4_SADR */
#define DMA0_SADR004 (DMA0_CH4_SADR)

/** \brief 208C, DMA channel 004 destination address register */
#define DMA0_CH4_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441208Cu)
/** Alias (User Manual Name) for DMA0_CH4_DADR */
#define DMA0_DADR004 (DMA0_CH4_DADR)

/** \brief 2090, DMA channel 004 address and interrupt control register */
#define DMA0_CH4_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412090u)
/** Alias (User Manual Name) for DMA0_CH4_ADICR */
#define DMA0_ADICR004 (DMA0_CH4_ADICR)

/** \brief 2094, DMA channel 004 configuration register */
#define DMA0_CH4_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412094u)
/** Alias (User Manual Name) for DMA0_CH4_CHCFGR */
#define DMA0_CHCFGR004 (DMA0_CH4_CHCFGR)

/** \brief 2098, DMA channel 004 shadow address register */
#define DMA0_CH4_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412098u)
/** Alias (User Manual Name) for DMA0_CH4_SHADR */
#define DMA0_SHADR004 (DMA0_CH4_SHADR)

/** \brief 209C, DMA channel 004 control and status register */
#define DMA0_CH4_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441209Cu)
/** Alias (User Manual Name) for DMA0_CH4_CHCSR */
#define DMA0_CHCSR004 (DMA0_CH4_CHCSR)

/** \brief 20A0, DMA channel 005 read data CRC register */
#define DMA0_CH5_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44120A0u)
/** Alias (User Manual Name) for DMA0_CH5_RDCRCR */
#define DMA0_RDCRCR005 (DMA0_CH5_RDCRCR)

/** \brief 20A4, DMA channel 005 source and destination address CRC register */
#define DMA0_CH5_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44120A4u)
/** Alias (User Manual Name) for DMA0_CH5_SDCRCR */
#define DMA0_SDCRCR005 (DMA0_CH5_SDCRCR)

/** \brief 20A8, DMA channel 005 source address register */
#define DMA0_CH5_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44120A8u)
/** Alias (User Manual Name) for DMA0_CH5_SADR */
#define DMA0_SADR005 (DMA0_CH5_SADR)

/** \brief 20AC, DMA channel 005 destination address register */
#define DMA0_CH5_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44120ACu)
/** Alias (User Manual Name) for DMA0_CH5_DADR */
#define DMA0_DADR005 (DMA0_CH5_DADR)

/** \brief 20B0, DMA channel 005 address and interrupt control register */
#define DMA0_CH5_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44120B0u)
/** Alias (User Manual Name) for DMA0_CH5_ADICR */
#define DMA0_ADICR005 (DMA0_CH5_ADICR)

/** \brief 20B4, DMA channel 005 configuration register */
#define DMA0_CH5_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44120B4u)
/** Alias (User Manual Name) for DMA0_CH5_CHCFGR */
#define DMA0_CHCFGR005 (DMA0_CH5_CHCFGR)

/** \brief 20B8, DMA channel 005 shadow address register */
#define DMA0_CH5_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44120B8u)
/** Alias (User Manual Name) for DMA0_CH5_SHADR */
#define DMA0_SHADR005 (DMA0_CH5_SHADR)

/** \brief 20BC, DMA channel 005 control and status register */
#define DMA0_CH5_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44120BCu)
/** Alias (User Manual Name) for DMA0_CH5_CHCSR */
#define DMA0_CHCSR005 (DMA0_CH5_CHCSR)

/** \brief 20C0, DMA channel 006 read data CRC register */
#define DMA0_CH6_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44120C0u)
/** Alias (User Manual Name) for DMA0_CH6_RDCRCR */
#define DMA0_RDCRCR006 (DMA0_CH6_RDCRCR)

/** \brief 20C4, DMA channel 006 source and destination address CRC register */
#define DMA0_CH6_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44120C4u)
/** Alias (User Manual Name) for DMA0_CH6_SDCRCR */
#define DMA0_SDCRCR006 (DMA0_CH6_SDCRCR)

/** \brief 20C8, DMA channel 006 source address register */
#define DMA0_CH6_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44120C8u)
/** Alias (User Manual Name) for DMA0_CH6_SADR */
#define DMA0_SADR006 (DMA0_CH6_SADR)

/** \brief 20CC, DMA channel 006 destination address register */
#define DMA0_CH6_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44120CCu)
/** Alias (User Manual Name) for DMA0_CH6_DADR */
#define DMA0_DADR006 (DMA0_CH6_DADR)

/** \brief 20D0, DMA channel 006 address and interrupt control register */
#define DMA0_CH6_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44120D0u)
/** Alias (User Manual Name) for DMA0_CH6_ADICR */
#define DMA0_ADICR006 (DMA0_CH6_ADICR)

/** \brief 20D4, DMA channel 006 configuration register */
#define DMA0_CH6_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44120D4u)
/** Alias (User Manual Name) for DMA0_CH6_CHCFGR */
#define DMA0_CHCFGR006 (DMA0_CH6_CHCFGR)

/** \brief 20D8, DMA channel 006 shadow address register */
#define DMA0_CH6_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44120D8u)
/** Alias (User Manual Name) for DMA0_CH6_SHADR */
#define DMA0_SHADR006 (DMA0_CH6_SHADR)

/** \brief 20DC, DMA channel 006 control and status register */
#define DMA0_CH6_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44120DCu)
/** Alias (User Manual Name) for DMA0_CH6_CHCSR */
#define DMA0_CHCSR006 (DMA0_CH6_CHCSR)

/** \brief 20E0, DMA channel 007 read data CRC register */
#define DMA0_CH7_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44120E0u)
/** Alias (User Manual Name) for DMA0_CH7_RDCRCR */
#define DMA0_RDCRCR007 (DMA0_CH7_RDCRCR)

/** \brief 20E4, DMA channel 007 source and destination address CRC register */
#define DMA0_CH7_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44120E4u)
/** Alias (User Manual Name) for DMA0_CH7_SDCRCR */
#define DMA0_SDCRCR007 (DMA0_CH7_SDCRCR)

/** \brief 20E8, DMA channel 007 source address register */
#define DMA0_CH7_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44120E8u)
/** Alias (User Manual Name) for DMA0_CH7_SADR */
#define DMA0_SADR007 (DMA0_CH7_SADR)

/** \brief 20EC, DMA channel 007 destination address register */
#define DMA0_CH7_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44120ECu)
/** Alias (User Manual Name) for DMA0_CH7_DADR */
#define DMA0_DADR007 (DMA0_CH7_DADR)

/** \brief 20F0, DMA channel 007 address and interrupt control register */
#define DMA0_CH7_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44120F0u)
/** Alias (User Manual Name) for DMA0_CH7_ADICR */
#define DMA0_ADICR007 (DMA0_CH7_ADICR)

/** \brief 20F4, DMA channel 007 configuration register */
#define DMA0_CH7_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44120F4u)
/** Alias (User Manual Name) for DMA0_CH7_CHCFGR */
#define DMA0_CHCFGR007 (DMA0_CH7_CHCFGR)

/** \brief 20F8, DMA channel 007 shadow address register */
#define DMA0_CH7_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44120F8u)
/** Alias (User Manual Name) for DMA0_CH7_SHADR */
#define DMA0_SHADR007 (DMA0_CH7_SHADR)

/** \brief 20FC, DMA channel 007 control and status register */
#define DMA0_CH7_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44120FCu)
/** Alias (User Manual Name) for DMA0_CH7_CHCSR */
#define DMA0_CHCSR007 (DMA0_CH7_CHCSR)

/** \brief 2100, DMA channel 008 read data CRC register */
#define DMA0_CH8_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412100u)
/** Alias (User Manual Name) for DMA0_CH8_RDCRCR */
#define DMA0_RDCRCR008 (DMA0_CH8_RDCRCR)

/** \brief 2104, DMA channel 008 source and destination address CRC register */
#define DMA0_CH8_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412104u)
/** Alias (User Manual Name) for DMA0_CH8_SDCRCR */
#define DMA0_SDCRCR008 (DMA0_CH8_SDCRCR)

/** \brief 2108, DMA channel 008 source address register */
#define DMA0_CH8_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412108u)
/** Alias (User Manual Name) for DMA0_CH8_SADR */
#define DMA0_SADR008 (DMA0_CH8_SADR)

/** \brief 210C, DMA channel 008 destination address register */
#define DMA0_CH8_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441210Cu)
/** Alias (User Manual Name) for DMA0_CH8_DADR */
#define DMA0_DADR008 (DMA0_CH8_DADR)

/** \brief 2110, DMA channel 008 address and interrupt control register */
#define DMA0_CH8_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412110u)
/** Alias (User Manual Name) for DMA0_CH8_ADICR */
#define DMA0_ADICR008 (DMA0_CH8_ADICR)

/** \brief 2114, DMA channel 008 configuration register */
#define DMA0_CH8_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412114u)
/** Alias (User Manual Name) for DMA0_CH8_CHCFGR */
#define DMA0_CHCFGR008 (DMA0_CH8_CHCFGR)

/** \brief 2118, DMA channel 008 shadow address register */
#define DMA0_CH8_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412118u)
/** Alias (User Manual Name) for DMA0_CH8_SHADR */
#define DMA0_SHADR008 (DMA0_CH8_SHADR)

/** \brief 211C, DMA channel 008 control and status register */
#define DMA0_CH8_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441211Cu)
/** Alias (User Manual Name) for DMA0_CH8_CHCSR */
#define DMA0_CHCSR008 (DMA0_CH8_CHCSR)

/** \brief 2120, DMA channel 009 read data CRC register */
#define DMA0_CH9_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412120u)
/** Alias (User Manual Name) for DMA0_CH9_RDCRCR */
#define DMA0_RDCRCR009 (DMA0_CH9_RDCRCR)

/** \brief 2124, DMA channel 009 source and destination address CRC register */
#define DMA0_CH9_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412124u)
/** Alias (User Manual Name) for DMA0_CH9_SDCRCR */
#define DMA0_SDCRCR009 (DMA0_CH9_SDCRCR)

/** \brief 2128, DMA channel 009 source address register */
#define DMA0_CH9_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412128u)
/** Alias (User Manual Name) for DMA0_CH9_SADR */
#define DMA0_SADR009 (DMA0_CH9_SADR)

/** \brief 212C, DMA channel 009 destination address register */
#define DMA0_CH9_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441212Cu)
/** Alias (User Manual Name) for DMA0_CH9_DADR */
#define DMA0_DADR009 (DMA0_CH9_DADR)

/** \brief 2130, DMA channel 009 address and interrupt control register */
#define DMA0_CH9_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412130u)
/** Alias (User Manual Name) for DMA0_CH9_ADICR */
#define DMA0_ADICR009 (DMA0_CH9_ADICR)

/** \brief 2134, DMA channel 009 configuration register */
#define DMA0_CH9_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412134u)
/** Alias (User Manual Name) for DMA0_CH9_CHCFGR */
#define DMA0_CHCFGR009 (DMA0_CH9_CHCFGR)

/** \brief 2138, DMA channel 009 shadow address register */
#define DMA0_CH9_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412138u)
/** Alias (User Manual Name) for DMA0_CH9_SHADR */
#define DMA0_SHADR009 (DMA0_CH9_SHADR)

/** \brief 213C, DMA channel 009 control and status register */
#define DMA0_CH9_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441213Cu)
/** Alias (User Manual Name) for DMA0_CH9_CHCSR */
#define DMA0_CHCSR009 (DMA0_CH9_CHCSR)

/** \brief 2140, DMA channel 010 read data CRC register */
#define DMA0_CH10_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412140u)
/** Alias (User Manual Name) for DMA0_CH10_RDCRCR */
#define DMA0_RDCRCR010 (DMA0_CH10_RDCRCR)

/** \brief 2144, DMA channel 010 source and destination address CRC register */
#define DMA0_CH10_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412144u)
/** Alias (User Manual Name) for DMA0_CH10_SDCRCR */
#define DMA0_SDCRCR010 (DMA0_CH10_SDCRCR)

/** \brief 2148, DMA channel 010 source address register */
#define DMA0_CH10_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412148u)
/** Alias (User Manual Name) for DMA0_CH10_SADR */
#define DMA0_SADR010 (DMA0_CH10_SADR)

/** \brief 214C, DMA channel 010 destination address register */
#define DMA0_CH10_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441214Cu)
/** Alias (User Manual Name) for DMA0_CH10_DADR */
#define DMA0_DADR010 (DMA0_CH10_DADR)

/** \brief 2150, DMA channel 010 address and interrupt control register */
#define DMA0_CH10_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412150u)
/** Alias (User Manual Name) for DMA0_CH10_ADICR */
#define DMA0_ADICR010 (DMA0_CH10_ADICR)

/** \brief 2154, DMA channel 010 configuration register */
#define DMA0_CH10_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412154u)
/** Alias (User Manual Name) for DMA0_CH10_CHCFGR */
#define DMA0_CHCFGR010 (DMA0_CH10_CHCFGR)

/** \brief 2158, DMA channel 010 shadow address register */
#define DMA0_CH10_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412158u)
/** Alias (User Manual Name) for DMA0_CH10_SHADR */
#define DMA0_SHADR010 (DMA0_CH10_SHADR)

/** \brief 215C, DMA channel 010 control and status register */
#define DMA0_CH10_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441215Cu)
/** Alias (User Manual Name) for DMA0_CH10_CHCSR */
#define DMA0_CHCSR010 (DMA0_CH10_CHCSR)

/** \brief 2160, DMA channel 011 read data CRC register */
#define DMA0_CH11_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412160u)
/** Alias (User Manual Name) for DMA0_CH11_RDCRCR */
#define DMA0_RDCRCR011 (DMA0_CH11_RDCRCR)

/** \brief 2164, DMA channel 011 source and destination address CRC register */
#define DMA0_CH11_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412164u)
/** Alias (User Manual Name) for DMA0_CH11_SDCRCR */
#define DMA0_SDCRCR011 (DMA0_CH11_SDCRCR)

/** \brief 2168, DMA channel 011 source address register */
#define DMA0_CH11_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412168u)
/** Alias (User Manual Name) for DMA0_CH11_SADR */
#define DMA0_SADR011 (DMA0_CH11_SADR)

/** \brief 216C, DMA channel 011 destination address register */
#define DMA0_CH11_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441216Cu)
/** Alias (User Manual Name) for DMA0_CH11_DADR */
#define DMA0_DADR011 (DMA0_CH11_DADR)

/** \brief 2170, DMA channel 011 address and interrupt control register */
#define DMA0_CH11_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412170u)
/** Alias (User Manual Name) for DMA0_CH11_ADICR */
#define DMA0_ADICR011 (DMA0_CH11_ADICR)

/** \brief 2174, DMA channel 011 configuration register */
#define DMA0_CH11_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412174u)
/** Alias (User Manual Name) for DMA0_CH11_CHCFGR */
#define DMA0_CHCFGR011 (DMA0_CH11_CHCFGR)

/** \brief 2178, DMA channel 011 shadow address register */
#define DMA0_CH11_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412178u)
/** Alias (User Manual Name) for DMA0_CH11_SHADR */
#define DMA0_SHADR011 (DMA0_CH11_SHADR)

/** \brief 217C, DMA channel 011 control and status register */
#define DMA0_CH11_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441217Cu)
/** Alias (User Manual Name) for DMA0_CH11_CHCSR */
#define DMA0_CHCSR011 (DMA0_CH11_CHCSR)

/** \brief 2180, DMA channel 012 read data CRC register */
#define DMA0_CH12_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412180u)
/** Alias (User Manual Name) for DMA0_CH12_RDCRCR */
#define DMA0_RDCRCR012 (DMA0_CH12_RDCRCR)

/** \brief 2184, DMA channel 012 source and destination address CRC register */
#define DMA0_CH12_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412184u)
/** Alias (User Manual Name) for DMA0_CH12_SDCRCR */
#define DMA0_SDCRCR012 (DMA0_CH12_SDCRCR)

/** \brief 2188, DMA channel 012 source address register */
#define DMA0_CH12_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412188u)
/** Alias (User Manual Name) for DMA0_CH12_SADR */
#define DMA0_SADR012 (DMA0_CH12_SADR)

/** \brief 218C, DMA channel 012 destination address register */
#define DMA0_CH12_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441218Cu)
/** Alias (User Manual Name) for DMA0_CH12_DADR */
#define DMA0_DADR012 (DMA0_CH12_DADR)

/** \brief 2190, DMA channel 012 address and interrupt control register */
#define DMA0_CH12_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412190u)
/** Alias (User Manual Name) for DMA0_CH12_ADICR */
#define DMA0_ADICR012 (DMA0_CH12_ADICR)

/** \brief 2194, DMA channel 012 configuration register */
#define DMA0_CH12_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412194u)
/** Alias (User Manual Name) for DMA0_CH12_CHCFGR */
#define DMA0_CHCFGR012 (DMA0_CH12_CHCFGR)

/** \brief 2198, DMA channel 012 shadow address register */
#define DMA0_CH12_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412198u)
/** Alias (User Manual Name) for DMA0_CH12_SHADR */
#define DMA0_SHADR012 (DMA0_CH12_SHADR)

/** \brief 219C, DMA channel 012 control and status register */
#define DMA0_CH12_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441219Cu)
/** Alias (User Manual Name) for DMA0_CH12_CHCSR */
#define DMA0_CHCSR012 (DMA0_CH12_CHCSR)

/** \brief 21A0, DMA channel 013 read data CRC register */
#define DMA0_CH13_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44121A0u)
/** Alias (User Manual Name) for DMA0_CH13_RDCRCR */
#define DMA0_RDCRCR013 (DMA0_CH13_RDCRCR)

/** \brief 21A4, DMA channel 013 source and destination address CRC register */
#define DMA0_CH13_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44121A4u)
/** Alias (User Manual Name) for DMA0_CH13_SDCRCR */
#define DMA0_SDCRCR013 (DMA0_CH13_SDCRCR)

/** \brief 21A8, DMA channel 013 source address register */
#define DMA0_CH13_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44121A8u)
/** Alias (User Manual Name) for DMA0_CH13_SADR */
#define DMA0_SADR013 (DMA0_CH13_SADR)

/** \brief 21AC, DMA channel 013 destination address register */
#define DMA0_CH13_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44121ACu)
/** Alias (User Manual Name) for DMA0_CH13_DADR */
#define DMA0_DADR013 (DMA0_CH13_DADR)

/** \brief 21B0, DMA channel 013 address and interrupt control register */
#define DMA0_CH13_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44121B0u)
/** Alias (User Manual Name) for DMA0_CH13_ADICR */
#define DMA0_ADICR013 (DMA0_CH13_ADICR)

/** \brief 21B4, DMA channel 013 configuration register */
#define DMA0_CH13_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44121B4u)
/** Alias (User Manual Name) for DMA0_CH13_CHCFGR */
#define DMA0_CHCFGR013 (DMA0_CH13_CHCFGR)

/** \brief 21B8, DMA channel 013 shadow address register */
#define DMA0_CH13_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44121B8u)
/** Alias (User Manual Name) for DMA0_CH13_SHADR */
#define DMA0_SHADR013 (DMA0_CH13_SHADR)

/** \brief 21BC, DMA channel 013 control and status register */
#define DMA0_CH13_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44121BCu)
/** Alias (User Manual Name) for DMA0_CH13_CHCSR */
#define DMA0_CHCSR013 (DMA0_CH13_CHCSR)

/** \brief 21C0, DMA channel 014 read data CRC register */
#define DMA0_CH14_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44121C0u)
/** Alias (User Manual Name) for DMA0_CH14_RDCRCR */
#define DMA0_RDCRCR014 (DMA0_CH14_RDCRCR)

/** \brief 21C4, DMA channel 014 source and destination address CRC register */
#define DMA0_CH14_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44121C4u)
/** Alias (User Manual Name) for DMA0_CH14_SDCRCR */
#define DMA0_SDCRCR014 (DMA0_CH14_SDCRCR)

/** \brief 21C8, DMA channel 014 source address register */
#define DMA0_CH14_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44121C8u)
/** Alias (User Manual Name) for DMA0_CH14_SADR */
#define DMA0_SADR014 (DMA0_CH14_SADR)

/** \brief 21CC, DMA channel 014 destination address register */
#define DMA0_CH14_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44121CCu)
/** Alias (User Manual Name) for DMA0_CH14_DADR */
#define DMA0_DADR014 (DMA0_CH14_DADR)

/** \brief 21D0, DMA channel 014 address and interrupt control register */
#define DMA0_CH14_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44121D0u)
/** Alias (User Manual Name) for DMA0_CH14_ADICR */
#define DMA0_ADICR014 (DMA0_CH14_ADICR)

/** \brief 21D4, DMA channel 014 configuration register */
#define DMA0_CH14_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44121D4u)
/** Alias (User Manual Name) for DMA0_CH14_CHCFGR */
#define DMA0_CHCFGR014 (DMA0_CH14_CHCFGR)

/** \brief 21D8, DMA channel 014 shadow address register */
#define DMA0_CH14_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44121D8u)
/** Alias (User Manual Name) for DMA0_CH14_SHADR */
#define DMA0_SHADR014 (DMA0_CH14_SHADR)

/** \brief 21DC, DMA channel 014 control and status register */
#define DMA0_CH14_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44121DCu)
/** Alias (User Manual Name) for DMA0_CH14_CHCSR */
#define DMA0_CHCSR014 (DMA0_CH14_CHCSR)

/** \brief 21E0, DMA channel 015 read data CRC register */
#define DMA0_CH15_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44121E0u)
/** Alias (User Manual Name) for DMA0_CH15_RDCRCR */
#define DMA0_RDCRCR015 (DMA0_CH15_RDCRCR)

/** \brief 21E4, DMA channel 015 source and destination address CRC register */
#define DMA0_CH15_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44121E4u)
/** Alias (User Manual Name) for DMA0_CH15_SDCRCR */
#define DMA0_SDCRCR015 (DMA0_CH15_SDCRCR)

/** \brief 21E8, DMA channel 015 source address register */
#define DMA0_CH15_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44121E8u)
/** Alias (User Manual Name) for DMA0_CH15_SADR */
#define DMA0_SADR015 (DMA0_CH15_SADR)

/** \brief 21EC, DMA channel 015 destination address register */
#define DMA0_CH15_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44121ECu)
/** Alias (User Manual Name) for DMA0_CH15_DADR */
#define DMA0_DADR015 (DMA0_CH15_DADR)

/** \brief 21F0, DMA channel 015 address and interrupt control register */
#define DMA0_CH15_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44121F0u)
/** Alias (User Manual Name) for DMA0_CH15_ADICR */
#define DMA0_ADICR015 (DMA0_CH15_ADICR)

/** \brief 21F4, DMA channel 015 configuration register */
#define DMA0_CH15_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44121F4u)
/** Alias (User Manual Name) for DMA0_CH15_CHCFGR */
#define DMA0_CHCFGR015 (DMA0_CH15_CHCFGR)

/** \brief 21F8, DMA channel 015 shadow address register */
#define DMA0_CH15_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44121F8u)
/** Alias (User Manual Name) for DMA0_CH15_SHADR */
#define DMA0_SHADR015 (DMA0_CH15_SHADR)

/** \brief 21FC, DMA channel 015 control and status register */
#define DMA0_CH15_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44121FCu)
/** Alias (User Manual Name) for DMA0_CH15_CHCSR */
#define DMA0_CHCSR015 (DMA0_CH15_CHCSR)

/** \brief 2200, DMA channel 016 read data CRC register */
#define DMA0_CH16_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412200u)
/** Alias (User Manual Name) for DMA0_CH16_RDCRCR */
#define DMA0_RDCRCR016 (DMA0_CH16_RDCRCR)

/** \brief 2204, DMA channel 016 source and destination address CRC register */
#define DMA0_CH16_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412204u)
/** Alias (User Manual Name) for DMA0_CH16_SDCRCR */
#define DMA0_SDCRCR016 (DMA0_CH16_SDCRCR)

/** \brief 2208, DMA channel 016 source address register */
#define DMA0_CH16_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412208u)
/** Alias (User Manual Name) for DMA0_CH16_SADR */
#define DMA0_SADR016 (DMA0_CH16_SADR)

/** \brief 220C, DMA channel 016 destination address register */
#define DMA0_CH16_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441220Cu)
/** Alias (User Manual Name) for DMA0_CH16_DADR */
#define DMA0_DADR016 (DMA0_CH16_DADR)

/** \brief 2210, DMA channel 016 address and interrupt control register */
#define DMA0_CH16_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412210u)
/** Alias (User Manual Name) for DMA0_CH16_ADICR */
#define DMA0_ADICR016 (DMA0_CH16_ADICR)

/** \brief 2214, DMA channel 016 configuration register */
#define DMA0_CH16_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412214u)
/** Alias (User Manual Name) for DMA0_CH16_CHCFGR */
#define DMA0_CHCFGR016 (DMA0_CH16_CHCFGR)

/** \brief 2218, DMA channel 016 shadow address register */
#define DMA0_CH16_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412218u)
/** Alias (User Manual Name) for DMA0_CH16_SHADR */
#define DMA0_SHADR016 (DMA0_CH16_SHADR)

/** \brief 221C, DMA channel 016 control and status register */
#define DMA0_CH16_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441221Cu)
/** Alias (User Manual Name) for DMA0_CH16_CHCSR */
#define DMA0_CHCSR016 (DMA0_CH16_CHCSR)

/** \brief 2220, DMA channel 017 read data CRC register */
#define DMA0_CH17_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412220u)
/** Alias (User Manual Name) for DMA0_CH17_RDCRCR */
#define DMA0_RDCRCR017 (DMA0_CH17_RDCRCR)

/** \brief 2224, DMA channel 017 source and destination address CRC register */
#define DMA0_CH17_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412224u)
/** Alias (User Manual Name) for DMA0_CH17_SDCRCR */
#define DMA0_SDCRCR017 (DMA0_CH17_SDCRCR)

/** \brief 2228, DMA channel 017 source address register */
#define DMA0_CH17_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412228u)
/** Alias (User Manual Name) for DMA0_CH17_SADR */
#define DMA0_SADR017 (DMA0_CH17_SADR)

/** \brief 222C, DMA channel 017 destination address register */
#define DMA0_CH17_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441222Cu)
/** Alias (User Manual Name) for DMA0_CH17_DADR */
#define DMA0_DADR017 (DMA0_CH17_DADR)

/** \brief 2230, DMA channel 017 address and interrupt control register */
#define DMA0_CH17_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412230u)
/** Alias (User Manual Name) for DMA0_CH17_ADICR */
#define DMA0_ADICR017 (DMA0_CH17_ADICR)

/** \brief 2234, DMA channel 017 configuration register */
#define DMA0_CH17_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412234u)
/** Alias (User Manual Name) for DMA0_CH17_CHCFGR */
#define DMA0_CHCFGR017 (DMA0_CH17_CHCFGR)

/** \brief 2238, DMA channel 017 shadow address register */
#define DMA0_CH17_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412238u)
/** Alias (User Manual Name) for DMA0_CH17_SHADR */
#define DMA0_SHADR017 (DMA0_CH17_SHADR)

/** \brief 223C, DMA channel 017 control and status register */
#define DMA0_CH17_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441223Cu)
/** Alias (User Manual Name) for DMA0_CH17_CHCSR */
#define DMA0_CHCSR017 (DMA0_CH17_CHCSR)

/** \brief 2240, DMA channel 018 read data CRC register */
#define DMA0_CH18_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412240u)
/** Alias (User Manual Name) for DMA0_CH18_RDCRCR */
#define DMA0_RDCRCR018 (DMA0_CH18_RDCRCR)

/** \brief 2244, DMA channel 018 source and destination address CRC register */
#define DMA0_CH18_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412244u)
/** Alias (User Manual Name) for DMA0_CH18_SDCRCR */
#define DMA0_SDCRCR018 (DMA0_CH18_SDCRCR)

/** \brief 2248, DMA channel 018 source address register */
#define DMA0_CH18_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412248u)
/** Alias (User Manual Name) for DMA0_CH18_SADR */
#define DMA0_SADR018 (DMA0_CH18_SADR)

/** \brief 224C, DMA channel 018 destination address register */
#define DMA0_CH18_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441224Cu)
/** Alias (User Manual Name) for DMA0_CH18_DADR */
#define DMA0_DADR018 (DMA0_CH18_DADR)

/** \brief 2250, DMA channel 018 address and interrupt control register */
#define DMA0_CH18_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412250u)
/** Alias (User Manual Name) for DMA0_CH18_ADICR */
#define DMA0_ADICR018 (DMA0_CH18_ADICR)

/** \brief 2254, DMA channel 018 configuration register */
#define DMA0_CH18_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412254u)
/** Alias (User Manual Name) for DMA0_CH18_CHCFGR */
#define DMA0_CHCFGR018 (DMA0_CH18_CHCFGR)

/** \brief 2258, DMA channel 018 shadow address register */
#define DMA0_CH18_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412258u)
/** Alias (User Manual Name) for DMA0_CH18_SHADR */
#define DMA0_SHADR018 (DMA0_CH18_SHADR)

/** \brief 225C, DMA channel 018 control and status register */
#define DMA0_CH18_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441225Cu)
/** Alias (User Manual Name) for DMA0_CH18_CHCSR */
#define DMA0_CHCSR018 (DMA0_CH18_CHCSR)

/** \brief 2260, DMA channel 019 read data CRC register */
#define DMA0_CH19_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412260u)
/** Alias (User Manual Name) for DMA0_CH19_RDCRCR */
#define DMA0_RDCRCR019 (DMA0_CH19_RDCRCR)

/** \brief 2264, DMA channel 019 source and destination address CRC register */
#define DMA0_CH19_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412264u)
/** Alias (User Manual Name) for DMA0_CH19_SDCRCR */
#define DMA0_SDCRCR019 (DMA0_CH19_SDCRCR)

/** \brief 2268, DMA channel 019 source address register */
#define DMA0_CH19_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412268u)
/** Alias (User Manual Name) for DMA0_CH19_SADR */
#define DMA0_SADR019 (DMA0_CH19_SADR)

/** \brief 226C, DMA channel 019 destination address register */
#define DMA0_CH19_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441226Cu)
/** Alias (User Manual Name) for DMA0_CH19_DADR */
#define DMA0_DADR019 (DMA0_CH19_DADR)

/** \brief 2270, DMA channel 019 address and interrupt control register */
#define DMA0_CH19_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412270u)
/** Alias (User Manual Name) for DMA0_CH19_ADICR */
#define DMA0_ADICR019 (DMA0_CH19_ADICR)

/** \brief 2274, DMA channel 019 configuration register */
#define DMA0_CH19_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412274u)
/** Alias (User Manual Name) for DMA0_CH19_CHCFGR */
#define DMA0_CHCFGR019 (DMA0_CH19_CHCFGR)

/** \brief 2278, DMA channel 019 shadow address register */
#define DMA0_CH19_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412278u)
/** Alias (User Manual Name) for DMA0_CH19_SHADR */
#define DMA0_SHADR019 (DMA0_CH19_SHADR)

/** \brief 227C, DMA channel 019 control and status register */
#define DMA0_CH19_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441227Cu)
/** Alias (User Manual Name) for DMA0_CH19_CHCSR */
#define DMA0_CHCSR019 (DMA0_CH19_CHCSR)

/** \brief 2280, DMA channel 020 read data CRC register */
#define DMA0_CH20_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412280u)
/** Alias (User Manual Name) for DMA0_CH20_RDCRCR */
#define DMA0_RDCRCR020 (DMA0_CH20_RDCRCR)

/** \brief 2284, DMA channel 020 source and destination address CRC register */
#define DMA0_CH20_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412284u)
/** Alias (User Manual Name) for DMA0_CH20_SDCRCR */
#define DMA0_SDCRCR020 (DMA0_CH20_SDCRCR)

/** \brief 2288, DMA channel 020 source address register */
#define DMA0_CH20_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412288u)
/** Alias (User Manual Name) for DMA0_CH20_SADR */
#define DMA0_SADR020 (DMA0_CH20_SADR)

/** \brief 228C, DMA channel 020 destination address register */
#define DMA0_CH20_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441228Cu)
/** Alias (User Manual Name) for DMA0_CH20_DADR */
#define DMA0_DADR020 (DMA0_CH20_DADR)

/** \brief 2290, DMA channel 020 address and interrupt control register */
#define DMA0_CH20_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412290u)
/** Alias (User Manual Name) for DMA0_CH20_ADICR */
#define DMA0_ADICR020 (DMA0_CH20_ADICR)

/** \brief 2294, DMA channel 020 configuration register */
#define DMA0_CH20_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412294u)
/** Alias (User Manual Name) for DMA0_CH20_CHCFGR */
#define DMA0_CHCFGR020 (DMA0_CH20_CHCFGR)

/** \brief 2298, DMA channel 020 shadow address register */
#define DMA0_CH20_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412298u)
/** Alias (User Manual Name) for DMA0_CH20_SHADR */
#define DMA0_SHADR020 (DMA0_CH20_SHADR)

/** \brief 229C, DMA channel 020 control and status register */
#define DMA0_CH20_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441229Cu)
/** Alias (User Manual Name) for DMA0_CH20_CHCSR */
#define DMA0_CHCSR020 (DMA0_CH20_CHCSR)

/** \brief 22A0, DMA channel 021 read data CRC register */
#define DMA0_CH21_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44122A0u)
/** Alias (User Manual Name) for DMA0_CH21_RDCRCR */
#define DMA0_RDCRCR021 (DMA0_CH21_RDCRCR)

/** \brief 22A4, DMA channel 021 source and destination address CRC register */
#define DMA0_CH21_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44122A4u)
/** Alias (User Manual Name) for DMA0_CH21_SDCRCR */
#define DMA0_SDCRCR021 (DMA0_CH21_SDCRCR)

/** \brief 22A8, DMA channel 021 source address register */
#define DMA0_CH21_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44122A8u)
/** Alias (User Manual Name) for DMA0_CH21_SADR */
#define DMA0_SADR021 (DMA0_CH21_SADR)

/** \brief 22AC, DMA channel 021 destination address register */
#define DMA0_CH21_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44122ACu)
/** Alias (User Manual Name) for DMA0_CH21_DADR */
#define DMA0_DADR021 (DMA0_CH21_DADR)

/** \brief 22B0, DMA channel 021 address and interrupt control register */
#define DMA0_CH21_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44122B0u)
/** Alias (User Manual Name) for DMA0_CH21_ADICR */
#define DMA0_ADICR021 (DMA0_CH21_ADICR)

/** \brief 22B4, DMA channel 021 configuration register */
#define DMA0_CH21_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44122B4u)
/** Alias (User Manual Name) for DMA0_CH21_CHCFGR */
#define DMA0_CHCFGR021 (DMA0_CH21_CHCFGR)

/** \brief 22B8, DMA channel 021 shadow address register */
#define DMA0_CH21_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44122B8u)
/** Alias (User Manual Name) for DMA0_CH21_SHADR */
#define DMA0_SHADR021 (DMA0_CH21_SHADR)

/** \brief 22BC, DMA channel 021 control and status register */
#define DMA0_CH21_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44122BCu)
/** Alias (User Manual Name) for DMA0_CH21_CHCSR */
#define DMA0_CHCSR021 (DMA0_CH21_CHCSR)

/** \brief 22C0, DMA channel 022 read data CRC register */
#define DMA0_CH22_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44122C0u)
/** Alias (User Manual Name) for DMA0_CH22_RDCRCR */
#define DMA0_RDCRCR022 (DMA0_CH22_RDCRCR)

/** \brief 22C4, DMA channel 022 source and destination address CRC register */
#define DMA0_CH22_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44122C4u)
/** Alias (User Manual Name) for DMA0_CH22_SDCRCR */
#define DMA0_SDCRCR022 (DMA0_CH22_SDCRCR)

/** \brief 22C8, DMA channel 022 source address register */
#define DMA0_CH22_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44122C8u)
/** Alias (User Manual Name) for DMA0_CH22_SADR */
#define DMA0_SADR022 (DMA0_CH22_SADR)

/** \brief 22CC, DMA channel 022 destination address register */
#define DMA0_CH22_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44122CCu)
/** Alias (User Manual Name) for DMA0_CH22_DADR */
#define DMA0_DADR022 (DMA0_CH22_DADR)

/** \brief 22D0, DMA channel 022 address and interrupt control register */
#define DMA0_CH22_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44122D0u)
/** Alias (User Manual Name) for DMA0_CH22_ADICR */
#define DMA0_ADICR022 (DMA0_CH22_ADICR)

/** \brief 22D4, DMA channel 022 configuration register */
#define DMA0_CH22_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44122D4u)
/** Alias (User Manual Name) for DMA0_CH22_CHCFGR */
#define DMA0_CHCFGR022 (DMA0_CH22_CHCFGR)

/** \brief 22D8, DMA channel 022 shadow address register */
#define DMA0_CH22_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44122D8u)
/** Alias (User Manual Name) for DMA0_CH22_SHADR */
#define DMA0_SHADR022 (DMA0_CH22_SHADR)

/** \brief 22DC, DMA channel 022 control and status register */
#define DMA0_CH22_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44122DCu)
/** Alias (User Manual Name) for DMA0_CH22_CHCSR */
#define DMA0_CHCSR022 (DMA0_CH22_CHCSR)

/** \brief 22E0, DMA channel 023 read data CRC register */
#define DMA0_CH23_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44122E0u)
/** Alias (User Manual Name) for DMA0_CH23_RDCRCR */
#define DMA0_RDCRCR023 (DMA0_CH23_RDCRCR)

/** \brief 22E4, DMA channel 023 source and destination address CRC register */
#define DMA0_CH23_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44122E4u)
/** Alias (User Manual Name) for DMA0_CH23_SDCRCR */
#define DMA0_SDCRCR023 (DMA0_CH23_SDCRCR)

/** \brief 22E8, DMA channel 023 source address register */
#define DMA0_CH23_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44122E8u)
/** Alias (User Manual Name) for DMA0_CH23_SADR */
#define DMA0_SADR023 (DMA0_CH23_SADR)

/** \brief 22EC, DMA channel 023 destination address register */
#define DMA0_CH23_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44122ECu)
/** Alias (User Manual Name) for DMA0_CH23_DADR */
#define DMA0_DADR023 (DMA0_CH23_DADR)

/** \brief 22F0, DMA channel 023 address and interrupt control register */
#define DMA0_CH23_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44122F0u)
/** Alias (User Manual Name) for DMA0_CH23_ADICR */
#define DMA0_ADICR023 (DMA0_CH23_ADICR)

/** \brief 22F4, DMA channel 023 configuration register */
#define DMA0_CH23_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44122F4u)
/** Alias (User Manual Name) for DMA0_CH23_CHCFGR */
#define DMA0_CHCFGR023 (DMA0_CH23_CHCFGR)

/** \brief 22F8, DMA channel 023 shadow address register */
#define DMA0_CH23_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44122F8u)
/** Alias (User Manual Name) for DMA0_CH23_SHADR */
#define DMA0_SHADR023 (DMA0_CH23_SHADR)

/** \brief 22FC, DMA channel 023 control and status register */
#define DMA0_CH23_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44122FCu)
/** Alias (User Manual Name) for DMA0_CH23_CHCSR */
#define DMA0_CHCSR023 (DMA0_CH23_CHCSR)

/** \brief 2300, DMA channel 024 read data CRC register */
#define DMA0_CH24_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412300u)
/** Alias (User Manual Name) for DMA0_CH24_RDCRCR */
#define DMA0_RDCRCR024 (DMA0_CH24_RDCRCR)

/** \brief 2304, DMA channel 024 source and destination address CRC register */
#define DMA0_CH24_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412304u)
/** Alias (User Manual Name) for DMA0_CH24_SDCRCR */
#define DMA0_SDCRCR024 (DMA0_CH24_SDCRCR)

/** \brief 2308, DMA channel 024 source address register */
#define DMA0_CH24_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412308u)
/** Alias (User Manual Name) for DMA0_CH24_SADR */
#define DMA0_SADR024 (DMA0_CH24_SADR)

/** \brief 230C, DMA channel 024 destination address register */
#define DMA0_CH24_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441230Cu)
/** Alias (User Manual Name) for DMA0_CH24_DADR */
#define DMA0_DADR024 (DMA0_CH24_DADR)

/** \brief 2310, DMA channel 024 address and interrupt control register */
#define DMA0_CH24_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412310u)
/** Alias (User Manual Name) for DMA0_CH24_ADICR */
#define DMA0_ADICR024 (DMA0_CH24_ADICR)

/** \brief 2314, DMA channel 024 configuration register */
#define DMA0_CH24_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412314u)
/** Alias (User Manual Name) for DMA0_CH24_CHCFGR */
#define DMA0_CHCFGR024 (DMA0_CH24_CHCFGR)

/** \brief 2318, DMA channel 024 shadow address register */
#define DMA0_CH24_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412318u)
/** Alias (User Manual Name) for DMA0_CH24_SHADR */
#define DMA0_SHADR024 (DMA0_CH24_SHADR)

/** \brief 231C, DMA channel 024 control and status register */
#define DMA0_CH24_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441231Cu)
/** Alias (User Manual Name) for DMA0_CH24_CHCSR */
#define DMA0_CHCSR024 (DMA0_CH24_CHCSR)

/** \brief 2320, DMA channel 025 read data CRC register */
#define DMA0_CH25_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412320u)
/** Alias (User Manual Name) for DMA0_CH25_RDCRCR */
#define DMA0_RDCRCR025 (DMA0_CH25_RDCRCR)

/** \brief 2324, DMA channel 025 source and destination address CRC register */
#define DMA0_CH25_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412324u)
/** Alias (User Manual Name) for DMA0_CH25_SDCRCR */
#define DMA0_SDCRCR025 (DMA0_CH25_SDCRCR)

/** \brief 2328, DMA channel 025 source address register */
#define DMA0_CH25_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412328u)
/** Alias (User Manual Name) for DMA0_CH25_SADR */
#define DMA0_SADR025 (DMA0_CH25_SADR)

/** \brief 232C, DMA channel 025 destination address register */
#define DMA0_CH25_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441232Cu)
/** Alias (User Manual Name) for DMA0_CH25_DADR */
#define DMA0_DADR025 (DMA0_CH25_DADR)

/** \brief 2330, DMA channel 025 address and interrupt control register */
#define DMA0_CH25_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412330u)
/** Alias (User Manual Name) for DMA0_CH25_ADICR */
#define DMA0_ADICR025 (DMA0_CH25_ADICR)

/** \brief 2334, DMA channel 025 configuration register */
#define DMA0_CH25_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412334u)
/** Alias (User Manual Name) for DMA0_CH25_CHCFGR */
#define DMA0_CHCFGR025 (DMA0_CH25_CHCFGR)

/** \brief 2338, DMA channel 025 shadow address register */
#define DMA0_CH25_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412338u)
/** Alias (User Manual Name) for DMA0_CH25_SHADR */
#define DMA0_SHADR025 (DMA0_CH25_SHADR)

/** \brief 233C, DMA channel 025 control and status register */
#define DMA0_CH25_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441233Cu)
/** Alias (User Manual Name) for DMA0_CH25_CHCSR */
#define DMA0_CHCSR025 (DMA0_CH25_CHCSR)

/** \brief 2340, DMA channel 026 read data CRC register */
#define DMA0_CH26_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412340u)
/** Alias (User Manual Name) for DMA0_CH26_RDCRCR */
#define DMA0_RDCRCR026 (DMA0_CH26_RDCRCR)

/** \brief 2344, DMA channel 026 source and destination address CRC register */
#define DMA0_CH26_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412344u)
/** Alias (User Manual Name) for DMA0_CH26_SDCRCR */
#define DMA0_SDCRCR026 (DMA0_CH26_SDCRCR)

/** \brief 2348, DMA channel 026 source address register */
#define DMA0_CH26_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412348u)
/** Alias (User Manual Name) for DMA0_CH26_SADR */
#define DMA0_SADR026 (DMA0_CH26_SADR)

/** \brief 234C, DMA channel 026 destination address register */
#define DMA0_CH26_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441234Cu)
/** Alias (User Manual Name) for DMA0_CH26_DADR */
#define DMA0_DADR026 (DMA0_CH26_DADR)

/** \brief 2350, DMA channel 026 address and interrupt control register */
#define DMA0_CH26_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412350u)
/** Alias (User Manual Name) for DMA0_CH26_ADICR */
#define DMA0_ADICR026 (DMA0_CH26_ADICR)

/** \brief 2354, DMA channel 026 configuration register */
#define DMA0_CH26_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412354u)
/** Alias (User Manual Name) for DMA0_CH26_CHCFGR */
#define DMA0_CHCFGR026 (DMA0_CH26_CHCFGR)

/** \brief 2358, DMA channel 026 shadow address register */
#define DMA0_CH26_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412358u)
/** Alias (User Manual Name) for DMA0_CH26_SHADR */
#define DMA0_SHADR026 (DMA0_CH26_SHADR)

/** \brief 235C, DMA channel 026 control and status register */
#define DMA0_CH26_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441235Cu)
/** Alias (User Manual Name) for DMA0_CH26_CHCSR */
#define DMA0_CHCSR026 (DMA0_CH26_CHCSR)

/** \brief 2360, DMA channel 027 read data CRC register */
#define DMA0_CH27_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412360u)
/** Alias (User Manual Name) for DMA0_CH27_RDCRCR */
#define DMA0_RDCRCR027 (DMA0_CH27_RDCRCR)

/** \brief 2364, DMA channel 027 source and destination address CRC register */
#define DMA0_CH27_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412364u)
/** Alias (User Manual Name) for DMA0_CH27_SDCRCR */
#define DMA0_SDCRCR027 (DMA0_CH27_SDCRCR)

/** \brief 2368, DMA channel 027 source address register */
#define DMA0_CH27_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412368u)
/** Alias (User Manual Name) for DMA0_CH27_SADR */
#define DMA0_SADR027 (DMA0_CH27_SADR)

/** \brief 236C, DMA channel 027 destination address register */
#define DMA0_CH27_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441236Cu)
/** Alias (User Manual Name) for DMA0_CH27_DADR */
#define DMA0_DADR027 (DMA0_CH27_DADR)

/** \brief 2370, DMA channel 027 address and interrupt control register */
#define DMA0_CH27_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412370u)
/** Alias (User Manual Name) for DMA0_CH27_ADICR */
#define DMA0_ADICR027 (DMA0_CH27_ADICR)

/** \brief 2374, DMA channel 027 configuration register */
#define DMA0_CH27_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412374u)
/** Alias (User Manual Name) for DMA0_CH27_CHCFGR */
#define DMA0_CHCFGR027 (DMA0_CH27_CHCFGR)

/** \brief 2378, DMA channel 027 shadow address register */
#define DMA0_CH27_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412378u)
/** Alias (User Manual Name) for DMA0_CH27_SHADR */
#define DMA0_SHADR027 (DMA0_CH27_SHADR)

/** \brief 237C, DMA channel 027 control and status register */
#define DMA0_CH27_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441237Cu)
/** Alias (User Manual Name) for DMA0_CH27_CHCSR */
#define DMA0_CHCSR027 (DMA0_CH27_CHCSR)

/** \brief 2380, DMA channel 028 read data CRC register */
#define DMA0_CH28_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412380u)
/** Alias (User Manual Name) for DMA0_CH28_RDCRCR */
#define DMA0_RDCRCR028 (DMA0_CH28_RDCRCR)

/** \brief 2384, DMA channel 028 source and destination address CRC register */
#define DMA0_CH28_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412384u)
/** Alias (User Manual Name) for DMA0_CH28_SDCRCR */
#define DMA0_SDCRCR028 (DMA0_CH28_SDCRCR)

/** \brief 2388, DMA channel 028 source address register */
#define DMA0_CH28_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412388u)
/** Alias (User Manual Name) for DMA0_CH28_SADR */
#define DMA0_SADR028 (DMA0_CH28_SADR)

/** \brief 238C, DMA channel 028 destination address register */
#define DMA0_CH28_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441238Cu)
/** Alias (User Manual Name) for DMA0_CH28_DADR */
#define DMA0_DADR028 (DMA0_CH28_DADR)

/** \brief 2390, DMA channel 028 address and interrupt control register */
#define DMA0_CH28_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412390u)
/** Alias (User Manual Name) for DMA0_CH28_ADICR */
#define DMA0_ADICR028 (DMA0_CH28_ADICR)

/** \brief 2394, DMA channel 028 configuration register */
#define DMA0_CH28_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412394u)
/** Alias (User Manual Name) for DMA0_CH28_CHCFGR */
#define DMA0_CHCFGR028 (DMA0_CH28_CHCFGR)

/** \brief 2398, DMA channel 028 shadow address register */
#define DMA0_CH28_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412398u)
/** Alias (User Manual Name) for DMA0_CH28_SHADR */
#define DMA0_SHADR028 (DMA0_CH28_SHADR)

/** \brief 239C, DMA channel 028 control and status register */
#define DMA0_CH28_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441239Cu)
/** Alias (User Manual Name) for DMA0_CH28_CHCSR */
#define DMA0_CHCSR028 (DMA0_CH28_CHCSR)

/** \brief 23A0, DMA channel 029 read data CRC register */
#define DMA0_CH29_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44123A0u)
/** Alias (User Manual Name) for DMA0_CH29_RDCRCR */
#define DMA0_RDCRCR029 (DMA0_CH29_RDCRCR)

/** \brief 23A4, DMA channel 029 source and destination address CRC register */
#define DMA0_CH29_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44123A4u)
/** Alias (User Manual Name) for DMA0_CH29_SDCRCR */
#define DMA0_SDCRCR029 (DMA0_CH29_SDCRCR)

/** \brief 23A8, DMA channel 029 source address register */
#define DMA0_CH29_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44123A8u)
/** Alias (User Manual Name) for DMA0_CH29_SADR */
#define DMA0_SADR029 (DMA0_CH29_SADR)

/** \brief 23AC, DMA channel 029 destination address register */
#define DMA0_CH29_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44123ACu)
/** Alias (User Manual Name) for DMA0_CH29_DADR */
#define DMA0_DADR029 (DMA0_CH29_DADR)

/** \brief 23B0, DMA channel 029 address and interrupt control register */
#define DMA0_CH29_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44123B0u)
/** Alias (User Manual Name) for DMA0_CH29_ADICR */
#define DMA0_ADICR029 (DMA0_CH29_ADICR)

/** \brief 23B4, DMA channel 029 configuration register */
#define DMA0_CH29_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44123B4u)
/** Alias (User Manual Name) for DMA0_CH29_CHCFGR */
#define DMA0_CHCFGR029 (DMA0_CH29_CHCFGR)

/** \brief 23B8, DMA channel 029 shadow address register */
#define DMA0_CH29_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44123B8u)
/** Alias (User Manual Name) for DMA0_CH29_SHADR */
#define DMA0_SHADR029 (DMA0_CH29_SHADR)

/** \brief 23BC, DMA channel 029 control and status register */
#define DMA0_CH29_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44123BCu)
/** Alias (User Manual Name) for DMA0_CH29_CHCSR */
#define DMA0_CHCSR029 (DMA0_CH29_CHCSR)

/** \brief 23C0, DMA channel 030 read data CRC register */
#define DMA0_CH30_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44123C0u)
/** Alias (User Manual Name) for DMA0_CH30_RDCRCR */
#define DMA0_RDCRCR030 (DMA0_CH30_RDCRCR)

/** \brief 23C4, DMA channel 030 source and destination address CRC register */
#define DMA0_CH30_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44123C4u)
/** Alias (User Manual Name) for DMA0_CH30_SDCRCR */
#define DMA0_SDCRCR030 (DMA0_CH30_SDCRCR)

/** \brief 23C8, DMA channel 030 source address register */
#define DMA0_CH30_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44123C8u)
/** Alias (User Manual Name) for DMA0_CH30_SADR */
#define DMA0_SADR030 (DMA0_CH30_SADR)

/** \brief 23CC, DMA channel 030 destination address register */
#define DMA0_CH30_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44123CCu)
/** Alias (User Manual Name) for DMA0_CH30_DADR */
#define DMA0_DADR030 (DMA0_CH30_DADR)

/** \brief 23D0, DMA channel 030 address and interrupt control register */
#define DMA0_CH30_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44123D0u)
/** Alias (User Manual Name) for DMA0_CH30_ADICR */
#define DMA0_ADICR030 (DMA0_CH30_ADICR)

/** \brief 23D4, DMA channel 030 configuration register */
#define DMA0_CH30_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44123D4u)
/** Alias (User Manual Name) for DMA0_CH30_CHCFGR */
#define DMA0_CHCFGR030 (DMA0_CH30_CHCFGR)

/** \brief 23D8, DMA channel 030 shadow address register */
#define DMA0_CH30_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44123D8u)
/** Alias (User Manual Name) for DMA0_CH30_SHADR */
#define DMA0_SHADR030 (DMA0_CH30_SHADR)

/** \brief 23DC, DMA channel 030 control and status register */
#define DMA0_CH30_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44123DCu)
/** Alias (User Manual Name) for DMA0_CH30_CHCSR */
#define DMA0_CHCSR030 (DMA0_CH30_CHCSR)

/** \brief 23E0, DMA channel 031 read data CRC register */
#define DMA0_CH31_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44123E0u)
/** Alias (User Manual Name) for DMA0_CH31_RDCRCR */
#define DMA0_RDCRCR031 (DMA0_CH31_RDCRCR)

/** \brief 23E4, DMA channel 031 source and destination address CRC register */
#define DMA0_CH31_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44123E4u)
/** Alias (User Manual Name) for DMA0_CH31_SDCRCR */
#define DMA0_SDCRCR031 (DMA0_CH31_SDCRCR)

/** \brief 23E8, DMA channel 031 source address register */
#define DMA0_CH31_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44123E8u)
/** Alias (User Manual Name) for DMA0_CH31_SADR */
#define DMA0_SADR031 (DMA0_CH31_SADR)

/** \brief 23EC, DMA channel 031 destination address register */
#define DMA0_CH31_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44123ECu)
/** Alias (User Manual Name) for DMA0_CH31_DADR */
#define DMA0_DADR031 (DMA0_CH31_DADR)

/** \brief 23F0, DMA channel 031 address and interrupt control register */
#define DMA0_CH31_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44123F0u)
/** Alias (User Manual Name) for DMA0_CH31_ADICR */
#define DMA0_ADICR031 (DMA0_CH31_ADICR)

/** \brief 23F4, DMA channel 031 configuration register */
#define DMA0_CH31_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44123F4u)
/** Alias (User Manual Name) for DMA0_CH31_CHCFGR */
#define DMA0_CHCFGR031 (DMA0_CH31_CHCFGR)

/** \brief 23F8, DMA channel 031 shadow address register */
#define DMA0_CH31_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44123F8u)
/** Alias (User Manual Name) for DMA0_CH31_SHADR */
#define DMA0_SHADR031 (DMA0_CH31_SHADR)

/** \brief 23FC, DMA channel 031 control and status register */
#define DMA0_CH31_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44123FCu)
/** Alias (User Manual Name) for DMA0_CH31_CHCSR */
#define DMA0_CHCSR031 (DMA0_CH31_CHCSR)

/** \brief 2400, DMA channel 032 read data CRC register */
#define DMA0_CH32_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412400u)
/** Alias (User Manual Name) for DMA0_CH32_RDCRCR */
#define DMA0_RDCRCR032 (DMA0_CH32_RDCRCR)

/** \brief 2404, DMA channel 032 source and destination address CRC register */
#define DMA0_CH32_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412404u)
/** Alias (User Manual Name) for DMA0_CH32_SDCRCR */
#define DMA0_SDCRCR032 (DMA0_CH32_SDCRCR)

/** \brief 2408, DMA channel 032 source address register */
#define DMA0_CH32_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412408u)
/** Alias (User Manual Name) for DMA0_CH32_SADR */
#define DMA0_SADR032 (DMA0_CH32_SADR)

/** \brief 240C, DMA channel 032 destination address register */
#define DMA0_CH32_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441240Cu)
/** Alias (User Manual Name) for DMA0_CH32_DADR */
#define DMA0_DADR032 (DMA0_CH32_DADR)

/** \brief 2410, DMA channel 032 address and interrupt control register */
#define DMA0_CH32_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412410u)
/** Alias (User Manual Name) for DMA0_CH32_ADICR */
#define DMA0_ADICR032 (DMA0_CH32_ADICR)

/** \brief 2414, DMA channel 032 configuration register */
#define DMA0_CH32_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412414u)
/** Alias (User Manual Name) for DMA0_CH32_CHCFGR */
#define DMA0_CHCFGR032 (DMA0_CH32_CHCFGR)

/** \brief 2418, DMA channel 032 shadow address register */
#define DMA0_CH32_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412418u)
/** Alias (User Manual Name) for DMA0_CH32_SHADR */
#define DMA0_SHADR032 (DMA0_CH32_SHADR)

/** \brief 241C, DMA channel 032 control and status register */
#define DMA0_CH32_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441241Cu)
/** Alias (User Manual Name) for DMA0_CH32_CHCSR */
#define DMA0_CHCSR032 (DMA0_CH32_CHCSR)

/** \brief 2420, DMA channel 033 read data CRC register */
#define DMA0_CH33_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412420u)
/** Alias (User Manual Name) for DMA0_CH33_RDCRCR */
#define DMA0_RDCRCR033 (DMA0_CH33_RDCRCR)

/** \brief 2424, DMA channel 033 source and destination address CRC register */
#define DMA0_CH33_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412424u)
/** Alias (User Manual Name) for DMA0_CH33_SDCRCR */
#define DMA0_SDCRCR033 (DMA0_CH33_SDCRCR)

/** \brief 2428, DMA channel 033 source address register */
#define DMA0_CH33_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412428u)
/** Alias (User Manual Name) for DMA0_CH33_SADR */
#define DMA0_SADR033 (DMA0_CH33_SADR)

/** \brief 242C, DMA channel 033 destination address register */
#define DMA0_CH33_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441242Cu)
/** Alias (User Manual Name) for DMA0_CH33_DADR */
#define DMA0_DADR033 (DMA0_CH33_DADR)

/** \brief 2430, DMA channel 033 address and interrupt control register */
#define DMA0_CH33_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412430u)
/** Alias (User Manual Name) for DMA0_CH33_ADICR */
#define DMA0_ADICR033 (DMA0_CH33_ADICR)

/** \brief 2434, DMA channel 033 configuration register */
#define DMA0_CH33_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412434u)
/** Alias (User Manual Name) for DMA0_CH33_CHCFGR */
#define DMA0_CHCFGR033 (DMA0_CH33_CHCFGR)

/** \brief 2438, DMA channel 033 shadow address register */
#define DMA0_CH33_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412438u)
/** Alias (User Manual Name) for DMA0_CH33_SHADR */
#define DMA0_SHADR033 (DMA0_CH33_SHADR)

/** \brief 243C, DMA channel 033 control and status register */
#define DMA0_CH33_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441243Cu)
/** Alias (User Manual Name) for DMA0_CH33_CHCSR */
#define DMA0_CHCSR033 (DMA0_CH33_CHCSR)

/** \brief 2440, DMA channel 034 read data CRC register */
#define DMA0_CH34_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412440u)
/** Alias (User Manual Name) for DMA0_CH34_RDCRCR */
#define DMA0_RDCRCR034 (DMA0_CH34_RDCRCR)

/** \brief 2444, DMA channel 034 source and destination address CRC register */
#define DMA0_CH34_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412444u)
/** Alias (User Manual Name) for DMA0_CH34_SDCRCR */
#define DMA0_SDCRCR034 (DMA0_CH34_SDCRCR)

/** \brief 2448, DMA channel 034 source address register */
#define DMA0_CH34_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412448u)
/** Alias (User Manual Name) for DMA0_CH34_SADR */
#define DMA0_SADR034 (DMA0_CH34_SADR)

/** \brief 244C, DMA channel 034 destination address register */
#define DMA0_CH34_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441244Cu)
/** Alias (User Manual Name) for DMA0_CH34_DADR */
#define DMA0_DADR034 (DMA0_CH34_DADR)

/** \brief 2450, DMA channel 034 address and interrupt control register */
#define DMA0_CH34_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412450u)
/** Alias (User Manual Name) for DMA0_CH34_ADICR */
#define DMA0_ADICR034 (DMA0_CH34_ADICR)

/** \brief 2454, DMA channel 034 configuration register */
#define DMA0_CH34_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412454u)
/** Alias (User Manual Name) for DMA0_CH34_CHCFGR */
#define DMA0_CHCFGR034 (DMA0_CH34_CHCFGR)

/** \brief 2458, DMA channel 034 shadow address register */
#define DMA0_CH34_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412458u)
/** Alias (User Manual Name) for DMA0_CH34_SHADR */
#define DMA0_SHADR034 (DMA0_CH34_SHADR)

/** \brief 245C, DMA channel 034 control and status register */
#define DMA0_CH34_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441245Cu)
/** Alias (User Manual Name) for DMA0_CH34_CHCSR */
#define DMA0_CHCSR034 (DMA0_CH34_CHCSR)

/** \brief 2460, DMA channel 035 read data CRC register */
#define DMA0_CH35_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412460u)
/** Alias (User Manual Name) for DMA0_CH35_RDCRCR */
#define DMA0_RDCRCR035 (DMA0_CH35_RDCRCR)

/** \brief 2464, DMA channel 035 source and destination address CRC register */
#define DMA0_CH35_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412464u)
/** Alias (User Manual Name) for DMA0_CH35_SDCRCR */
#define DMA0_SDCRCR035 (DMA0_CH35_SDCRCR)

/** \brief 2468, DMA channel 035 source address register */
#define DMA0_CH35_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412468u)
/** Alias (User Manual Name) for DMA0_CH35_SADR */
#define DMA0_SADR035 (DMA0_CH35_SADR)

/** \brief 246C, DMA channel 035 destination address register */
#define DMA0_CH35_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441246Cu)
/** Alias (User Manual Name) for DMA0_CH35_DADR */
#define DMA0_DADR035 (DMA0_CH35_DADR)

/** \brief 2470, DMA channel 035 address and interrupt control register */
#define DMA0_CH35_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412470u)
/** Alias (User Manual Name) for DMA0_CH35_ADICR */
#define DMA0_ADICR035 (DMA0_CH35_ADICR)

/** \brief 2474, DMA channel 035 configuration register */
#define DMA0_CH35_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412474u)
/** Alias (User Manual Name) for DMA0_CH35_CHCFGR */
#define DMA0_CHCFGR035 (DMA0_CH35_CHCFGR)

/** \brief 2478, DMA channel 035 shadow address register */
#define DMA0_CH35_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412478u)
/** Alias (User Manual Name) for DMA0_CH35_SHADR */
#define DMA0_SHADR035 (DMA0_CH35_SHADR)

/** \brief 247C, DMA channel 035 control and status register */
#define DMA0_CH35_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441247Cu)
/** Alias (User Manual Name) for DMA0_CH35_CHCSR */
#define DMA0_CHCSR035 (DMA0_CH35_CHCSR)

/** \brief 2480, DMA channel 036 read data CRC register */
#define DMA0_CH36_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412480u)
/** Alias (User Manual Name) for DMA0_CH36_RDCRCR */
#define DMA0_RDCRCR036 (DMA0_CH36_RDCRCR)

/** \brief 2484, DMA channel 036 source and destination address CRC register */
#define DMA0_CH36_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412484u)
/** Alias (User Manual Name) for DMA0_CH36_SDCRCR */
#define DMA0_SDCRCR036 (DMA0_CH36_SDCRCR)

/** \brief 2488, DMA channel 036 source address register */
#define DMA0_CH36_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412488u)
/** Alias (User Manual Name) for DMA0_CH36_SADR */
#define DMA0_SADR036 (DMA0_CH36_SADR)

/** \brief 248C, DMA channel 036 destination address register */
#define DMA0_CH36_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441248Cu)
/** Alias (User Manual Name) for DMA0_CH36_DADR */
#define DMA0_DADR036 (DMA0_CH36_DADR)

/** \brief 2490, DMA channel 036 address and interrupt control register */
#define DMA0_CH36_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412490u)
/** Alias (User Manual Name) for DMA0_CH36_ADICR */
#define DMA0_ADICR036 (DMA0_CH36_ADICR)

/** \brief 2494, DMA channel 036 configuration register */
#define DMA0_CH36_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412494u)
/** Alias (User Manual Name) for DMA0_CH36_CHCFGR */
#define DMA0_CHCFGR036 (DMA0_CH36_CHCFGR)

/** \brief 2498, DMA channel 036 shadow address register */
#define DMA0_CH36_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412498u)
/** Alias (User Manual Name) for DMA0_CH36_SHADR */
#define DMA0_SHADR036 (DMA0_CH36_SHADR)

/** \brief 249C, DMA channel 036 control and status register */
#define DMA0_CH36_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441249Cu)
/** Alias (User Manual Name) for DMA0_CH36_CHCSR */
#define DMA0_CHCSR036 (DMA0_CH36_CHCSR)

/** \brief 24A0, DMA channel 037 read data CRC register */
#define DMA0_CH37_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44124A0u)
/** Alias (User Manual Name) for DMA0_CH37_RDCRCR */
#define DMA0_RDCRCR037 (DMA0_CH37_RDCRCR)

/** \brief 24A4, DMA channel 037 source and destination address CRC register */
#define DMA0_CH37_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44124A4u)
/** Alias (User Manual Name) for DMA0_CH37_SDCRCR */
#define DMA0_SDCRCR037 (DMA0_CH37_SDCRCR)

/** \brief 24A8, DMA channel 037 source address register */
#define DMA0_CH37_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44124A8u)
/** Alias (User Manual Name) for DMA0_CH37_SADR */
#define DMA0_SADR037 (DMA0_CH37_SADR)

/** \brief 24AC, DMA channel 037 destination address register */
#define DMA0_CH37_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44124ACu)
/** Alias (User Manual Name) for DMA0_CH37_DADR */
#define DMA0_DADR037 (DMA0_CH37_DADR)

/** \brief 24B0, DMA channel 037 address and interrupt control register */
#define DMA0_CH37_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44124B0u)
/** Alias (User Manual Name) for DMA0_CH37_ADICR */
#define DMA0_ADICR037 (DMA0_CH37_ADICR)

/** \brief 24B4, DMA channel 037 configuration register */
#define DMA0_CH37_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44124B4u)
/** Alias (User Manual Name) for DMA0_CH37_CHCFGR */
#define DMA0_CHCFGR037 (DMA0_CH37_CHCFGR)

/** \brief 24B8, DMA channel 037 shadow address register */
#define DMA0_CH37_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44124B8u)
/** Alias (User Manual Name) for DMA0_CH37_SHADR */
#define DMA0_SHADR037 (DMA0_CH37_SHADR)

/** \brief 24BC, DMA channel 037 control and status register */
#define DMA0_CH37_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44124BCu)
/** Alias (User Manual Name) for DMA0_CH37_CHCSR */
#define DMA0_CHCSR037 (DMA0_CH37_CHCSR)

/** \brief 24C0, DMA channel 038 read data CRC register */
#define DMA0_CH38_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44124C0u)
/** Alias (User Manual Name) for DMA0_CH38_RDCRCR */
#define DMA0_RDCRCR038 (DMA0_CH38_RDCRCR)

/** \brief 24C4, DMA channel 038 source and destination address CRC register */
#define DMA0_CH38_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44124C4u)
/** Alias (User Manual Name) for DMA0_CH38_SDCRCR */
#define DMA0_SDCRCR038 (DMA0_CH38_SDCRCR)

/** \brief 24C8, DMA channel 038 source address register */
#define DMA0_CH38_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44124C8u)
/** Alias (User Manual Name) for DMA0_CH38_SADR */
#define DMA0_SADR038 (DMA0_CH38_SADR)

/** \brief 24CC, DMA channel 038 destination address register */
#define DMA0_CH38_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44124CCu)
/** Alias (User Manual Name) for DMA0_CH38_DADR */
#define DMA0_DADR038 (DMA0_CH38_DADR)

/** \brief 24D0, DMA channel 038 address and interrupt control register */
#define DMA0_CH38_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44124D0u)
/** Alias (User Manual Name) for DMA0_CH38_ADICR */
#define DMA0_ADICR038 (DMA0_CH38_ADICR)

/** \brief 24D4, DMA channel 038 configuration register */
#define DMA0_CH38_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44124D4u)
/** Alias (User Manual Name) for DMA0_CH38_CHCFGR */
#define DMA0_CHCFGR038 (DMA0_CH38_CHCFGR)

/** \brief 24D8, DMA channel 038 shadow address register */
#define DMA0_CH38_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44124D8u)
/** Alias (User Manual Name) for DMA0_CH38_SHADR */
#define DMA0_SHADR038 (DMA0_CH38_SHADR)

/** \brief 24DC, DMA channel 038 control and status register */
#define DMA0_CH38_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44124DCu)
/** Alias (User Manual Name) for DMA0_CH38_CHCSR */
#define DMA0_CHCSR038 (DMA0_CH38_CHCSR)

/** \brief 24E0, DMA channel 039 read data CRC register */
#define DMA0_CH39_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44124E0u)
/** Alias (User Manual Name) for DMA0_CH39_RDCRCR */
#define DMA0_RDCRCR039 (DMA0_CH39_RDCRCR)

/** \brief 24E4, DMA channel 039 source and destination address CRC register */
#define DMA0_CH39_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44124E4u)
/** Alias (User Manual Name) for DMA0_CH39_SDCRCR */
#define DMA0_SDCRCR039 (DMA0_CH39_SDCRCR)

/** \brief 24E8, DMA channel 039 source address register */
#define DMA0_CH39_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44124E8u)
/** Alias (User Manual Name) for DMA0_CH39_SADR */
#define DMA0_SADR039 (DMA0_CH39_SADR)

/** \brief 24EC, DMA channel 039 destination address register */
#define DMA0_CH39_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44124ECu)
/** Alias (User Manual Name) for DMA0_CH39_DADR */
#define DMA0_DADR039 (DMA0_CH39_DADR)

/** \brief 24F0, DMA channel 039 address and interrupt control register */
#define DMA0_CH39_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44124F0u)
/** Alias (User Manual Name) for DMA0_CH39_ADICR */
#define DMA0_ADICR039 (DMA0_CH39_ADICR)

/** \brief 24F4, DMA channel 039 configuration register */
#define DMA0_CH39_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44124F4u)
/** Alias (User Manual Name) for DMA0_CH39_CHCFGR */
#define DMA0_CHCFGR039 (DMA0_CH39_CHCFGR)

/** \brief 24F8, DMA channel 039 shadow address register */
#define DMA0_CH39_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44124F8u)
/** Alias (User Manual Name) for DMA0_CH39_SHADR */
#define DMA0_SHADR039 (DMA0_CH39_SHADR)

/** \brief 24FC, DMA channel 039 control and status register */
#define DMA0_CH39_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44124FCu)
/** Alias (User Manual Name) for DMA0_CH39_CHCSR */
#define DMA0_CHCSR039 (DMA0_CH39_CHCSR)

/** \brief 2500, DMA channel 040 read data CRC register */
#define DMA0_CH40_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412500u)
/** Alias (User Manual Name) for DMA0_CH40_RDCRCR */
#define DMA0_RDCRCR040 (DMA0_CH40_RDCRCR)

/** \brief 2504, DMA channel 040 source and destination address CRC register */
#define DMA0_CH40_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412504u)
/** Alias (User Manual Name) for DMA0_CH40_SDCRCR */
#define DMA0_SDCRCR040 (DMA0_CH40_SDCRCR)

/** \brief 2508, DMA channel 040 source address register */
#define DMA0_CH40_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412508u)
/** Alias (User Manual Name) for DMA0_CH40_SADR */
#define DMA0_SADR040 (DMA0_CH40_SADR)

/** \brief 250C, DMA channel 040 destination address register */
#define DMA0_CH40_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441250Cu)
/** Alias (User Manual Name) for DMA0_CH40_DADR */
#define DMA0_DADR040 (DMA0_CH40_DADR)

/** \brief 2510, DMA channel 040 address and interrupt control register */
#define DMA0_CH40_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412510u)
/** Alias (User Manual Name) for DMA0_CH40_ADICR */
#define DMA0_ADICR040 (DMA0_CH40_ADICR)

/** \brief 2514, DMA channel 040 configuration register */
#define DMA0_CH40_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412514u)
/** Alias (User Manual Name) for DMA0_CH40_CHCFGR */
#define DMA0_CHCFGR040 (DMA0_CH40_CHCFGR)

/** \brief 2518, DMA channel 040 shadow address register */
#define DMA0_CH40_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412518u)
/** Alias (User Manual Name) for DMA0_CH40_SHADR */
#define DMA0_SHADR040 (DMA0_CH40_SHADR)

/** \brief 251C, DMA channel 040 control and status register */
#define DMA0_CH40_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441251Cu)
/** Alias (User Manual Name) for DMA0_CH40_CHCSR */
#define DMA0_CHCSR040 (DMA0_CH40_CHCSR)

/** \brief 2520, DMA channel 041 read data CRC register */
#define DMA0_CH41_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412520u)
/** Alias (User Manual Name) for DMA0_CH41_RDCRCR */
#define DMA0_RDCRCR041 (DMA0_CH41_RDCRCR)

/** \brief 2524, DMA channel 041 source and destination address CRC register */
#define DMA0_CH41_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412524u)
/** Alias (User Manual Name) for DMA0_CH41_SDCRCR */
#define DMA0_SDCRCR041 (DMA0_CH41_SDCRCR)

/** \brief 2528, DMA channel 041 source address register */
#define DMA0_CH41_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412528u)
/** Alias (User Manual Name) for DMA0_CH41_SADR */
#define DMA0_SADR041 (DMA0_CH41_SADR)

/** \brief 252C, DMA channel 041 destination address register */
#define DMA0_CH41_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441252Cu)
/** Alias (User Manual Name) for DMA0_CH41_DADR */
#define DMA0_DADR041 (DMA0_CH41_DADR)

/** \brief 2530, DMA channel 041 address and interrupt control register */
#define DMA0_CH41_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412530u)
/** Alias (User Manual Name) for DMA0_CH41_ADICR */
#define DMA0_ADICR041 (DMA0_CH41_ADICR)

/** \brief 2534, DMA channel 041 configuration register */
#define DMA0_CH41_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412534u)
/** Alias (User Manual Name) for DMA0_CH41_CHCFGR */
#define DMA0_CHCFGR041 (DMA0_CH41_CHCFGR)

/** \brief 2538, DMA channel 041 shadow address register */
#define DMA0_CH41_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412538u)
/** Alias (User Manual Name) for DMA0_CH41_SHADR */
#define DMA0_SHADR041 (DMA0_CH41_SHADR)

/** \brief 253C, DMA channel 041 control and status register */
#define DMA0_CH41_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441253Cu)
/** Alias (User Manual Name) for DMA0_CH41_CHCSR */
#define DMA0_CHCSR041 (DMA0_CH41_CHCSR)

/** \brief 2540, DMA channel 042 read data CRC register */
#define DMA0_CH42_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412540u)
/** Alias (User Manual Name) for DMA0_CH42_RDCRCR */
#define DMA0_RDCRCR042 (DMA0_CH42_RDCRCR)

/** \brief 2544, DMA channel 042 source and destination address CRC register */
#define DMA0_CH42_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412544u)
/** Alias (User Manual Name) for DMA0_CH42_SDCRCR */
#define DMA0_SDCRCR042 (DMA0_CH42_SDCRCR)

/** \brief 2548, DMA channel 042 source address register */
#define DMA0_CH42_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412548u)
/** Alias (User Manual Name) for DMA0_CH42_SADR */
#define DMA0_SADR042 (DMA0_CH42_SADR)

/** \brief 254C, DMA channel 042 destination address register */
#define DMA0_CH42_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441254Cu)
/** Alias (User Manual Name) for DMA0_CH42_DADR */
#define DMA0_DADR042 (DMA0_CH42_DADR)

/** \brief 2550, DMA channel 042 address and interrupt control register */
#define DMA0_CH42_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412550u)
/** Alias (User Manual Name) for DMA0_CH42_ADICR */
#define DMA0_ADICR042 (DMA0_CH42_ADICR)

/** \brief 2554, DMA channel 042 configuration register */
#define DMA0_CH42_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412554u)
/** Alias (User Manual Name) for DMA0_CH42_CHCFGR */
#define DMA0_CHCFGR042 (DMA0_CH42_CHCFGR)

/** \brief 2558, DMA channel 042 shadow address register */
#define DMA0_CH42_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412558u)
/** Alias (User Manual Name) for DMA0_CH42_SHADR */
#define DMA0_SHADR042 (DMA0_CH42_SHADR)

/** \brief 255C, DMA channel 042 control and status register */
#define DMA0_CH42_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441255Cu)
/** Alias (User Manual Name) for DMA0_CH42_CHCSR */
#define DMA0_CHCSR042 (DMA0_CH42_CHCSR)

/** \brief 2560, DMA channel 043 read data CRC register */
#define DMA0_CH43_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412560u)
/** Alias (User Manual Name) for DMA0_CH43_RDCRCR */
#define DMA0_RDCRCR043 (DMA0_CH43_RDCRCR)

/** \brief 2564, DMA channel 043 source and destination address CRC register */
#define DMA0_CH43_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412564u)
/** Alias (User Manual Name) for DMA0_CH43_SDCRCR */
#define DMA0_SDCRCR043 (DMA0_CH43_SDCRCR)

/** \brief 2568, DMA channel 043 source address register */
#define DMA0_CH43_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412568u)
/** Alias (User Manual Name) for DMA0_CH43_SADR */
#define DMA0_SADR043 (DMA0_CH43_SADR)

/** \brief 256C, DMA channel 043 destination address register */
#define DMA0_CH43_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441256Cu)
/** Alias (User Manual Name) for DMA0_CH43_DADR */
#define DMA0_DADR043 (DMA0_CH43_DADR)

/** \brief 2570, DMA channel 043 address and interrupt control register */
#define DMA0_CH43_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412570u)
/** Alias (User Manual Name) for DMA0_CH43_ADICR */
#define DMA0_ADICR043 (DMA0_CH43_ADICR)

/** \brief 2574, DMA channel 043 configuration register */
#define DMA0_CH43_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412574u)
/** Alias (User Manual Name) for DMA0_CH43_CHCFGR */
#define DMA0_CHCFGR043 (DMA0_CH43_CHCFGR)

/** \brief 2578, DMA channel 043 shadow address register */
#define DMA0_CH43_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412578u)
/** Alias (User Manual Name) for DMA0_CH43_SHADR */
#define DMA0_SHADR043 (DMA0_CH43_SHADR)

/** \brief 257C, DMA channel 043 control and status register */
#define DMA0_CH43_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441257Cu)
/** Alias (User Manual Name) for DMA0_CH43_CHCSR */
#define DMA0_CHCSR043 (DMA0_CH43_CHCSR)

/** \brief 2580, DMA channel 044 read data CRC register */
#define DMA0_CH44_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412580u)
/** Alias (User Manual Name) for DMA0_CH44_RDCRCR */
#define DMA0_RDCRCR044 (DMA0_CH44_RDCRCR)

/** \brief 2584, DMA channel 044 source and destination address CRC register */
#define DMA0_CH44_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412584u)
/** Alias (User Manual Name) for DMA0_CH44_SDCRCR */
#define DMA0_SDCRCR044 (DMA0_CH44_SDCRCR)

/** \brief 2588, DMA channel 044 source address register */
#define DMA0_CH44_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412588u)
/** Alias (User Manual Name) for DMA0_CH44_SADR */
#define DMA0_SADR044 (DMA0_CH44_SADR)

/** \brief 258C, DMA channel 044 destination address register */
#define DMA0_CH44_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441258Cu)
/** Alias (User Manual Name) for DMA0_CH44_DADR */
#define DMA0_DADR044 (DMA0_CH44_DADR)

/** \brief 2590, DMA channel 044 address and interrupt control register */
#define DMA0_CH44_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412590u)
/** Alias (User Manual Name) for DMA0_CH44_ADICR */
#define DMA0_ADICR044 (DMA0_CH44_ADICR)

/** \brief 2594, DMA channel 044 configuration register */
#define DMA0_CH44_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412594u)
/** Alias (User Manual Name) for DMA0_CH44_CHCFGR */
#define DMA0_CHCFGR044 (DMA0_CH44_CHCFGR)

/** \brief 2598, DMA channel 044 shadow address register */
#define DMA0_CH44_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412598u)
/** Alias (User Manual Name) for DMA0_CH44_SHADR */
#define DMA0_SHADR044 (DMA0_CH44_SHADR)

/** \brief 259C, DMA channel 044 control and status register */
#define DMA0_CH44_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441259Cu)
/** Alias (User Manual Name) for DMA0_CH44_CHCSR */
#define DMA0_CHCSR044 (DMA0_CH44_CHCSR)

/** \brief 25A0, DMA channel 045 read data CRC register */
#define DMA0_CH45_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44125A0u)
/** Alias (User Manual Name) for DMA0_CH45_RDCRCR */
#define DMA0_RDCRCR045 (DMA0_CH45_RDCRCR)

/** \brief 25A4, DMA channel 045 source and destination address CRC register */
#define DMA0_CH45_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44125A4u)
/** Alias (User Manual Name) for DMA0_CH45_SDCRCR */
#define DMA0_SDCRCR045 (DMA0_CH45_SDCRCR)

/** \brief 25A8, DMA channel 045 source address register */
#define DMA0_CH45_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44125A8u)
/** Alias (User Manual Name) for DMA0_CH45_SADR */
#define DMA0_SADR045 (DMA0_CH45_SADR)

/** \brief 25AC, DMA channel 045 destination address register */
#define DMA0_CH45_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44125ACu)
/** Alias (User Manual Name) for DMA0_CH45_DADR */
#define DMA0_DADR045 (DMA0_CH45_DADR)

/** \brief 25B0, DMA channel 045 address and interrupt control register */
#define DMA0_CH45_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44125B0u)
/** Alias (User Manual Name) for DMA0_CH45_ADICR */
#define DMA0_ADICR045 (DMA0_CH45_ADICR)

/** \brief 25B4, DMA channel 045 configuration register */
#define DMA0_CH45_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44125B4u)
/** Alias (User Manual Name) for DMA0_CH45_CHCFGR */
#define DMA0_CHCFGR045 (DMA0_CH45_CHCFGR)

/** \brief 25B8, DMA channel 045 shadow address register */
#define DMA0_CH45_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44125B8u)
/** Alias (User Manual Name) for DMA0_CH45_SHADR */
#define DMA0_SHADR045 (DMA0_CH45_SHADR)

/** \brief 25BC, DMA channel 045 control and status register */
#define DMA0_CH45_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44125BCu)
/** Alias (User Manual Name) for DMA0_CH45_CHCSR */
#define DMA0_CHCSR045 (DMA0_CH45_CHCSR)

/** \brief 25C0, DMA channel 046 read data CRC register */
#define DMA0_CH46_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44125C0u)
/** Alias (User Manual Name) for DMA0_CH46_RDCRCR */
#define DMA0_RDCRCR046 (DMA0_CH46_RDCRCR)

/** \brief 25C4, DMA channel 046 source and destination address CRC register */
#define DMA0_CH46_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44125C4u)
/** Alias (User Manual Name) for DMA0_CH46_SDCRCR */
#define DMA0_SDCRCR046 (DMA0_CH46_SDCRCR)

/** \brief 25C8, DMA channel 046 source address register */
#define DMA0_CH46_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44125C8u)
/** Alias (User Manual Name) for DMA0_CH46_SADR */
#define DMA0_SADR046 (DMA0_CH46_SADR)

/** \brief 25CC, DMA channel 046 destination address register */
#define DMA0_CH46_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44125CCu)
/** Alias (User Manual Name) for DMA0_CH46_DADR */
#define DMA0_DADR046 (DMA0_CH46_DADR)

/** \brief 25D0, DMA channel 046 address and interrupt control register */
#define DMA0_CH46_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44125D0u)
/** Alias (User Manual Name) for DMA0_CH46_ADICR */
#define DMA0_ADICR046 (DMA0_CH46_ADICR)

/** \brief 25D4, DMA channel 046 configuration register */
#define DMA0_CH46_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44125D4u)
/** Alias (User Manual Name) for DMA0_CH46_CHCFGR */
#define DMA0_CHCFGR046 (DMA0_CH46_CHCFGR)

/** \brief 25D8, DMA channel 046 shadow address register */
#define DMA0_CH46_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44125D8u)
/** Alias (User Manual Name) for DMA0_CH46_SHADR */
#define DMA0_SHADR046 (DMA0_CH46_SHADR)

/** \brief 25DC, DMA channel 046 control and status register */
#define DMA0_CH46_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44125DCu)
/** Alias (User Manual Name) for DMA0_CH46_CHCSR */
#define DMA0_CHCSR046 (DMA0_CH46_CHCSR)

/** \brief 25E0, DMA channel 047 read data CRC register */
#define DMA0_CH47_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44125E0u)
/** Alias (User Manual Name) for DMA0_CH47_RDCRCR */
#define DMA0_RDCRCR047 (DMA0_CH47_RDCRCR)

/** \brief 25E4, DMA channel 047 source and destination address CRC register */
#define DMA0_CH47_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44125E4u)
/** Alias (User Manual Name) for DMA0_CH47_SDCRCR */
#define DMA0_SDCRCR047 (DMA0_CH47_SDCRCR)

/** \brief 25E8, DMA channel 047 source address register */
#define DMA0_CH47_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44125E8u)
/** Alias (User Manual Name) for DMA0_CH47_SADR */
#define DMA0_SADR047 (DMA0_CH47_SADR)

/** \brief 25EC, DMA channel 047 destination address register */
#define DMA0_CH47_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44125ECu)
/** Alias (User Manual Name) for DMA0_CH47_DADR */
#define DMA0_DADR047 (DMA0_CH47_DADR)

/** \brief 25F0, DMA channel 047 address and interrupt control register */
#define DMA0_CH47_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44125F0u)
/** Alias (User Manual Name) for DMA0_CH47_ADICR */
#define DMA0_ADICR047 (DMA0_CH47_ADICR)

/** \brief 25F4, DMA channel 047 configuration register */
#define DMA0_CH47_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44125F4u)
/** Alias (User Manual Name) for DMA0_CH47_CHCFGR */
#define DMA0_CHCFGR047 (DMA0_CH47_CHCFGR)

/** \brief 25F8, DMA channel 047 shadow address register */
#define DMA0_CH47_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44125F8u)
/** Alias (User Manual Name) for DMA0_CH47_SHADR */
#define DMA0_SHADR047 (DMA0_CH47_SHADR)

/** \brief 25FC, DMA channel 047 control and status register */
#define DMA0_CH47_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44125FCu)
/** Alias (User Manual Name) for DMA0_CH47_CHCSR */
#define DMA0_CHCSR047 (DMA0_CH47_CHCSR)

/** \brief 2600, DMA channel 048 read data CRC register */
#define DMA0_CH48_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412600u)
/** Alias (User Manual Name) for DMA0_CH48_RDCRCR */
#define DMA0_RDCRCR048 (DMA0_CH48_RDCRCR)

/** \brief 2604, DMA channel 048 source and destination address CRC register */
#define DMA0_CH48_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412604u)
/** Alias (User Manual Name) for DMA0_CH48_SDCRCR */
#define DMA0_SDCRCR048 (DMA0_CH48_SDCRCR)

/** \brief 2608, DMA channel 048 source address register */
#define DMA0_CH48_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412608u)
/** Alias (User Manual Name) for DMA0_CH48_SADR */
#define DMA0_SADR048 (DMA0_CH48_SADR)

/** \brief 260C, DMA channel 048 destination address register */
#define DMA0_CH48_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441260Cu)
/** Alias (User Manual Name) for DMA0_CH48_DADR */
#define DMA0_DADR048 (DMA0_CH48_DADR)

/** \brief 2610, DMA channel 048 address and interrupt control register */
#define DMA0_CH48_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412610u)
/** Alias (User Manual Name) for DMA0_CH48_ADICR */
#define DMA0_ADICR048 (DMA0_CH48_ADICR)

/** \brief 2614, DMA channel 048 configuration register */
#define DMA0_CH48_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412614u)
/** Alias (User Manual Name) for DMA0_CH48_CHCFGR */
#define DMA0_CHCFGR048 (DMA0_CH48_CHCFGR)

/** \brief 2618, DMA channel 048 shadow address register */
#define DMA0_CH48_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412618u)
/** Alias (User Manual Name) for DMA0_CH48_SHADR */
#define DMA0_SHADR048 (DMA0_CH48_SHADR)

/** \brief 261C, DMA channel 048 control and status register */
#define DMA0_CH48_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441261Cu)
/** Alias (User Manual Name) for DMA0_CH48_CHCSR */
#define DMA0_CHCSR048 (DMA0_CH48_CHCSR)

/** \brief 2620, DMA channel 049 read data CRC register */
#define DMA0_CH49_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412620u)
/** Alias (User Manual Name) for DMA0_CH49_RDCRCR */
#define DMA0_RDCRCR049 (DMA0_CH49_RDCRCR)

/** \brief 2624, DMA channel 049 source and destination address CRC register */
#define DMA0_CH49_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412624u)
/** Alias (User Manual Name) for DMA0_CH49_SDCRCR */
#define DMA0_SDCRCR049 (DMA0_CH49_SDCRCR)

/** \brief 2628, DMA channel 049 source address register */
#define DMA0_CH49_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412628u)
/** Alias (User Manual Name) for DMA0_CH49_SADR */
#define DMA0_SADR049 (DMA0_CH49_SADR)

/** \brief 262C, DMA channel 049 destination address register */
#define DMA0_CH49_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441262Cu)
/** Alias (User Manual Name) for DMA0_CH49_DADR */
#define DMA0_DADR049 (DMA0_CH49_DADR)

/** \brief 2630, DMA channel 049 address and interrupt control register */
#define DMA0_CH49_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412630u)
/** Alias (User Manual Name) for DMA0_CH49_ADICR */
#define DMA0_ADICR049 (DMA0_CH49_ADICR)

/** \brief 2634, DMA channel 049 configuration register */
#define DMA0_CH49_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412634u)
/** Alias (User Manual Name) for DMA0_CH49_CHCFGR */
#define DMA0_CHCFGR049 (DMA0_CH49_CHCFGR)

/** \brief 2638, DMA channel 049 shadow address register */
#define DMA0_CH49_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412638u)
/** Alias (User Manual Name) for DMA0_CH49_SHADR */
#define DMA0_SHADR049 (DMA0_CH49_SHADR)

/** \brief 263C, DMA channel 049 control and status register */
#define DMA0_CH49_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441263Cu)
/** Alias (User Manual Name) for DMA0_CH49_CHCSR */
#define DMA0_CHCSR049 (DMA0_CH49_CHCSR)

/** \brief 2640, DMA channel 050 read data CRC register */
#define DMA0_CH50_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412640u)
/** Alias (User Manual Name) for DMA0_CH50_RDCRCR */
#define DMA0_RDCRCR050 (DMA0_CH50_RDCRCR)

/** \brief 2644, DMA channel 050 source and destination address CRC register */
#define DMA0_CH50_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412644u)
/** Alias (User Manual Name) for DMA0_CH50_SDCRCR */
#define DMA0_SDCRCR050 (DMA0_CH50_SDCRCR)

/** \brief 2648, DMA channel 050 source address register */
#define DMA0_CH50_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412648u)
/** Alias (User Manual Name) for DMA0_CH50_SADR */
#define DMA0_SADR050 (DMA0_CH50_SADR)

/** \brief 264C, DMA channel 050 destination address register */
#define DMA0_CH50_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441264Cu)
/** Alias (User Manual Name) for DMA0_CH50_DADR */
#define DMA0_DADR050 (DMA0_CH50_DADR)

/** \brief 2650, DMA channel 050 address and interrupt control register */
#define DMA0_CH50_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412650u)
/** Alias (User Manual Name) for DMA0_CH50_ADICR */
#define DMA0_ADICR050 (DMA0_CH50_ADICR)

/** \brief 2654, DMA channel 050 configuration register */
#define DMA0_CH50_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412654u)
/** Alias (User Manual Name) for DMA0_CH50_CHCFGR */
#define DMA0_CHCFGR050 (DMA0_CH50_CHCFGR)

/** \brief 2658, DMA channel 050 shadow address register */
#define DMA0_CH50_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412658u)
/** Alias (User Manual Name) for DMA0_CH50_SHADR */
#define DMA0_SHADR050 (DMA0_CH50_SHADR)

/** \brief 265C, DMA channel 050 control and status register */
#define DMA0_CH50_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441265Cu)
/** Alias (User Manual Name) for DMA0_CH50_CHCSR */
#define DMA0_CHCSR050 (DMA0_CH50_CHCSR)

/** \brief 2660, DMA channel 051 read data CRC register */
#define DMA0_CH51_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412660u)
/** Alias (User Manual Name) for DMA0_CH51_RDCRCR */
#define DMA0_RDCRCR051 (DMA0_CH51_RDCRCR)

/** \brief 2664, DMA channel 051 source and destination address CRC register */
#define DMA0_CH51_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412664u)
/** Alias (User Manual Name) for DMA0_CH51_SDCRCR */
#define DMA0_SDCRCR051 (DMA0_CH51_SDCRCR)

/** \brief 2668, DMA channel 051 source address register */
#define DMA0_CH51_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412668u)
/** Alias (User Manual Name) for DMA0_CH51_SADR */
#define DMA0_SADR051 (DMA0_CH51_SADR)

/** \brief 266C, DMA channel 051 destination address register */
#define DMA0_CH51_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441266Cu)
/** Alias (User Manual Name) for DMA0_CH51_DADR */
#define DMA0_DADR051 (DMA0_CH51_DADR)

/** \brief 2670, DMA channel 051 address and interrupt control register */
#define DMA0_CH51_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412670u)
/** Alias (User Manual Name) for DMA0_CH51_ADICR */
#define DMA0_ADICR051 (DMA0_CH51_ADICR)

/** \brief 2674, DMA channel 051 configuration register */
#define DMA0_CH51_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412674u)
/** Alias (User Manual Name) for DMA0_CH51_CHCFGR */
#define DMA0_CHCFGR051 (DMA0_CH51_CHCFGR)

/** \brief 2678, DMA channel 051 shadow address register */
#define DMA0_CH51_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412678u)
/** Alias (User Manual Name) for DMA0_CH51_SHADR */
#define DMA0_SHADR051 (DMA0_CH51_SHADR)

/** \brief 267C, DMA channel 051 control and status register */
#define DMA0_CH51_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441267Cu)
/** Alias (User Manual Name) for DMA0_CH51_CHCSR */
#define DMA0_CHCSR051 (DMA0_CH51_CHCSR)

/** \brief 2680, DMA channel 052 read data CRC register */
#define DMA0_CH52_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412680u)
/** Alias (User Manual Name) for DMA0_CH52_RDCRCR */
#define DMA0_RDCRCR052 (DMA0_CH52_RDCRCR)

/** \brief 2684, DMA channel 052 source and destination address CRC register */
#define DMA0_CH52_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412684u)
/** Alias (User Manual Name) for DMA0_CH52_SDCRCR */
#define DMA0_SDCRCR052 (DMA0_CH52_SDCRCR)

/** \brief 2688, DMA channel 052 source address register */
#define DMA0_CH52_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412688u)
/** Alias (User Manual Name) for DMA0_CH52_SADR */
#define DMA0_SADR052 (DMA0_CH52_SADR)

/** \brief 268C, DMA channel 052 destination address register */
#define DMA0_CH52_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441268Cu)
/** Alias (User Manual Name) for DMA0_CH52_DADR */
#define DMA0_DADR052 (DMA0_CH52_DADR)

/** \brief 2690, DMA channel 052 address and interrupt control register */
#define DMA0_CH52_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412690u)
/** Alias (User Manual Name) for DMA0_CH52_ADICR */
#define DMA0_ADICR052 (DMA0_CH52_ADICR)

/** \brief 2694, DMA channel 052 configuration register */
#define DMA0_CH52_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412694u)
/** Alias (User Manual Name) for DMA0_CH52_CHCFGR */
#define DMA0_CHCFGR052 (DMA0_CH52_CHCFGR)

/** \brief 2698, DMA channel 052 shadow address register */
#define DMA0_CH52_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412698u)
/** Alias (User Manual Name) for DMA0_CH52_SHADR */
#define DMA0_SHADR052 (DMA0_CH52_SHADR)

/** \brief 269C, DMA channel 052 control and status register */
#define DMA0_CH52_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441269Cu)
/** Alias (User Manual Name) for DMA0_CH52_CHCSR */
#define DMA0_CHCSR052 (DMA0_CH52_CHCSR)

/** \brief 26A0, DMA channel 053 read data CRC register */
#define DMA0_CH53_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44126A0u)
/** Alias (User Manual Name) for DMA0_CH53_RDCRCR */
#define DMA0_RDCRCR053 (DMA0_CH53_RDCRCR)

/** \brief 26A4, DMA channel 053 source and destination address CRC register */
#define DMA0_CH53_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44126A4u)
/** Alias (User Manual Name) for DMA0_CH53_SDCRCR */
#define DMA0_SDCRCR053 (DMA0_CH53_SDCRCR)

/** \brief 26A8, DMA channel 053 source address register */
#define DMA0_CH53_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44126A8u)
/** Alias (User Manual Name) for DMA0_CH53_SADR */
#define DMA0_SADR053 (DMA0_CH53_SADR)

/** \brief 26AC, DMA channel 053 destination address register */
#define DMA0_CH53_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44126ACu)
/** Alias (User Manual Name) for DMA0_CH53_DADR */
#define DMA0_DADR053 (DMA0_CH53_DADR)

/** \brief 26B0, DMA channel 053 address and interrupt control register */
#define DMA0_CH53_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44126B0u)
/** Alias (User Manual Name) for DMA0_CH53_ADICR */
#define DMA0_ADICR053 (DMA0_CH53_ADICR)

/** \brief 26B4, DMA channel 053 configuration register */
#define DMA0_CH53_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44126B4u)
/** Alias (User Manual Name) for DMA0_CH53_CHCFGR */
#define DMA0_CHCFGR053 (DMA0_CH53_CHCFGR)

/** \brief 26B8, DMA channel 053 shadow address register */
#define DMA0_CH53_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44126B8u)
/** Alias (User Manual Name) for DMA0_CH53_SHADR */
#define DMA0_SHADR053 (DMA0_CH53_SHADR)

/** \brief 26BC, DMA channel 053 control and status register */
#define DMA0_CH53_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44126BCu)
/** Alias (User Manual Name) for DMA0_CH53_CHCSR */
#define DMA0_CHCSR053 (DMA0_CH53_CHCSR)

/** \brief 26C0, DMA channel 054 read data CRC register */
#define DMA0_CH54_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44126C0u)
/** Alias (User Manual Name) for DMA0_CH54_RDCRCR */
#define DMA0_RDCRCR054 (DMA0_CH54_RDCRCR)

/** \brief 26C4, DMA channel 054 source and destination address CRC register */
#define DMA0_CH54_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44126C4u)
/** Alias (User Manual Name) for DMA0_CH54_SDCRCR */
#define DMA0_SDCRCR054 (DMA0_CH54_SDCRCR)

/** \brief 26C8, DMA channel 054 source address register */
#define DMA0_CH54_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44126C8u)
/** Alias (User Manual Name) for DMA0_CH54_SADR */
#define DMA0_SADR054 (DMA0_CH54_SADR)

/** \brief 26CC, DMA channel 054 destination address register */
#define DMA0_CH54_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44126CCu)
/** Alias (User Manual Name) for DMA0_CH54_DADR */
#define DMA0_DADR054 (DMA0_CH54_DADR)

/** \brief 26D0, DMA channel 054 address and interrupt control register */
#define DMA0_CH54_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44126D0u)
/** Alias (User Manual Name) for DMA0_CH54_ADICR */
#define DMA0_ADICR054 (DMA0_CH54_ADICR)

/** \brief 26D4, DMA channel 054 configuration register */
#define DMA0_CH54_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44126D4u)
/** Alias (User Manual Name) for DMA0_CH54_CHCFGR */
#define DMA0_CHCFGR054 (DMA0_CH54_CHCFGR)

/** \brief 26D8, DMA channel 054 shadow address register */
#define DMA0_CH54_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44126D8u)
/** Alias (User Manual Name) for DMA0_CH54_SHADR */
#define DMA0_SHADR054 (DMA0_CH54_SHADR)

/** \brief 26DC, DMA channel 054 control and status register */
#define DMA0_CH54_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44126DCu)
/** Alias (User Manual Name) for DMA0_CH54_CHCSR */
#define DMA0_CHCSR054 (DMA0_CH54_CHCSR)

/** \brief 26E0, DMA channel 055 read data CRC register */
#define DMA0_CH55_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44126E0u)
/** Alias (User Manual Name) for DMA0_CH55_RDCRCR */
#define DMA0_RDCRCR055 (DMA0_CH55_RDCRCR)

/** \brief 26E4, DMA channel 055 source and destination address CRC register */
#define DMA0_CH55_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44126E4u)
/** Alias (User Manual Name) for DMA0_CH55_SDCRCR */
#define DMA0_SDCRCR055 (DMA0_CH55_SDCRCR)

/** \brief 26E8, DMA channel 055 source address register */
#define DMA0_CH55_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44126E8u)
/** Alias (User Manual Name) for DMA0_CH55_SADR */
#define DMA0_SADR055 (DMA0_CH55_SADR)

/** \brief 26EC, DMA channel 055 destination address register */
#define DMA0_CH55_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44126ECu)
/** Alias (User Manual Name) for DMA0_CH55_DADR */
#define DMA0_DADR055 (DMA0_CH55_DADR)

/** \brief 26F0, DMA channel 055 address and interrupt control register */
#define DMA0_CH55_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44126F0u)
/** Alias (User Manual Name) for DMA0_CH55_ADICR */
#define DMA0_ADICR055 (DMA0_CH55_ADICR)

/** \brief 26F4, DMA channel 055 configuration register */
#define DMA0_CH55_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44126F4u)
/** Alias (User Manual Name) for DMA0_CH55_CHCFGR */
#define DMA0_CHCFGR055 (DMA0_CH55_CHCFGR)

/** \brief 26F8, DMA channel 055 shadow address register */
#define DMA0_CH55_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44126F8u)
/** Alias (User Manual Name) for DMA0_CH55_SHADR */
#define DMA0_SHADR055 (DMA0_CH55_SHADR)

/** \brief 26FC, DMA channel 055 control and status register */
#define DMA0_CH55_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44126FCu)
/** Alias (User Manual Name) for DMA0_CH55_CHCSR */
#define DMA0_CHCSR055 (DMA0_CH55_CHCSR)

/** \brief 2700, DMA channel 056 read data CRC register */
#define DMA0_CH56_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412700u)
/** Alias (User Manual Name) for DMA0_CH56_RDCRCR */
#define DMA0_RDCRCR056 (DMA0_CH56_RDCRCR)

/** \brief 2704, DMA channel 056 source and destination address CRC register */
#define DMA0_CH56_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412704u)
/** Alias (User Manual Name) for DMA0_CH56_SDCRCR */
#define DMA0_SDCRCR056 (DMA0_CH56_SDCRCR)

/** \brief 2708, DMA channel 056 source address register */
#define DMA0_CH56_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412708u)
/** Alias (User Manual Name) for DMA0_CH56_SADR */
#define DMA0_SADR056 (DMA0_CH56_SADR)

/** \brief 270C, DMA channel 056 destination address register */
#define DMA0_CH56_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441270Cu)
/** Alias (User Manual Name) for DMA0_CH56_DADR */
#define DMA0_DADR056 (DMA0_CH56_DADR)

/** \brief 2710, DMA channel 056 address and interrupt control register */
#define DMA0_CH56_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412710u)
/** Alias (User Manual Name) for DMA0_CH56_ADICR */
#define DMA0_ADICR056 (DMA0_CH56_ADICR)

/** \brief 2714, DMA channel 056 configuration register */
#define DMA0_CH56_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412714u)
/** Alias (User Manual Name) for DMA0_CH56_CHCFGR */
#define DMA0_CHCFGR056 (DMA0_CH56_CHCFGR)

/** \brief 2718, DMA channel 056 shadow address register */
#define DMA0_CH56_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412718u)
/** Alias (User Manual Name) for DMA0_CH56_SHADR */
#define DMA0_SHADR056 (DMA0_CH56_SHADR)

/** \brief 271C, DMA channel 056 control and status register */
#define DMA0_CH56_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441271Cu)
/** Alias (User Manual Name) for DMA0_CH56_CHCSR */
#define DMA0_CHCSR056 (DMA0_CH56_CHCSR)

/** \brief 2720, DMA channel 057 read data CRC register */
#define DMA0_CH57_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412720u)
/** Alias (User Manual Name) for DMA0_CH57_RDCRCR */
#define DMA0_RDCRCR057 (DMA0_CH57_RDCRCR)

/** \brief 2724, DMA channel 057 source and destination address CRC register */
#define DMA0_CH57_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412724u)
/** Alias (User Manual Name) for DMA0_CH57_SDCRCR */
#define DMA0_SDCRCR057 (DMA0_CH57_SDCRCR)

/** \brief 2728, DMA channel 057 source address register */
#define DMA0_CH57_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412728u)
/** Alias (User Manual Name) for DMA0_CH57_SADR */
#define DMA0_SADR057 (DMA0_CH57_SADR)

/** \brief 272C, DMA channel 057 destination address register */
#define DMA0_CH57_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441272Cu)
/** Alias (User Manual Name) for DMA0_CH57_DADR */
#define DMA0_DADR057 (DMA0_CH57_DADR)

/** \brief 2730, DMA channel 057 address and interrupt control register */
#define DMA0_CH57_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412730u)
/** Alias (User Manual Name) for DMA0_CH57_ADICR */
#define DMA0_ADICR057 (DMA0_CH57_ADICR)

/** \brief 2734, DMA channel 057 configuration register */
#define DMA0_CH57_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412734u)
/** Alias (User Manual Name) for DMA0_CH57_CHCFGR */
#define DMA0_CHCFGR057 (DMA0_CH57_CHCFGR)

/** \brief 2738, DMA channel 057 shadow address register */
#define DMA0_CH57_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412738u)
/** Alias (User Manual Name) for DMA0_CH57_SHADR */
#define DMA0_SHADR057 (DMA0_CH57_SHADR)

/** \brief 273C, DMA channel 057 control and status register */
#define DMA0_CH57_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441273Cu)
/** Alias (User Manual Name) for DMA0_CH57_CHCSR */
#define DMA0_CHCSR057 (DMA0_CH57_CHCSR)

/** \brief 2740, DMA channel 058 read data CRC register */
#define DMA0_CH58_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412740u)
/** Alias (User Manual Name) for DMA0_CH58_RDCRCR */
#define DMA0_RDCRCR058 (DMA0_CH58_RDCRCR)

/** \brief 2744, DMA channel 058 source and destination address CRC register */
#define DMA0_CH58_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412744u)
/** Alias (User Manual Name) for DMA0_CH58_SDCRCR */
#define DMA0_SDCRCR058 (DMA0_CH58_SDCRCR)

/** \brief 2748, DMA channel 058 source address register */
#define DMA0_CH58_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412748u)
/** Alias (User Manual Name) for DMA0_CH58_SADR */
#define DMA0_SADR058 (DMA0_CH58_SADR)

/** \brief 274C, DMA channel 058 destination address register */
#define DMA0_CH58_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441274Cu)
/** Alias (User Manual Name) for DMA0_CH58_DADR */
#define DMA0_DADR058 (DMA0_CH58_DADR)

/** \brief 2750, DMA channel 058 address and interrupt control register */
#define DMA0_CH58_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412750u)
/** Alias (User Manual Name) for DMA0_CH58_ADICR */
#define DMA0_ADICR058 (DMA0_CH58_ADICR)

/** \brief 2754, DMA channel 058 configuration register */
#define DMA0_CH58_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412754u)
/** Alias (User Manual Name) for DMA0_CH58_CHCFGR */
#define DMA0_CHCFGR058 (DMA0_CH58_CHCFGR)

/** \brief 2758, DMA channel 058 shadow address register */
#define DMA0_CH58_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412758u)
/** Alias (User Manual Name) for DMA0_CH58_SHADR */
#define DMA0_SHADR058 (DMA0_CH58_SHADR)

/** \brief 275C, DMA channel 058 control and status register */
#define DMA0_CH58_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441275Cu)
/** Alias (User Manual Name) for DMA0_CH58_CHCSR */
#define DMA0_CHCSR058 (DMA0_CH58_CHCSR)

/** \brief 2760, DMA channel 059 read data CRC register */
#define DMA0_CH59_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412760u)
/** Alias (User Manual Name) for DMA0_CH59_RDCRCR */
#define DMA0_RDCRCR059 (DMA0_CH59_RDCRCR)

/** \brief 2764, DMA channel 059 source and destination address CRC register */
#define DMA0_CH59_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412764u)
/** Alias (User Manual Name) for DMA0_CH59_SDCRCR */
#define DMA0_SDCRCR059 (DMA0_CH59_SDCRCR)

/** \brief 2768, DMA channel 059 source address register */
#define DMA0_CH59_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412768u)
/** Alias (User Manual Name) for DMA0_CH59_SADR */
#define DMA0_SADR059 (DMA0_CH59_SADR)

/** \brief 276C, DMA channel 059 destination address register */
#define DMA0_CH59_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441276Cu)
/** Alias (User Manual Name) for DMA0_CH59_DADR */
#define DMA0_DADR059 (DMA0_CH59_DADR)

/** \brief 2770, DMA channel 059 address and interrupt control register */
#define DMA0_CH59_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412770u)
/** Alias (User Manual Name) for DMA0_CH59_ADICR */
#define DMA0_ADICR059 (DMA0_CH59_ADICR)

/** \brief 2774, DMA channel 059 configuration register */
#define DMA0_CH59_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412774u)
/** Alias (User Manual Name) for DMA0_CH59_CHCFGR */
#define DMA0_CHCFGR059 (DMA0_CH59_CHCFGR)

/** \brief 2778, DMA channel 059 shadow address register */
#define DMA0_CH59_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412778u)
/** Alias (User Manual Name) for DMA0_CH59_SHADR */
#define DMA0_SHADR059 (DMA0_CH59_SHADR)

/** \brief 277C, DMA channel 059 control and status register */
#define DMA0_CH59_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441277Cu)
/** Alias (User Manual Name) for DMA0_CH59_CHCSR */
#define DMA0_CHCSR059 (DMA0_CH59_CHCSR)

/** \brief 2780, DMA channel 060 read data CRC register */
#define DMA0_CH60_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412780u)
/** Alias (User Manual Name) for DMA0_CH60_RDCRCR */
#define DMA0_RDCRCR060 (DMA0_CH60_RDCRCR)

/** \brief 2784, DMA channel 060 source and destination address CRC register */
#define DMA0_CH60_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412784u)
/** Alias (User Manual Name) for DMA0_CH60_SDCRCR */
#define DMA0_SDCRCR060 (DMA0_CH60_SDCRCR)

/** \brief 2788, DMA channel 060 source address register */
#define DMA0_CH60_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412788u)
/** Alias (User Manual Name) for DMA0_CH60_SADR */
#define DMA0_SADR060 (DMA0_CH60_SADR)

/** \brief 278C, DMA channel 060 destination address register */
#define DMA0_CH60_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441278Cu)
/** Alias (User Manual Name) for DMA0_CH60_DADR */
#define DMA0_DADR060 (DMA0_CH60_DADR)

/** \brief 2790, DMA channel 060 address and interrupt control register */
#define DMA0_CH60_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412790u)
/** Alias (User Manual Name) for DMA0_CH60_ADICR */
#define DMA0_ADICR060 (DMA0_CH60_ADICR)

/** \brief 2794, DMA channel 060 configuration register */
#define DMA0_CH60_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412794u)
/** Alias (User Manual Name) for DMA0_CH60_CHCFGR */
#define DMA0_CHCFGR060 (DMA0_CH60_CHCFGR)

/** \brief 2798, DMA channel 060 shadow address register */
#define DMA0_CH60_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412798u)
/** Alias (User Manual Name) for DMA0_CH60_SHADR */
#define DMA0_SHADR060 (DMA0_CH60_SHADR)

/** \brief 279C, DMA channel 060 control and status register */
#define DMA0_CH60_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441279Cu)
/** Alias (User Manual Name) for DMA0_CH60_CHCSR */
#define DMA0_CHCSR060 (DMA0_CH60_CHCSR)

/** \brief 27A0, DMA channel 061 read data CRC register */
#define DMA0_CH61_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44127A0u)
/** Alias (User Manual Name) for DMA0_CH61_RDCRCR */
#define DMA0_RDCRCR061 (DMA0_CH61_RDCRCR)

/** \brief 27A4, DMA channel 061 source and destination address CRC register */
#define DMA0_CH61_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44127A4u)
/** Alias (User Manual Name) for DMA0_CH61_SDCRCR */
#define DMA0_SDCRCR061 (DMA0_CH61_SDCRCR)

/** \brief 27A8, DMA channel 061 source address register */
#define DMA0_CH61_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44127A8u)
/** Alias (User Manual Name) for DMA0_CH61_SADR */
#define DMA0_SADR061 (DMA0_CH61_SADR)

/** \brief 27AC, DMA channel 061 destination address register */
#define DMA0_CH61_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44127ACu)
/** Alias (User Manual Name) for DMA0_CH61_DADR */
#define DMA0_DADR061 (DMA0_CH61_DADR)

/** \brief 27B0, DMA channel 061 address and interrupt control register */
#define DMA0_CH61_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44127B0u)
/** Alias (User Manual Name) for DMA0_CH61_ADICR */
#define DMA0_ADICR061 (DMA0_CH61_ADICR)

/** \brief 27B4, DMA channel 061 configuration register */
#define DMA0_CH61_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44127B4u)
/** Alias (User Manual Name) for DMA0_CH61_CHCFGR */
#define DMA0_CHCFGR061 (DMA0_CH61_CHCFGR)

/** \brief 27B8, DMA channel 061 shadow address register */
#define DMA0_CH61_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44127B8u)
/** Alias (User Manual Name) for DMA0_CH61_SHADR */
#define DMA0_SHADR061 (DMA0_CH61_SHADR)

/** \brief 27BC, DMA channel 061 control and status register */
#define DMA0_CH61_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44127BCu)
/** Alias (User Manual Name) for DMA0_CH61_CHCSR */
#define DMA0_CHCSR061 (DMA0_CH61_CHCSR)

/** \brief 27C0, DMA channel 062 read data CRC register */
#define DMA0_CH62_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44127C0u)
/** Alias (User Manual Name) for DMA0_CH62_RDCRCR */
#define DMA0_RDCRCR062 (DMA0_CH62_RDCRCR)

/** \brief 27C4, DMA channel 062 source and destination address CRC register */
#define DMA0_CH62_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44127C4u)
/** Alias (User Manual Name) for DMA0_CH62_SDCRCR */
#define DMA0_SDCRCR062 (DMA0_CH62_SDCRCR)

/** \brief 27C8, DMA channel 062 source address register */
#define DMA0_CH62_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44127C8u)
/** Alias (User Manual Name) for DMA0_CH62_SADR */
#define DMA0_SADR062 (DMA0_CH62_SADR)

/** \brief 27CC, DMA channel 062 destination address register */
#define DMA0_CH62_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44127CCu)
/** Alias (User Manual Name) for DMA0_CH62_DADR */
#define DMA0_DADR062 (DMA0_CH62_DADR)

/** \brief 27D0, DMA channel 062 address and interrupt control register */
#define DMA0_CH62_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44127D0u)
/** Alias (User Manual Name) for DMA0_CH62_ADICR */
#define DMA0_ADICR062 (DMA0_CH62_ADICR)

/** \brief 27D4, DMA channel 062 configuration register */
#define DMA0_CH62_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44127D4u)
/** Alias (User Manual Name) for DMA0_CH62_CHCFGR */
#define DMA0_CHCFGR062 (DMA0_CH62_CHCFGR)

/** \brief 27D8, DMA channel 062 shadow address register */
#define DMA0_CH62_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44127D8u)
/** Alias (User Manual Name) for DMA0_CH62_SHADR */
#define DMA0_SHADR062 (DMA0_CH62_SHADR)

/** \brief 27DC, DMA channel 062 control and status register */
#define DMA0_CH62_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44127DCu)
/** Alias (User Manual Name) for DMA0_CH62_CHCSR */
#define DMA0_CHCSR062 (DMA0_CH62_CHCSR)

/** \brief 27E0, DMA channel 063 read data CRC register */
#define DMA0_CH63_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44127E0u)
/** Alias (User Manual Name) for DMA0_CH63_RDCRCR */
#define DMA0_RDCRCR063 (DMA0_CH63_RDCRCR)

/** \brief 27E4, DMA channel 063 source and destination address CRC register */
#define DMA0_CH63_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44127E4u)
/** Alias (User Manual Name) for DMA0_CH63_SDCRCR */
#define DMA0_SDCRCR063 (DMA0_CH63_SDCRCR)

/** \brief 27E8, DMA channel 063 source address register */
#define DMA0_CH63_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44127E8u)
/** Alias (User Manual Name) for DMA0_CH63_SADR */
#define DMA0_SADR063 (DMA0_CH63_SADR)

/** \brief 27EC, DMA channel 063 destination address register */
#define DMA0_CH63_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44127ECu)
/** Alias (User Manual Name) for DMA0_CH63_DADR */
#define DMA0_DADR063 (DMA0_CH63_DADR)

/** \brief 27F0, DMA channel 063 address and interrupt control register */
#define DMA0_CH63_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44127F0u)
/** Alias (User Manual Name) for DMA0_CH63_ADICR */
#define DMA0_ADICR063 (DMA0_CH63_ADICR)

/** \brief 27F4, DMA channel 063 configuration register */
#define DMA0_CH63_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44127F4u)
/** Alias (User Manual Name) for DMA0_CH63_CHCFGR */
#define DMA0_CHCFGR063 (DMA0_CH63_CHCFGR)

/** \brief 27F8, DMA channel 063 shadow address register */
#define DMA0_CH63_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44127F8u)
/** Alias (User Manual Name) for DMA0_CH63_SHADR */
#define DMA0_SHADR063 (DMA0_CH63_SHADR)

/** \brief 27FC, DMA channel 063 control and status register */
#define DMA0_CH63_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44127FCu)
/** Alias (User Manual Name) for DMA0_CH63_CHCSR */
#define DMA0_CHCSR063 (DMA0_CH63_CHCSR)

/** \brief 2800, DMA channel 064 read data CRC register */
#define DMA0_CH64_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412800u)
/** Alias (User Manual Name) for DMA0_CH64_RDCRCR */
#define DMA0_RDCRCR064 (DMA0_CH64_RDCRCR)

/** \brief 2804, DMA channel 064 source and destination address CRC register */
#define DMA0_CH64_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412804u)
/** Alias (User Manual Name) for DMA0_CH64_SDCRCR */
#define DMA0_SDCRCR064 (DMA0_CH64_SDCRCR)

/** \brief 2808, DMA channel 064 source address register */
#define DMA0_CH64_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412808u)
/** Alias (User Manual Name) for DMA0_CH64_SADR */
#define DMA0_SADR064 (DMA0_CH64_SADR)

/** \brief 280C, DMA channel 064 destination address register */
#define DMA0_CH64_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441280Cu)
/** Alias (User Manual Name) for DMA0_CH64_DADR */
#define DMA0_DADR064 (DMA0_CH64_DADR)

/** \brief 2810, DMA channel 064 address and interrupt control register */
#define DMA0_CH64_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412810u)
/** Alias (User Manual Name) for DMA0_CH64_ADICR */
#define DMA0_ADICR064 (DMA0_CH64_ADICR)

/** \brief 2814, DMA channel 064 configuration register */
#define DMA0_CH64_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412814u)
/** Alias (User Manual Name) for DMA0_CH64_CHCFGR */
#define DMA0_CHCFGR064 (DMA0_CH64_CHCFGR)

/** \brief 2818, DMA channel 064 shadow address register */
#define DMA0_CH64_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412818u)
/** Alias (User Manual Name) for DMA0_CH64_SHADR */
#define DMA0_SHADR064 (DMA0_CH64_SHADR)

/** \brief 281C, DMA channel 064 control and status register */
#define DMA0_CH64_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441281Cu)
/** Alias (User Manual Name) for DMA0_CH64_CHCSR */
#define DMA0_CHCSR064 (DMA0_CH64_CHCSR)

/** \brief 2820, DMA channel 065 read data CRC register */
#define DMA0_CH65_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412820u)
/** Alias (User Manual Name) for DMA0_CH65_RDCRCR */
#define DMA0_RDCRCR065 (DMA0_CH65_RDCRCR)

/** \brief 2824, DMA channel 065 source and destination address CRC register */
#define DMA0_CH65_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412824u)
/** Alias (User Manual Name) for DMA0_CH65_SDCRCR */
#define DMA0_SDCRCR065 (DMA0_CH65_SDCRCR)

/** \brief 2828, DMA channel 065 source address register */
#define DMA0_CH65_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412828u)
/** Alias (User Manual Name) for DMA0_CH65_SADR */
#define DMA0_SADR065 (DMA0_CH65_SADR)

/** \brief 282C, DMA channel 065 destination address register */
#define DMA0_CH65_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441282Cu)
/** Alias (User Manual Name) for DMA0_CH65_DADR */
#define DMA0_DADR065 (DMA0_CH65_DADR)

/** \brief 2830, DMA channel 065 address and interrupt control register */
#define DMA0_CH65_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412830u)
/** Alias (User Manual Name) for DMA0_CH65_ADICR */
#define DMA0_ADICR065 (DMA0_CH65_ADICR)

/** \brief 2834, DMA channel 065 configuration register */
#define DMA0_CH65_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412834u)
/** Alias (User Manual Name) for DMA0_CH65_CHCFGR */
#define DMA0_CHCFGR065 (DMA0_CH65_CHCFGR)

/** \brief 2838, DMA channel 065 shadow address register */
#define DMA0_CH65_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412838u)
/** Alias (User Manual Name) for DMA0_CH65_SHADR */
#define DMA0_SHADR065 (DMA0_CH65_SHADR)

/** \brief 283C, DMA channel 065 control and status register */
#define DMA0_CH65_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441283Cu)
/** Alias (User Manual Name) for DMA0_CH65_CHCSR */
#define DMA0_CHCSR065 (DMA0_CH65_CHCSR)

/** \brief 2840, DMA channel 066 read data CRC register */
#define DMA0_CH66_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412840u)
/** Alias (User Manual Name) for DMA0_CH66_RDCRCR */
#define DMA0_RDCRCR066 (DMA0_CH66_RDCRCR)

/** \brief 2844, DMA channel 066 source and destination address CRC register */
#define DMA0_CH66_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412844u)
/** Alias (User Manual Name) for DMA0_CH66_SDCRCR */
#define DMA0_SDCRCR066 (DMA0_CH66_SDCRCR)

/** \brief 2848, DMA channel 066 source address register */
#define DMA0_CH66_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412848u)
/** Alias (User Manual Name) for DMA0_CH66_SADR */
#define DMA0_SADR066 (DMA0_CH66_SADR)

/** \brief 284C, DMA channel 066 destination address register */
#define DMA0_CH66_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441284Cu)
/** Alias (User Manual Name) for DMA0_CH66_DADR */
#define DMA0_DADR066 (DMA0_CH66_DADR)

/** \brief 2850, DMA channel 066 address and interrupt control register */
#define DMA0_CH66_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412850u)
/** Alias (User Manual Name) for DMA0_CH66_ADICR */
#define DMA0_ADICR066 (DMA0_CH66_ADICR)

/** \brief 2854, DMA channel 066 configuration register */
#define DMA0_CH66_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412854u)
/** Alias (User Manual Name) for DMA0_CH66_CHCFGR */
#define DMA0_CHCFGR066 (DMA0_CH66_CHCFGR)

/** \brief 2858, DMA channel 066 shadow address register */
#define DMA0_CH66_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412858u)
/** Alias (User Manual Name) for DMA0_CH66_SHADR */
#define DMA0_SHADR066 (DMA0_CH66_SHADR)

/** \brief 285C, DMA channel 066 control and status register */
#define DMA0_CH66_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441285Cu)
/** Alias (User Manual Name) for DMA0_CH66_CHCSR */
#define DMA0_CHCSR066 (DMA0_CH66_CHCSR)

/** \brief 2860, DMA channel 067 read data CRC register */
#define DMA0_CH67_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412860u)
/** Alias (User Manual Name) for DMA0_CH67_RDCRCR */
#define DMA0_RDCRCR067 (DMA0_CH67_RDCRCR)

/** \brief 2864, DMA channel 067 source and destination address CRC register */
#define DMA0_CH67_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412864u)
/** Alias (User Manual Name) for DMA0_CH67_SDCRCR */
#define DMA0_SDCRCR067 (DMA0_CH67_SDCRCR)

/** \brief 2868, DMA channel 067 source address register */
#define DMA0_CH67_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412868u)
/** Alias (User Manual Name) for DMA0_CH67_SADR */
#define DMA0_SADR067 (DMA0_CH67_SADR)

/** \brief 286C, DMA channel 067 destination address register */
#define DMA0_CH67_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441286Cu)
/** Alias (User Manual Name) for DMA0_CH67_DADR */
#define DMA0_DADR067 (DMA0_CH67_DADR)

/** \brief 2870, DMA channel 067 address and interrupt control register */
#define DMA0_CH67_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412870u)
/** Alias (User Manual Name) for DMA0_CH67_ADICR */
#define DMA0_ADICR067 (DMA0_CH67_ADICR)

/** \brief 2874, DMA channel 067 configuration register */
#define DMA0_CH67_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412874u)
/** Alias (User Manual Name) for DMA0_CH67_CHCFGR */
#define DMA0_CHCFGR067 (DMA0_CH67_CHCFGR)

/** \brief 2878, DMA channel 067 shadow address register */
#define DMA0_CH67_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412878u)
/** Alias (User Manual Name) for DMA0_CH67_SHADR */
#define DMA0_SHADR067 (DMA0_CH67_SHADR)

/** \brief 287C, DMA channel 067 control and status register */
#define DMA0_CH67_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441287Cu)
/** Alias (User Manual Name) for DMA0_CH67_CHCSR */
#define DMA0_CHCSR067 (DMA0_CH67_CHCSR)

/** \brief 2880, DMA channel 068 read data CRC register */
#define DMA0_CH68_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412880u)
/** Alias (User Manual Name) for DMA0_CH68_RDCRCR */
#define DMA0_RDCRCR068 (DMA0_CH68_RDCRCR)

/** \brief 2884, DMA channel 068 source and destination address CRC register */
#define DMA0_CH68_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412884u)
/** Alias (User Manual Name) for DMA0_CH68_SDCRCR */
#define DMA0_SDCRCR068 (DMA0_CH68_SDCRCR)

/** \brief 2888, DMA channel 068 source address register */
#define DMA0_CH68_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412888u)
/** Alias (User Manual Name) for DMA0_CH68_SADR */
#define DMA0_SADR068 (DMA0_CH68_SADR)

/** \brief 288C, DMA channel 068 destination address register */
#define DMA0_CH68_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441288Cu)
/** Alias (User Manual Name) for DMA0_CH68_DADR */
#define DMA0_DADR068 (DMA0_CH68_DADR)

/** \brief 2890, DMA channel 068 address and interrupt control register */
#define DMA0_CH68_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412890u)
/** Alias (User Manual Name) for DMA0_CH68_ADICR */
#define DMA0_ADICR068 (DMA0_CH68_ADICR)

/** \brief 2894, DMA channel 068 configuration register */
#define DMA0_CH68_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412894u)
/** Alias (User Manual Name) for DMA0_CH68_CHCFGR */
#define DMA0_CHCFGR068 (DMA0_CH68_CHCFGR)

/** \brief 2898, DMA channel 068 shadow address register */
#define DMA0_CH68_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412898u)
/** Alias (User Manual Name) for DMA0_CH68_SHADR */
#define DMA0_SHADR068 (DMA0_CH68_SHADR)

/** \brief 289C, DMA channel 068 control and status register */
#define DMA0_CH68_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441289Cu)
/** Alias (User Manual Name) for DMA0_CH68_CHCSR */
#define DMA0_CHCSR068 (DMA0_CH68_CHCSR)

/** \brief 28A0, DMA channel 069 read data CRC register */
#define DMA0_CH69_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44128A0u)
/** Alias (User Manual Name) for DMA0_CH69_RDCRCR */
#define DMA0_RDCRCR069 (DMA0_CH69_RDCRCR)

/** \brief 28A4, DMA channel 069 source and destination address CRC register */
#define DMA0_CH69_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44128A4u)
/** Alias (User Manual Name) for DMA0_CH69_SDCRCR */
#define DMA0_SDCRCR069 (DMA0_CH69_SDCRCR)

/** \brief 28A8, DMA channel 069 source address register */
#define DMA0_CH69_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44128A8u)
/** Alias (User Manual Name) for DMA0_CH69_SADR */
#define DMA0_SADR069 (DMA0_CH69_SADR)

/** \brief 28AC, DMA channel 069 destination address register */
#define DMA0_CH69_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44128ACu)
/** Alias (User Manual Name) for DMA0_CH69_DADR */
#define DMA0_DADR069 (DMA0_CH69_DADR)

/** \brief 28B0, DMA channel 069 address and interrupt control register */
#define DMA0_CH69_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44128B0u)
/** Alias (User Manual Name) for DMA0_CH69_ADICR */
#define DMA0_ADICR069 (DMA0_CH69_ADICR)

/** \brief 28B4, DMA channel 069 configuration register */
#define DMA0_CH69_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44128B4u)
/** Alias (User Manual Name) for DMA0_CH69_CHCFGR */
#define DMA0_CHCFGR069 (DMA0_CH69_CHCFGR)

/** \brief 28B8, DMA channel 069 shadow address register */
#define DMA0_CH69_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44128B8u)
/** Alias (User Manual Name) for DMA0_CH69_SHADR */
#define DMA0_SHADR069 (DMA0_CH69_SHADR)

/** \brief 28BC, DMA channel 069 control and status register */
#define DMA0_CH69_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44128BCu)
/** Alias (User Manual Name) for DMA0_CH69_CHCSR */
#define DMA0_CHCSR069 (DMA0_CH69_CHCSR)

/** \brief 28C0, DMA channel 070 read data CRC register */
#define DMA0_CH70_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44128C0u)
/** Alias (User Manual Name) for DMA0_CH70_RDCRCR */
#define DMA0_RDCRCR070 (DMA0_CH70_RDCRCR)

/** \brief 28C4, DMA channel 070 source and destination address CRC register */
#define DMA0_CH70_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44128C4u)
/** Alias (User Manual Name) for DMA0_CH70_SDCRCR */
#define DMA0_SDCRCR070 (DMA0_CH70_SDCRCR)

/** \brief 28C8, DMA channel 070 source address register */
#define DMA0_CH70_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44128C8u)
/** Alias (User Manual Name) for DMA0_CH70_SADR */
#define DMA0_SADR070 (DMA0_CH70_SADR)

/** \brief 28CC, DMA channel 070 destination address register */
#define DMA0_CH70_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44128CCu)
/** Alias (User Manual Name) for DMA0_CH70_DADR */
#define DMA0_DADR070 (DMA0_CH70_DADR)

/** \brief 28D0, DMA channel 070 address and interrupt control register */
#define DMA0_CH70_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44128D0u)
/** Alias (User Manual Name) for DMA0_CH70_ADICR */
#define DMA0_ADICR070 (DMA0_CH70_ADICR)

/** \brief 28D4, DMA channel 070 configuration register */
#define DMA0_CH70_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44128D4u)
/** Alias (User Manual Name) for DMA0_CH70_CHCFGR */
#define DMA0_CHCFGR070 (DMA0_CH70_CHCFGR)

/** \brief 28D8, DMA channel 070 shadow address register */
#define DMA0_CH70_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44128D8u)
/** Alias (User Manual Name) for DMA0_CH70_SHADR */
#define DMA0_SHADR070 (DMA0_CH70_SHADR)

/** \brief 28DC, DMA channel 070 control and status register */
#define DMA0_CH70_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44128DCu)
/** Alias (User Manual Name) for DMA0_CH70_CHCSR */
#define DMA0_CHCSR070 (DMA0_CH70_CHCSR)

/** \brief 28E0, DMA channel 071 read data CRC register */
#define DMA0_CH71_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44128E0u)
/** Alias (User Manual Name) for DMA0_CH71_RDCRCR */
#define DMA0_RDCRCR071 (DMA0_CH71_RDCRCR)

/** \brief 28E4, DMA channel 071 source and destination address CRC register */
#define DMA0_CH71_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44128E4u)
/** Alias (User Manual Name) for DMA0_CH71_SDCRCR */
#define DMA0_SDCRCR071 (DMA0_CH71_SDCRCR)

/** \brief 28E8, DMA channel 071 source address register */
#define DMA0_CH71_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44128E8u)
/** Alias (User Manual Name) for DMA0_CH71_SADR */
#define DMA0_SADR071 (DMA0_CH71_SADR)

/** \brief 28EC, DMA channel 071 destination address register */
#define DMA0_CH71_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44128ECu)
/** Alias (User Manual Name) for DMA0_CH71_DADR */
#define DMA0_DADR071 (DMA0_CH71_DADR)

/** \brief 28F0, DMA channel 071 address and interrupt control register */
#define DMA0_CH71_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44128F0u)
/** Alias (User Manual Name) for DMA0_CH71_ADICR */
#define DMA0_ADICR071 (DMA0_CH71_ADICR)

/** \brief 28F4, DMA channel 071 configuration register */
#define DMA0_CH71_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44128F4u)
/** Alias (User Manual Name) for DMA0_CH71_CHCFGR */
#define DMA0_CHCFGR071 (DMA0_CH71_CHCFGR)

/** \brief 28F8, DMA channel 071 shadow address register */
#define DMA0_CH71_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44128F8u)
/** Alias (User Manual Name) for DMA0_CH71_SHADR */
#define DMA0_SHADR071 (DMA0_CH71_SHADR)

/** \brief 28FC, DMA channel 071 control and status register */
#define DMA0_CH71_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44128FCu)
/** Alias (User Manual Name) for DMA0_CH71_CHCSR */
#define DMA0_CHCSR071 (DMA0_CH71_CHCSR)

/** \brief 2900, DMA channel 072 read data CRC register */
#define DMA0_CH72_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412900u)
/** Alias (User Manual Name) for DMA0_CH72_RDCRCR */
#define DMA0_RDCRCR072 (DMA0_CH72_RDCRCR)

/** \brief 2904, DMA channel 072 source and destination address CRC register */
#define DMA0_CH72_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412904u)
/** Alias (User Manual Name) for DMA0_CH72_SDCRCR */
#define DMA0_SDCRCR072 (DMA0_CH72_SDCRCR)

/** \brief 2908, DMA channel 072 source address register */
#define DMA0_CH72_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412908u)
/** Alias (User Manual Name) for DMA0_CH72_SADR */
#define DMA0_SADR072 (DMA0_CH72_SADR)

/** \brief 290C, DMA channel 072 destination address register */
#define DMA0_CH72_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441290Cu)
/** Alias (User Manual Name) for DMA0_CH72_DADR */
#define DMA0_DADR072 (DMA0_CH72_DADR)

/** \brief 2910, DMA channel 072 address and interrupt control register */
#define DMA0_CH72_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412910u)
/** Alias (User Manual Name) for DMA0_CH72_ADICR */
#define DMA0_ADICR072 (DMA0_CH72_ADICR)

/** \brief 2914, DMA channel 072 configuration register */
#define DMA0_CH72_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412914u)
/** Alias (User Manual Name) for DMA0_CH72_CHCFGR */
#define DMA0_CHCFGR072 (DMA0_CH72_CHCFGR)

/** \brief 2918, DMA channel 072 shadow address register */
#define DMA0_CH72_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412918u)
/** Alias (User Manual Name) for DMA0_CH72_SHADR */
#define DMA0_SHADR072 (DMA0_CH72_SHADR)

/** \brief 291C, DMA channel 072 control and status register */
#define DMA0_CH72_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441291Cu)
/** Alias (User Manual Name) for DMA0_CH72_CHCSR */
#define DMA0_CHCSR072 (DMA0_CH72_CHCSR)

/** \brief 2920, DMA channel 073 read data CRC register */
#define DMA0_CH73_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412920u)
/** Alias (User Manual Name) for DMA0_CH73_RDCRCR */
#define DMA0_RDCRCR073 (DMA0_CH73_RDCRCR)

/** \brief 2924, DMA channel 073 source and destination address CRC register */
#define DMA0_CH73_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412924u)
/** Alias (User Manual Name) for DMA0_CH73_SDCRCR */
#define DMA0_SDCRCR073 (DMA0_CH73_SDCRCR)

/** \brief 2928, DMA channel 073 source address register */
#define DMA0_CH73_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412928u)
/** Alias (User Manual Name) for DMA0_CH73_SADR */
#define DMA0_SADR073 (DMA0_CH73_SADR)

/** \brief 292C, DMA channel 073 destination address register */
#define DMA0_CH73_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441292Cu)
/** Alias (User Manual Name) for DMA0_CH73_DADR */
#define DMA0_DADR073 (DMA0_CH73_DADR)

/** \brief 2930, DMA channel 073 address and interrupt control register */
#define DMA0_CH73_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412930u)
/** Alias (User Manual Name) for DMA0_CH73_ADICR */
#define DMA0_ADICR073 (DMA0_CH73_ADICR)

/** \brief 2934, DMA channel 073 configuration register */
#define DMA0_CH73_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412934u)
/** Alias (User Manual Name) for DMA0_CH73_CHCFGR */
#define DMA0_CHCFGR073 (DMA0_CH73_CHCFGR)

/** \brief 2938, DMA channel 073 shadow address register */
#define DMA0_CH73_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412938u)
/** Alias (User Manual Name) for DMA0_CH73_SHADR */
#define DMA0_SHADR073 (DMA0_CH73_SHADR)

/** \brief 293C, DMA channel 073 control and status register */
#define DMA0_CH73_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441293Cu)
/** Alias (User Manual Name) for DMA0_CH73_CHCSR */
#define DMA0_CHCSR073 (DMA0_CH73_CHCSR)

/** \brief 2940, DMA channel 074 read data CRC register */
#define DMA0_CH74_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412940u)
/** Alias (User Manual Name) for DMA0_CH74_RDCRCR */
#define DMA0_RDCRCR074 (DMA0_CH74_RDCRCR)

/** \brief 2944, DMA channel 074 source and destination address CRC register */
#define DMA0_CH74_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412944u)
/** Alias (User Manual Name) for DMA0_CH74_SDCRCR */
#define DMA0_SDCRCR074 (DMA0_CH74_SDCRCR)

/** \brief 2948, DMA channel 074 source address register */
#define DMA0_CH74_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412948u)
/** Alias (User Manual Name) for DMA0_CH74_SADR */
#define DMA0_SADR074 (DMA0_CH74_SADR)

/** \brief 294C, DMA channel 074 destination address register */
#define DMA0_CH74_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441294Cu)
/** Alias (User Manual Name) for DMA0_CH74_DADR */
#define DMA0_DADR074 (DMA0_CH74_DADR)

/** \brief 2950, DMA channel 074 address and interrupt control register */
#define DMA0_CH74_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412950u)
/** Alias (User Manual Name) for DMA0_CH74_ADICR */
#define DMA0_ADICR074 (DMA0_CH74_ADICR)

/** \brief 2954, DMA channel 074 configuration register */
#define DMA0_CH74_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412954u)
/** Alias (User Manual Name) for DMA0_CH74_CHCFGR */
#define DMA0_CHCFGR074 (DMA0_CH74_CHCFGR)

/** \brief 2958, DMA channel 074 shadow address register */
#define DMA0_CH74_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412958u)
/** Alias (User Manual Name) for DMA0_CH74_SHADR */
#define DMA0_SHADR074 (DMA0_CH74_SHADR)

/** \brief 295C, DMA channel 074 control and status register */
#define DMA0_CH74_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441295Cu)
/** Alias (User Manual Name) for DMA0_CH74_CHCSR */
#define DMA0_CHCSR074 (DMA0_CH74_CHCSR)

/** \brief 2960, DMA channel 075 read data CRC register */
#define DMA0_CH75_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412960u)
/** Alias (User Manual Name) for DMA0_CH75_RDCRCR */
#define DMA0_RDCRCR075 (DMA0_CH75_RDCRCR)

/** \brief 2964, DMA channel 075 source and destination address CRC register */
#define DMA0_CH75_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412964u)
/** Alias (User Manual Name) for DMA0_CH75_SDCRCR */
#define DMA0_SDCRCR075 (DMA0_CH75_SDCRCR)

/** \brief 2968, DMA channel 075 source address register */
#define DMA0_CH75_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412968u)
/** Alias (User Manual Name) for DMA0_CH75_SADR */
#define DMA0_SADR075 (DMA0_CH75_SADR)

/** \brief 296C, DMA channel 075 destination address register */
#define DMA0_CH75_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441296Cu)
/** Alias (User Manual Name) for DMA0_CH75_DADR */
#define DMA0_DADR075 (DMA0_CH75_DADR)

/** \brief 2970, DMA channel 075 address and interrupt control register */
#define DMA0_CH75_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412970u)
/** Alias (User Manual Name) for DMA0_CH75_ADICR */
#define DMA0_ADICR075 (DMA0_CH75_ADICR)

/** \brief 2974, DMA channel 075 configuration register */
#define DMA0_CH75_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412974u)
/** Alias (User Manual Name) for DMA0_CH75_CHCFGR */
#define DMA0_CHCFGR075 (DMA0_CH75_CHCFGR)

/** \brief 2978, DMA channel 075 shadow address register */
#define DMA0_CH75_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412978u)
/** Alias (User Manual Name) for DMA0_CH75_SHADR */
#define DMA0_SHADR075 (DMA0_CH75_SHADR)

/** \brief 297C, DMA channel 075 control and status register */
#define DMA0_CH75_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441297Cu)
/** Alias (User Manual Name) for DMA0_CH75_CHCSR */
#define DMA0_CHCSR075 (DMA0_CH75_CHCSR)

/** \brief 2980, DMA channel 076 read data CRC register */
#define DMA0_CH76_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412980u)
/** Alias (User Manual Name) for DMA0_CH76_RDCRCR */
#define DMA0_RDCRCR076 (DMA0_CH76_RDCRCR)

/** \brief 2984, DMA channel 076 source and destination address CRC register */
#define DMA0_CH76_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412984u)
/** Alias (User Manual Name) for DMA0_CH76_SDCRCR */
#define DMA0_SDCRCR076 (DMA0_CH76_SDCRCR)

/** \brief 2988, DMA channel 076 source address register */
#define DMA0_CH76_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412988u)
/** Alias (User Manual Name) for DMA0_CH76_SADR */
#define DMA0_SADR076 (DMA0_CH76_SADR)

/** \brief 298C, DMA channel 076 destination address register */
#define DMA0_CH76_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441298Cu)
/** Alias (User Manual Name) for DMA0_CH76_DADR */
#define DMA0_DADR076 (DMA0_CH76_DADR)

/** \brief 2990, DMA channel 076 address and interrupt control register */
#define DMA0_CH76_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412990u)
/** Alias (User Manual Name) for DMA0_CH76_ADICR */
#define DMA0_ADICR076 (DMA0_CH76_ADICR)

/** \brief 2994, DMA channel 076 configuration register */
#define DMA0_CH76_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412994u)
/** Alias (User Manual Name) for DMA0_CH76_CHCFGR */
#define DMA0_CHCFGR076 (DMA0_CH76_CHCFGR)

/** \brief 2998, DMA channel 076 shadow address register */
#define DMA0_CH76_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412998u)
/** Alias (User Manual Name) for DMA0_CH76_SHADR */
#define DMA0_SHADR076 (DMA0_CH76_SHADR)

/** \brief 299C, DMA channel 076 control and status register */
#define DMA0_CH76_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441299Cu)
/** Alias (User Manual Name) for DMA0_CH76_CHCSR */
#define DMA0_CHCSR076 (DMA0_CH76_CHCSR)

/** \brief 29A0, DMA channel 077 read data CRC register */
#define DMA0_CH77_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44129A0u)
/** Alias (User Manual Name) for DMA0_CH77_RDCRCR */
#define DMA0_RDCRCR077 (DMA0_CH77_RDCRCR)

/** \brief 29A4, DMA channel 077 source and destination address CRC register */
#define DMA0_CH77_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44129A4u)
/** Alias (User Manual Name) for DMA0_CH77_SDCRCR */
#define DMA0_SDCRCR077 (DMA0_CH77_SDCRCR)

/** \brief 29A8, DMA channel 077 source address register */
#define DMA0_CH77_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44129A8u)
/** Alias (User Manual Name) for DMA0_CH77_SADR */
#define DMA0_SADR077 (DMA0_CH77_SADR)

/** \brief 29AC, DMA channel 077 destination address register */
#define DMA0_CH77_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44129ACu)
/** Alias (User Manual Name) for DMA0_CH77_DADR */
#define DMA0_DADR077 (DMA0_CH77_DADR)

/** \brief 29B0, DMA channel 077 address and interrupt control register */
#define DMA0_CH77_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44129B0u)
/** Alias (User Manual Name) for DMA0_CH77_ADICR */
#define DMA0_ADICR077 (DMA0_CH77_ADICR)

/** \brief 29B4, DMA channel 077 configuration register */
#define DMA0_CH77_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44129B4u)
/** Alias (User Manual Name) for DMA0_CH77_CHCFGR */
#define DMA0_CHCFGR077 (DMA0_CH77_CHCFGR)

/** \brief 29B8, DMA channel 077 shadow address register */
#define DMA0_CH77_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44129B8u)
/** Alias (User Manual Name) for DMA0_CH77_SHADR */
#define DMA0_SHADR077 (DMA0_CH77_SHADR)

/** \brief 29BC, DMA channel 077 control and status register */
#define DMA0_CH77_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44129BCu)
/** Alias (User Manual Name) for DMA0_CH77_CHCSR */
#define DMA0_CHCSR077 (DMA0_CH77_CHCSR)

/** \brief 29C0, DMA channel 078 read data CRC register */
#define DMA0_CH78_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44129C0u)
/** Alias (User Manual Name) for DMA0_CH78_RDCRCR */
#define DMA0_RDCRCR078 (DMA0_CH78_RDCRCR)

/** \brief 29C4, DMA channel 078 source and destination address CRC register */
#define DMA0_CH78_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44129C4u)
/** Alias (User Manual Name) for DMA0_CH78_SDCRCR */
#define DMA0_SDCRCR078 (DMA0_CH78_SDCRCR)

/** \brief 29C8, DMA channel 078 source address register */
#define DMA0_CH78_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44129C8u)
/** Alias (User Manual Name) for DMA0_CH78_SADR */
#define DMA0_SADR078 (DMA0_CH78_SADR)

/** \brief 29CC, DMA channel 078 destination address register */
#define DMA0_CH78_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44129CCu)
/** Alias (User Manual Name) for DMA0_CH78_DADR */
#define DMA0_DADR078 (DMA0_CH78_DADR)

/** \brief 29D0, DMA channel 078 address and interrupt control register */
#define DMA0_CH78_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44129D0u)
/** Alias (User Manual Name) for DMA0_CH78_ADICR */
#define DMA0_ADICR078 (DMA0_CH78_ADICR)

/** \brief 29D4, DMA channel 078 configuration register */
#define DMA0_CH78_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44129D4u)
/** Alias (User Manual Name) for DMA0_CH78_CHCFGR */
#define DMA0_CHCFGR078 (DMA0_CH78_CHCFGR)

/** \brief 29D8, DMA channel 078 shadow address register */
#define DMA0_CH78_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44129D8u)
/** Alias (User Manual Name) for DMA0_CH78_SHADR */
#define DMA0_SHADR078 (DMA0_CH78_SHADR)

/** \brief 29DC, DMA channel 078 control and status register */
#define DMA0_CH78_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44129DCu)
/** Alias (User Manual Name) for DMA0_CH78_CHCSR */
#define DMA0_CHCSR078 (DMA0_CH78_CHCSR)

/** \brief 29E0, DMA channel 079 read data CRC register */
#define DMA0_CH79_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44129E0u)
/** Alias (User Manual Name) for DMA0_CH79_RDCRCR */
#define DMA0_RDCRCR079 (DMA0_CH79_RDCRCR)

/** \brief 29E4, DMA channel 079 source and destination address CRC register */
#define DMA0_CH79_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44129E4u)
/** Alias (User Manual Name) for DMA0_CH79_SDCRCR */
#define DMA0_SDCRCR079 (DMA0_CH79_SDCRCR)

/** \brief 29E8, DMA channel 079 source address register */
#define DMA0_CH79_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44129E8u)
/** Alias (User Manual Name) for DMA0_CH79_SADR */
#define DMA0_SADR079 (DMA0_CH79_SADR)

/** \brief 29EC, DMA channel 079 destination address register */
#define DMA0_CH79_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44129ECu)
/** Alias (User Manual Name) for DMA0_CH79_DADR */
#define DMA0_DADR079 (DMA0_CH79_DADR)

/** \brief 29F0, DMA channel 079 address and interrupt control register */
#define DMA0_CH79_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44129F0u)
/** Alias (User Manual Name) for DMA0_CH79_ADICR */
#define DMA0_ADICR079 (DMA0_CH79_ADICR)

/** \brief 29F4, DMA channel 079 configuration register */
#define DMA0_CH79_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44129F4u)
/** Alias (User Manual Name) for DMA0_CH79_CHCFGR */
#define DMA0_CHCFGR079 (DMA0_CH79_CHCFGR)

/** \brief 29F8, DMA channel 079 shadow address register */
#define DMA0_CH79_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44129F8u)
/** Alias (User Manual Name) for DMA0_CH79_SHADR */
#define DMA0_SHADR079 (DMA0_CH79_SHADR)

/** \brief 29FC, DMA channel 079 control and status register */
#define DMA0_CH79_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44129FCu)
/** Alias (User Manual Name) for DMA0_CH79_CHCSR */
#define DMA0_CHCSR079 (DMA0_CH79_CHCSR)

/** \brief 2A00, DMA channel 080 read data CRC register */
#define DMA0_CH80_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412A00u)
/** Alias (User Manual Name) for DMA0_CH80_RDCRCR */
#define DMA0_RDCRCR080 (DMA0_CH80_RDCRCR)

/** \brief 2A04, DMA channel 080 source and destination address CRC register */
#define DMA0_CH80_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412A04u)
/** Alias (User Manual Name) for DMA0_CH80_SDCRCR */
#define DMA0_SDCRCR080 (DMA0_CH80_SDCRCR)

/** \brief 2A08, DMA channel 080 source address register */
#define DMA0_CH80_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412A08u)
/** Alias (User Manual Name) for DMA0_CH80_SADR */
#define DMA0_SADR080 (DMA0_CH80_SADR)

/** \brief 2A0C, DMA channel 080 destination address register */
#define DMA0_CH80_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412A0Cu)
/** Alias (User Manual Name) for DMA0_CH80_DADR */
#define DMA0_DADR080 (DMA0_CH80_DADR)

/** \brief 2A10, DMA channel 080 address and interrupt control register */
#define DMA0_CH80_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412A10u)
/** Alias (User Manual Name) for DMA0_CH80_ADICR */
#define DMA0_ADICR080 (DMA0_CH80_ADICR)

/** \brief 2A14, DMA channel 080 configuration register */
#define DMA0_CH80_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412A14u)
/** Alias (User Manual Name) for DMA0_CH80_CHCFGR */
#define DMA0_CHCFGR080 (DMA0_CH80_CHCFGR)

/** \brief 2A18, DMA channel 080 shadow address register */
#define DMA0_CH80_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412A18u)
/** Alias (User Manual Name) for DMA0_CH80_SHADR */
#define DMA0_SHADR080 (DMA0_CH80_SHADR)

/** \brief 2A1C, DMA channel 080 control and status register */
#define DMA0_CH80_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412A1Cu)
/** Alias (User Manual Name) for DMA0_CH80_CHCSR */
#define DMA0_CHCSR080 (DMA0_CH80_CHCSR)

/** \brief 2A20, DMA channel 081 read data CRC register */
#define DMA0_CH81_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412A20u)
/** Alias (User Manual Name) for DMA0_CH81_RDCRCR */
#define DMA0_RDCRCR081 (DMA0_CH81_RDCRCR)

/** \brief 2A24, DMA channel 081 source and destination address CRC register */
#define DMA0_CH81_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412A24u)
/** Alias (User Manual Name) for DMA0_CH81_SDCRCR */
#define DMA0_SDCRCR081 (DMA0_CH81_SDCRCR)

/** \brief 2A28, DMA channel 081 source address register */
#define DMA0_CH81_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412A28u)
/** Alias (User Manual Name) for DMA0_CH81_SADR */
#define DMA0_SADR081 (DMA0_CH81_SADR)

/** \brief 2A2C, DMA channel 081 destination address register */
#define DMA0_CH81_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412A2Cu)
/** Alias (User Manual Name) for DMA0_CH81_DADR */
#define DMA0_DADR081 (DMA0_CH81_DADR)

/** \brief 2A30, DMA channel 081 address and interrupt control register */
#define DMA0_CH81_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412A30u)
/** Alias (User Manual Name) for DMA0_CH81_ADICR */
#define DMA0_ADICR081 (DMA0_CH81_ADICR)

/** \brief 2A34, DMA channel 081 configuration register */
#define DMA0_CH81_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412A34u)
/** Alias (User Manual Name) for DMA0_CH81_CHCFGR */
#define DMA0_CHCFGR081 (DMA0_CH81_CHCFGR)

/** \brief 2A38, DMA channel 081 shadow address register */
#define DMA0_CH81_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412A38u)
/** Alias (User Manual Name) for DMA0_CH81_SHADR */
#define DMA0_SHADR081 (DMA0_CH81_SHADR)

/** \brief 2A3C, DMA channel 081 control and status register */
#define DMA0_CH81_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412A3Cu)
/** Alias (User Manual Name) for DMA0_CH81_CHCSR */
#define DMA0_CHCSR081 (DMA0_CH81_CHCSR)

/** \brief 2A40, DMA channel 082 read data CRC register */
#define DMA0_CH82_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412A40u)
/** Alias (User Manual Name) for DMA0_CH82_RDCRCR */
#define DMA0_RDCRCR082 (DMA0_CH82_RDCRCR)

/** \brief 2A44, DMA channel 082 source and destination address CRC register */
#define DMA0_CH82_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412A44u)
/** Alias (User Manual Name) for DMA0_CH82_SDCRCR */
#define DMA0_SDCRCR082 (DMA0_CH82_SDCRCR)

/** \brief 2A48, DMA channel 082 source address register */
#define DMA0_CH82_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412A48u)
/** Alias (User Manual Name) for DMA0_CH82_SADR */
#define DMA0_SADR082 (DMA0_CH82_SADR)

/** \brief 2A4C, DMA channel 082 destination address register */
#define DMA0_CH82_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412A4Cu)
/** Alias (User Manual Name) for DMA0_CH82_DADR */
#define DMA0_DADR082 (DMA0_CH82_DADR)

/** \brief 2A50, DMA channel 082 address and interrupt control register */
#define DMA0_CH82_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412A50u)
/** Alias (User Manual Name) for DMA0_CH82_ADICR */
#define DMA0_ADICR082 (DMA0_CH82_ADICR)

/** \brief 2A54, DMA channel 082 configuration register */
#define DMA0_CH82_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412A54u)
/** Alias (User Manual Name) for DMA0_CH82_CHCFGR */
#define DMA0_CHCFGR082 (DMA0_CH82_CHCFGR)

/** \brief 2A58, DMA channel 082 shadow address register */
#define DMA0_CH82_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412A58u)
/** Alias (User Manual Name) for DMA0_CH82_SHADR */
#define DMA0_SHADR082 (DMA0_CH82_SHADR)

/** \brief 2A5C, DMA channel 082 control and status register */
#define DMA0_CH82_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412A5Cu)
/** Alias (User Manual Name) for DMA0_CH82_CHCSR */
#define DMA0_CHCSR082 (DMA0_CH82_CHCSR)

/** \brief 2A60, DMA channel 083 read data CRC register */
#define DMA0_CH83_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412A60u)
/** Alias (User Manual Name) for DMA0_CH83_RDCRCR */
#define DMA0_RDCRCR083 (DMA0_CH83_RDCRCR)

/** \brief 2A64, DMA channel 083 source and destination address CRC register */
#define DMA0_CH83_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412A64u)
/** Alias (User Manual Name) for DMA0_CH83_SDCRCR */
#define DMA0_SDCRCR083 (DMA0_CH83_SDCRCR)

/** \brief 2A68, DMA channel 083 source address register */
#define DMA0_CH83_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412A68u)
/** Alias (User Manual Name) for DMA0_CH83_SADR */
#define DMA0_SADR083 (DMA0_CH83_SADR)

/** \brief 2A6C, DMA channel 083 destination address register */
#define DMA0_CH83_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412A6Cu)
/** Alias (User Manual Name) for DMA0_CH83_DADR */
#define DMA0_DADR083 (DMA0_CH83_DADR)

/** \brief 2A70, DMA channel 083 address and interrupt control register */
#define DMA0_CH83_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412A70u)
/** Alias (User Manual Name) for DMA0_CH83_ADICR */
#define DMA0_ADICR083 (DMA0_CH83_ADICR)

/** \brief 2A74, DMA channel 083 configuration register */
#define DMA0_CH83_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412A74u)
/** Alias (User Manual Name) for DMA0_CH83_CHCFGR */
#define DMA0_CHCFGR083 (DMA0_CH83_CHCFGR)

/** \brief 2A78, DMA channel 083 shadow address register */
#define DMA0_CH83_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412A78u)
/** Alias (User Manual Name) for DMA0_CH83_SHADR */
#define DMA0_SHADR083 (DMA0_CH83_SHADR)

/** \brief 2A7C, DMA channel 083 control and status register */
#define DMA0_CH83_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412A7Cu)
/** Alias (User Manual Name) for DMA0_CH83_CHCSR */
#define DMA0_CHCSR083 (DMA0_CH83_CHCSR)

/** \brief 2A80, DMA channel 084 read data CRC register */
#define DMA0_CH84_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412A80u)
/** Alias (User Manual Name) for DMA0_CH84_RDCRCR */
#define DMA0_RDCRCR084 (DMA0_CH84_RDCRCR)

/** \brief 2A84, DMA channel 084 source and destination address CRC register */
#define DMA0_CH84_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412A84u)
/** Alias (User Manual Name) for DMA0_CH84_SDCRCR */
#define DMA0_SDCRCR084 (DMA0_CH84_SDCRCR)

/** \brief 2A88, DMA channel 084 source address register */
#define DMA0_CH84_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412A88u)
/** Alias (User Manual Name) for DMA0_CH84_SADR */
#define DMA0_SADR084 (DMA0_CH84_SADR)

/** \brief 2A8C, DMA channel 084 destination address register */
#define DMA0_CH84_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412A8Cu)
/** Alias (User Manual Name) for DMA0_CH84_DADR */
#define DMA0_DADR084 (DMA0_CH84_DADR)

/** \brief 2A90, DMA channel 084 address and interrupt control register */
#define DMA0_CH84_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412A90u)
/** Alias (User Manual Name) for DMA0_CH84_ADICR */
#define DMA0_ADICR084 (DMA0_CH84_ADICR)

/** \brief 2A94, DMA channel 084 configuration register */
#define DMA0_CH84_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412A94u)
/** Alias (User Manual Name) for DMA0_CH84_CHCFGR */
#define DMA0_CHCFGR084 (DMA0_CH84_CHCFGR)

/** \brief 2A98, DMA channel 084 shadow address register */
#define DMA0_CH84_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412A98u)
/** Alias (User Manual Name) for DMA0_CH84_SHADR */
#define DMA0_SHADR084 (DMA0_CH84_SHADR)

/** \brief 2A9C, DMA channel 084 control and status register */
#define DMA0_CH84_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412A9Cu)
/** Alias (User Manual Name) for DMA0_CH84_CHCSR */
#define DMA0_CHCSR084 (DMA0_CH84_CHCSR)

/** \brief 2AA0, DMA channel 085 read data CRC register */
#define DMA0_CH85_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412AA0u)
/** Alias (User Manual Name) for DMA0_CH85_RDCRCR */
#define DMA0_RDCRCR085 (DMA0_CH85_RDCRCR)

/** \brief 2AA4, DMA channel 085 source and destination address CRC register */
#define DMA0_CH85_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412AA4u)
/** Alias (User Manual Name) for DMA0_CH85_SDCRCR */
#define DMA0_SDCRCR085 (DMA0_CH85_SDCRCR)

/** \brief 2AA8, DMA channel 085 source address register */
#define DMA0_CH85_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412AA8u)
/** Alias (User Manual Name) for DMA0_CH85_SADR */
#define DMA0_SADR085 (DMA0_CH85_SADR)

/** \brief 2AAC, DMA channel 085 destination address register */
#define DMA0_CH85_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412AACu)
/** Alias (User Manual Name) for DMA0_CH85_DADR */
#define DMA0_DADR085 (DMA0_CH85_DADR)

/** \brief 2AB0, DMA channel 085 address and interrupt control register */
#define DMA0_CH85_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412AB0u)
/** Alias (User Manual Name) for DMA0_CH85_ADICR */
#define DMA0_ADICR085 (DMA0_CH85_ADICR)

/** \brief 2AB4, DMA channel 085 configuration register */
#define DMA0_CH85_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412AB4u)
/** Alias (User Manual Name) for DMA0_CH85_CHCFGR */
#define DMA0_CHCFGR085 (DMA0_CH85_CHCFGR)

/** \brief 2AB8, DMA channel 085 shadow address register */
#define DMA0_CH85_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412AB8u)
/** Alias (User Manual Name) for DMA0_CH85_SHADR */
#define DMA0_SHADR085 (DMA0_CH85_SHADR)

/** \brief 2ABC, DMA channel 085 control and status register */
#define DMA0_CH85_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412ABCu)
/** Alias (User Manual Name) for DMA0_CH85_CHCSR */
#define DMA0_CHCSR085 (DMA0_CH85_CHCSR)

/** \brief 2AC0, DMA channel 086 read data CRC register */
#define DMA0_CH86_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412AC0u)
/** Alias (User Manual Name) for DMA0_CH86_RDCRCR */
#define DMA0_RDCRCR086 (DMA0_CH86_RDCRCR)

/** \brief 2AC4, DMA channel 086 source and destination address CRC register */
#define DMA0_CH86_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412AC4u)
/** Alias (User Manual Name) for DMA0_CH86_SDCRCR */
#define DMA0_SDCRCR086 (DMA0_CH86_SDCRCR)

/** \brief 2AC8, DMA channel 086 source address register */
#define DMA0_CH86_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412AC8u)
/** Alias (User Manual Name) for DMA0_CH86_SADR */
#define DMA0_SADR086 (DMA0_CH86_SADR)

/** \brief 2ACC, DMA channel 086 destination address register */
#define DMA0_CH86_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412ACCu)
/** Alias (User Manual Name) for DMA0_CH86_DADR */
#define DMA0_DADR086 (DMA0_CH86_DADR)

/** \brief 2AD0, DMA channel 086 address and interrupt control register */
#define DMA0_CH86_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412AD0u)
/** Alias (User Manual Name) for DMA0_CH86_ADICR */
#define DMA0_ADICR086 (DMA0_CH86_ADICR)

/** \brief 2AD4, DMA channel 086 configuration register */
#define DMA0_CH86_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412AD4u)
/** Alias (User Manual Name) for DMA0_CH86_CHCFGR */
#define DMA0_CHCFGR086 (DMA0_CH86_CHCFGR)

/** \brief 2AD8, DMA channel 086 shadow address register */
#define DMA0_CH86_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412AD8u)
/** Alias (User Manual Name) for DMA0_CH86_SHADR */
#define DMA0_SHADR086 (DMA0_CH86_SHADR)

/** \brief 2ADC, DMA channel 086 control and status register */
#define DMA0_CH86_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412ADCu)
/** Alias (User Manual Name) for DMA0_CH86_CHCSR */
#define DMA0_CHCSR086 (DMA0_CH86_CHCSR)

/** \brief 2AE0, DMA channel 087 read data CRC register */
#define DMA0_CH87_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412AE0u)
/** Alias (User Manual Name) for DMA0_CH87_RDCRCR */
#define DMA0_RDCRCR087 (DMA0_CH87_RDCRCR)

/** \brief 2AE4, DMA channel 087 source and destination address CRC register */
#define DMA0_CH87_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412AE4u)
/** Alias (User Manual Name) for DMA0_CH87_SDCRCR */
#define DMA0_SDCRCR087 (DMA0_CH87_SDCRCR)

/** \brief 2AE8, DMA channel 087 source address register */
#define DMA0_CH87_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412AE8u)
/** Alias (User Manual Name) for DMA0_CH87_SADR */
#define DMA0_SADR087 (DMA0_CH87_SADR)

/** \brief 2AEC, DMA channel 087 destination address register */
#define DMA0_CH87_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412AECu)
/** Alias (User Manual Name) for DMA0_CH87_DADR */
#define DMA0_DADR087 (DMA0_CH87_DADR)

/** \brief 2AF0, DMA channel 087 address and interrupt control register */
#define DMA0_CH87_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412AF0u)
/** Alias (User Manual Name) for DMA0_CH87_ADICR */
#define DMA0_ADICR087 (DMA0_CH87_ADICR)

/** \brief 2AF4, DMA channel 087 configuration register */
#define DMA0_CH87_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412AF4u)
/** Alias (User Manual Name) for DMA0_CH87_CHCFGR */
#define DMA0_CHCFGR087 (DMA0_CH87_CHCFGR)

/** \brief 2AF8, DMA channel 087 shadow address register */
#define DMA0_CH87_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412AF8u)
/** Alias (User Manual Name) for DMA0_CH87_SHADR */
#define DMA0_SHADR087 (DMA0_CH87_SHADR)

/** \brief 2AFC, DMA channel 087 control and status register */
#define DMA0_CH87_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412AFCu)
/** Alias (User Manual Name) for DMA0_CH87_CHCSR */
#define DMA0_CHCSR087 (DMA0_CH87_CHCSR)

/** \brief 2B00, DMA channel 088 read data CRC register */
#define DMA0_CH88_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412B00u)
/** Alias (User Manual Name) for DMA0_CH88_RDCRCR */
#define DMA0_RDCRCR088 (DMA0_CH88_RDCRCR)

/** \brief 2B04, DMA channel 088 source and destination address CRC register */
#define DMA0_CH88_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412B04u)
/** Alias (User Manual Name) for DMA0_CH88_SDCRCR */
#define DMA0_SDCRCR088 (DMA0_CH88_SDCRCR)

/** \brief 2B08, DMA channel 088 source address register */
#define DMA0_CH88_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412B08u)
/** Alias (User Manual Name) for DMA0_CH88_SADR */
#define DMA0_SADR088 (DMA0_CH88_SADR)

/** \brief 2B0C, DMA channel 088 destination address register */
#define DMA0_CH88_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412B0Cu)
/** Alias (User Manual Name) for DMA0_CH88_DADR */
#define DMA0_DADR088 (DMA0_CH88_DADR)

/** \brief 2B10, DMA channel 088 address and interrupt control register */
#define DMA0_CH88_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412B10u)
/** Alias (User Manual Name) for DMA0_CH88_ADICR */
#define DMA0_ADICR088 (DMA0_CH88_ADICR)

/** \brief 2B14, DMA channel 088 configuration register */
#define DMA0_CH88_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412B14u)
/** Alias (User Manual Name) for DMA0_CH88_CHCFGR */
#define DMA0_CHCFGR088 (DMA0_CH88_CHCFGR)

/** \brief 2B18, DMA channel 088 shadow address register */
#define DMA0_CH88_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412B18u)
/** Alias (User Manual Name) for DMA0_CH88_SHADR */
#define DMA0_SHADR088 (DMA0_CH88_SHADR)

/** \brief 2B1C, DMA channel 088 control and status register */
#define DMA0_CH88_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412B1Cu)
/** Alias (User Manual Name) for DMA0_CH88_CHCSR */
#define DMA0_CHCSR088 (DMA0_CH88_CHCSR)

/** \brief 2B20, DMA channel 089 read data CRC register */
#define DMA0_CH89_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412B20u)
/** Alias (User Manual Name) for DMA0_CH89_RDCRCR */
#define DMA0_RDCRCR089 (DMA0_CH89_RDCRCR)

/** \brief 2B24, DMA channel 089 source and destination address CRC register */
#define DMA0_CH89_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412B24u)
/** Alias (User Manual Name) for DMA0_CH89_SDCRCR */
#define DMA0_SDCRCR089 (DMA0_CH89_SDCRCR)

/** \brief 2B28, DMA channel 089 source address register */
#define DMA0_CH89_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412B28u)
/** Alias (User Manual Name) for DMA0_CH89_SADR */
#define DMA0_SADR089 (DMA0_CH89_SADR)

/** \brief 2B2C, DMA channel 089 destination address register */
#define DMA0_CH89_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412B2Cu)
/** Alias (User Manual Name) for DMA0_CH89_DADR */
#define DMA0_DADR089 (DMA0_CH89_DADR)

/** \brief 2B30, DMA channel 089 address and interrupt control register */
#define DMA0_CH89_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412B30u)
/** Alias (User Manual Name) for DMA0_CH89_ADICR */
#define DMA0_ADICR089 (DMA0_CH89_ADICR)

/** \brief 2B34, DMA channel 089 configuration register */
#define DMA0_CH89_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412B34u)
/** Alias (User Manual Name) for DMA0_CH89_CHCFGR */
#define DMA0_CHCFGR089 (DMA0_CH89_CHCFGR)

/** \brief 2B38, DMA channel 089 shadow address register */
#define DMA0_CH89_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412B38u)
/** Alias (User Manual Name) for DMA0_CH89_SHADR */
#define DMA0_SHADR089 (DMA0_CH89_SHADR)

/** \brief 2B3C, DMA channel 089 control and status register */
#define DMA0_CH89_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412B3Cu)
/** Alias (User Manual Name) for DMA0_CH89_CHCSR */
#define DMA0_CHCSR089 (DMA0_CH89_CHCSR)

/** \brief 2B40, DMA channel 090 read data CRC register */
#define DMA0_CH90_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412B40u)
/** Alias (User Manual Name) for DMA0_CH90_RDCRCR */
#define DMA0_RDCRCR090 (DMA0_CH90_RDCRCR)

/** \brief 2B44, DMA channel 090 source and destination address CRC register */
#define DMA0_CH90_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412B44u)
/** Alias (User Manual Name) for DMA0_CH90_SDCRCR */
#define DMA0_SDCRCR090 (DMA0_CH90_SDCRCR)

/** \brief 2B48, DMA channel 090 source address register */
#define DMA0_CH90_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412B48u)
/** Alias (User Manual Name) for DMA0_CH90_SADR */
#define DMA0_SADR090 (DMA0_CH90_SADR)

/** \brief 2B4C, DMA channel 090 destination address register */
#define DMA0_CH90_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412B4Cu)
/** Alias (User Manual Name) for DMA0_CH90_DADR */
#define DMA0_DADR090 (DMA0_CH90_DADR)

/** \brief 2B50, DMA channel 090 address and interrupt control register */
#define DMA0_CH90_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412B50u)
/** Alias (User Manual Name) for DMA0_CH90_ADICR */
#define DMA0_ADICR090 (DMA0_CH90_ADICR)

/** \brief 2B54, DMA channel 090 configuration register */
#define DMA0_CH90_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412B54u)
/** Alias (User Manual Name) for DMA0_CH90_CHCFGR */
#define DMA0_CHCFGR090 (DMA0_CH90_CHCFGR)

/** \brief 2B58, DMA channel 090 shadow address register */
#define DMA0_CH90_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412B58u)
/** Alias (User Manual Name) for DMA0_CH90_SHADR */
#define DMA0_SHADR090 (DMA0_CH90_SHADR)

/** \brief 2B5C, DMA channel 090 control and status register */
#define DMA0_CH90_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412B5Cu)
/** Alias (User Manual Name) for DMA0_CH90_CHCSR */
#define DMA0_CHCSR090 (DMA0_CH90_CHCSR)

/** \brief 2B60, DMA channel 091 read data CRC register */
#define DMA0_CH91_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412B60u)
/** Alias (User Manual Name) for DMA0_CH91_RDCRCR */
#define DMA0_RDCRCR091 (DMA0_CH91_RDCRCR)

/** \brief 2B64, DMA channel 091 source and destination address CRC register */
#define DMA0_CH91_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412B64u)
/** Alias (User Manual Name) for DMA0_CH91_SDCRCR */
#define DMA0_SDCRCR091 (DMA0_CH91_SDCRCR)

/** \brief 2B68, DMA channel 091 source address register */
#define DMA0_CH91_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412B68u)
/** Alias (User Manual Name) for DMA0_CH91_SADR */
#define DMA0_SADR091 (DMA0_CH91_SADR)

/** \brief 2B6C, DMA channel 091 destination address register */
#define DMA0_CH91_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412B6Cu)
/** Alias (User Manual Name) for DMA0_CH91_DADR */
#define DMA0_DADR091 (DMA0_CH91_DADR)

/** \brief 2B70, DMA channel 091 address and interrupt control register */
#define DMA0_CH91_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412B70u)
/** Alias (User Manual Name) for DMA0_CH91_ADICR */
#define DMA0_ADICR091 (DMA0_CH91_ADICR)

/** \brief 2B74, DMA channel 091 configuration register */
#define DMA0_CH91_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412B74u)
/** Alias (User Manual Name) for DMA0_CH91_CHCFGR */
#define DMA0_CHCFGR091 (DMA0_CH91_CHCFGR)

/** \brief 2B78, DMA channel 091 shadow address register */
#define DMA0_CH91_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412B78u)
/** Alias (User Manual Name) for DMA0_CH91_SHADR */
#define DMA0_SHADR091 (DMA0_CH91_SHADR)

/** \brief 2B7C, DMA channel 091 control and status register */
#define DMA0_CH91_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412B7Cu)
/** Alias (User Manual Name) for DMA0_CH91_CHCSR */
#define DMA0_CHCSR091 (DMA0_CH91_CHCSR)

/** \brief 2B80, DMA channel 092 read data CRC register */
#define DMA0_CH92_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412B80u)
/** Alias (User Manual Name) for DMA0_CH92_RDCRCR */
#define DMA0_RDCRCR092 (DMA0_CH92_RDCRCR)

/** \brief 2B84, DMA channel 092 source and destination address CRC register */
#define DMA0_CH92_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412B84u)
/** Alias (User Manual Name) for DMA0_CH92_SDCRCR */
#define DMA0_SDCRCR092 (DMA0_CH92_SDCRCR)

/** \brief 2B88, DMA channel 092 source address register */
#define DMA0_CH92_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412B88u)
/** Alias (User Manual Name) for DMA0_CH92_SADR */
#define DMA0_SADR092 (DMA0_CH92_SADR)

/** \brief 2B8C, DMA channel 092 destination address register */
#define DMA0_CH92_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412B8Cu)
/** Alias (User Manual Name) for DMA0_CH92_DADR */
#define DMA0_DADR092 (DMA0_CH92_DADR)

/** \brief 2B90, DMA channel 092 address and interrupt control register */
#define DMA0_CH92_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412B90u)
/** Alias (User Manual Name) for DMA0_CH92_ADICR */
#define DMA0_ADICR092 (DMA0_CH92_ADICR)

/** \brief 2B94, DMA channel 092 configuration register */
#define DMA0_CH92_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412B94u)
/** Alias (User Manual Name) for DMA0_CH92_CHCFGR */
#define DMA0_CHCFGR092 (DMA0_CH92_CHCFGR)

/** \brief 2B98, DMA channel 092 shadow address register */
#define DMA0_CH92_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412B98u)
/** Alias (User Manual Name) for DMA0_CH92_SHADR */
#define DMA0_SHADR092 (DMA0_CH92_SHADR)

/** \brief 2B9C, DMA channel 092 control and status register */
#define DMA0_CH92_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412B9Cu)
/** Alias (User Manual Name) for DMA0_CH92_CHCSR */
#define DMA0_CHCSR092 (DMA0_CH92_CHCSR)

/** \brief 2BA0, DMA channel 093 read data CRC register */
#define DMA0_CH93_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412BA0u)
/** Alias (User Manual Name) for DMA0_CH93_RDCRCR */
#define DMA0_RDCRCR093 (DMA0_CH93_RDCRCR)

/** \brief 2BA4, DMA channel 093 source and destination address CRC register */
#define DMA0_CH93_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412BA4u)
/** Alias (User Manual Name) for DMA0_CH93_SDCRCR */
#define DMA0_SDCRCR093 (DMA0_CH93_SDCRCR)

/** \brief 2BA8, DMA channel 093 source address register */
#define DMA0_CH93_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412BA8u)
/** Alias (User Manual Name) for DMA0_CH93_SADR */
#define DMA0_SADR093 (DMA0_CH93_SADR)

/** \brief 2BAC, DMA channel 093 destination address register */
#define DMA0_CH93_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412BACu)
/** Alias (User Manual Name) for DMA0_CH93_DADR */
#define DMA0_DADR093 (DMA0_CH93_DADR)

/** \brief 2BB0, DMA channel 093 address and interrupt control register */
#define DMA0_CH93_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412BB0u)
/** Alias (User Manual Name) for DMA0_CH93_ADICR */
#define DMA0_ADICR093 (DMA0_CH93_ADICR)

/** \brief 2BB4, DMA channel 093 configuration register */
#define DMA0_CH93_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412BB4u)
/** Alias (User Manual Name) for DMA0_CH93_CHCFGR */
#define DMA0_CHCFGR093 (DMA0_CH93_CHCFGR)

/** \brief 2BB8, DMA channel 093 shadow address register */
#define DMA0_CH93_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412BB8u)
/** Alias (User Manual Name) for DMA0_CH93_SHADR */
#define DMA0_SHADR093 (DMA0_CH93_SHADR)

/** \brief 2BBC, DMA channel 093 control and status register */
#define DMA0_CH93_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412BBCu)
/** Alias (User Manual Name) for DMA0_CH93_CHCSR */
#define DMA0_CHCSR093 (DMA0_CH93_CHCSR)

/** \brief 2BC0, DMA channel 094 read data CRC register */
#define DMA0_CH94_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412BC0u)
/** Alias (User Manual Name) for DMA0_CH94_RDCRCR */
#define DMA0_RDCRCR094 (DMA0_CH94_RDCRCR)

/** \brief 2BC4, DMA channel 094 source and destination address CRC register */
#define DMA0_CH94_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412BC4u)
/** Alias (User Manual Name) for DMA0_CH94_SDCRCR */
#define DMA0_SDCRCR094 (DMA0_CH94_SDCRCR)

/** \brief 2BC8, DMA channel 094 source address register */
#define DMA0_CH94_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412BC8u)
/** Alias (User Manual Name) for DMA0_CH94_SADR */
#define DMA0_SADR094 (DMA0_CH94_SADR)

/** \brief 2BCC, DMA channel 094 destination address register */
#define DMA0_CH94_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412BCCu)
/** Alias (User Manual Name) for DMA0_CH94_DADR */
#define DMA0_DADR094 (DMA0_CH94_DADR)

/** \brief 2BD0, DMA channel 094 address and interrupt control register */
#define DMA0_CH94_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412BD0u)
/** Alias (User Manual Name) for DMA0_CH94_ADICR */
#define DMA0_ADICR094 (DMA0_CH94_ADICR)

/** \brief 2BD4, DMA channel 094 configuration register */
#define DMA0_CH94_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412BD4u)
/** Alias (User Manual Name) for DMA0_CH94_CHCFGR */
#define DMA0_CHCFGR094 (DMA0_CH94_CHCFGR)

/** \brief 2BD8, DMA channel 094 shadow address register */
#define DMA0_CH94_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412BD8u)
/** Alias (User Manual Name) for DMA0_CH94_SHADR */
#define DMA0_SHADR094 (DMA0_CH94_SHADR)

/** \brief 2BDC, DMA channel 094 control and status register */
#define DMA0_CH94_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412BDCu)
/** Alias (User Manual Name) for DMA0_CH94_CHCSR */
#define DMA0_CHCSR094 (DMA0_CH94_CHCSR)

/** \brief 2BE0, DMA channel 095 read data CRC register */
#define DMA0_CH95_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412BE0u)
/** Alias (User Manual Name) for DMA0_CH95_RDCRCR */
#define DMA0_RDCRCR095 (DMA0_CH95_RDCRCR)

/** \brief 2BE4, DMA channel 095 source and destination address CRC register */
#define DMA0_CH95_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412BE4u)
/** Alias (User Manual Name) for DMA0_CH95_SDCRCR */
#define DMA0_SDCRCR095 (DMA0_CH95_SDCRCR)

/** \brief 2BE8, DMA channel 095 source address register */
#define DMA0_CH95_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412BE8u)
/** Alias (User Manual Name) for DMA0_CH95_SADR */
#define DMA0_SADR095 (DMA0_CH95_SADR)

/** \brief 2BEC, DMA channel 095 destination address register */
#define DMA0_CH95_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412BECu)
/** Alias (User Manual Name) for DMA0_CH95_DADR */
#define DMA0_DADR095 (DMA0_CH95_DADR)

/** \brief 2BF0, DMA channel 095 address and interrupt control register */
#define DMA0_CH95_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412BF0u)
/** Alias (User Manual Name) for DMA0_CH95_ADICR */
#define DMA0_ADICR095 (DMA0_CH95_ADICR)

/** \brief 2BF4, DMA channel 095 configuration register */
#define DMA0_CH95_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412BF4u)
/** Alias (User Manual Name) for DMA0_CH95_CHCFGR */
#define DMA0_CHCFGR095 (DMA0_CH95_CHCFGR)

/** \brief 2BF8, DMA channel 095 shadow address register */
#define DMA0_CH95_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412BF8u)
/** Alias (User Manual Name) for DMA0_CH95_SHADR */
#define DMA0_SHADR095 (DMA0_CH95_SHADR)

/** \brief 2BFC, DMA channel 095 control and status register */
#define DMA0_CH95_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412BFCu)
/** Alias (User Manual Name) for DMA0_CH95_CHCSR */
#define DMA0_CHCSR095 (DMA0_CH95_CHCSR)

/** \brief 2C00, DMA channel 096 read data CRC register */
#define DMA0_CH96_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412C00u)
/** Alias (User Manual Name) for DMA0_CH96_RDCRCR */
#define DMA0_RDCRCR096 (DMA0_CH96_RDCRCR)

/** \brief 2C04, DMA channel 096 source and destination address CRC register */
#define DMA0_CH96_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412C04u)
/** Alias (User Manual Name) for DMA0_CH96_SDCRCR */
#define DMA0_SDCRCR096 (DMA0_CH96_SDCRCR)

/** \brief 2C08, DMA channel 096 source address register */
#define DMA0_CH96_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412C08u)
/** Alias (User Manual Name) for DMA0_CH96_SADR */
#define DMA0_SADR096 (DMA0_CH96_SADR)

/** \brief 2C0C, DMA channel 096 destination address register */
#define DMA0_CH96_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412C0Cu)
/** Alias (User Manual Name) for DMA0_CH96_DADR */
#define DMA0_DADR096 (DMA0_CH96_DADR)

/** \brief 2C10, DMA channel 096 address and interrupt control register */
#define DMA0_CH96_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412C10u)
/** Alias (User Manual Name) for DMA0_CH96_ADICR */
#define DMA0_ADICR096 (DMA0_CH96_ADICR)

/** \brief 2C14, DMA channel 096 configuration register */
#define DMA0_CH96_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412C14u)
/** Alias (User Manual Name) for DMA0_CH96_CHCFGR */
#define DMA0_CHCFGR096 (DMA0_CH96_CHCFGR)

/** \brief 2C18, DMA channel 096 shadow address register */
#define DMA0_CH96_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412C18u)
/** Alias (User Manual Name) for DMA0_CH96_SHADR */
#define DMA0_SHADR096 (DMA0_CH96_SHADR)

/** \brief 2C1C, DMA channel 096 control and status register */
#define DMA0_CH96_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412C1Cu)
/** Alias (User Manual Name) for DMA0_CH96_CHCSR */
#define DMA0_CHCSR096 (DMA0_CH96_CHCSR)

/** \brief 2C20, DMA channel 097 read data CRC register */
#define DMA0_CH97_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412C20u)
/** Alias (User Manual Name) for DMA0_CH97_RDCRCR */
#define DMA0_RDCRCR097 (DMA0_CH97_RDCRCR)

/** \brief 2C24, DMA channel 097 source and destination address CRC register */
#define DMA0_CH97_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412C24u)
/** Alias (User Manual Name) for DMA0_CH97_SDCRCR */
#define DMA0_SDCRCR097 (DMA0_CH97_SDCRCR)

/** \brief 2C28, DMA channel 097 source address register */
#define DMA0_CH97_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412C28u)
/** Alias (User Manual Name) for DMA0_CH97_SADR */
#define DMA0_SADR097 (DMA0_CH97_SADR)

/** \brief 2C2C, DMA channel 097 destination address register */
#define DMA0_CH97_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412C2Cu)
/** Alias (User Manual Name) for DMA0_CH97_DADR */
#define DMA0_DADR097 (DMA0_CH97_DADR)

/** \brief 2C30, DMA channel 097 address and interrupt control register */
#define DMA0_CH97_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412C30u)
/** Alias (User Manual Name) for DMA0_CH97_ADICR */
#define DMA0_ADICR097 (DMA0_CH97_ADICR)

/** \brief 2C34, DMA channel 097 configuration register */
#define DMA0_CH97_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412C34u)
/** Alias (User Manual Name) for DMA0_CH97_CHCFGR */
#define DMA0_CHCFGR097 (DMA0_CH97_CHCFGR)

/** \brief 2C38, DMA channel 097 shadow address register */
#define DMA0_CH97_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412C38u)
/** Alias (User Manual Name) for DMA0_CH97_SHADR */
#define DMA0_SHADR097 (DMA0_CH97_SHADR)

/** \brief 2C3C, DMA channel 097 control and status register */
#define DMA0_CH97_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412C3Cu)
/** Alias (User Manual Name) for DMA0_CH97_CHCSR */
#define DMA0_CHCSR097 (DMA0_CH97_CHCSR)

/** \brief 2C40, DMA channel 098 read data CRC register */
#define DMA0_CH98_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412C40u)
/** Alias (User Manual Name) for DMA0_CH98_RDCRCR */
#define DMA0_RDCRCR098 (DMA0_CH98_RDCRCR)

/** \brief 2C44, DMA channel 098 source and destination address CRC register */
#define DMA0_CH98_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412C44u)
/** Alias (User Manual Name) for DMA0_CH98_SDCRCR */
#define DMA0_SDCRCR098 (DMA0_CH98_SDCRCR)

/** \brief 2C48, DMA channel 098 source address register */
#define DMA0_CH98_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412C48u)
/** Alias (User Manual Name) for DMA0_CH98_SADR */
#define DMA0_SADR098 (DMA0_CH98_SADR)

/** \brief 2C4C, DMA channel 098 destination address register */
#define DMA0_CH98_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412C4Cu)
/** Alias (User Manual Name) for DMA0_CH98_DADR */
#define DMA0_DADR098 (DMA0_CH98_DADR)

/** \brief 2C50, DMA channel 098 address and interrupt control register */
#define DMA0_CH98_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412C50u)
/** Alias (User Manual Name) for DMA0_CH98_ADICR */
#define DMA0_ADICR098 (DMA0_CH98_ADICR)

/** \brief 2C54, DMA channel 098 configuration register */
#define DMA0_CH98_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412C54u)
/** Alias (User Manual Name) for DMA0_CH98_CHCFGR */
#define DMA0_CHCFGR098 (DMA0_CH98_CHCFGR)

/** \brief 2C58, DMA channel 098 shadow address register */
#define DMA0_CH98_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412C58u)
/** Alias (User Manual Name) for DMA0_CH98_SHADR */
#define DMA0_SHADR098 (DMA0_CH98_SHADR)

/** \brief 2C5C, DMA channel 098 control and status register */
#define DMA0_CH98_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412C5Cu)
/** Alias (User Manual Name) for DMA0_CH98_CHCSR */
#define DMA0_CHCSR098 (DMA0_CH98_CHCSR)

/** \brief 2C60, DMA channel 099 read data CRC register */
#define DMA0_CH99_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412C60u)
/** Alias (User Manual Name) for DMA0_CH99_RDCRCR */
#define DMA0_RDCRCR099 (DMA0_CH99_RDCRCR)

/** \brief 2C64, DMA channel 099 source and destination address CRC register */
#define DMA0_CH99_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412C64u)
/** Alias (User Manual Name) for DMA0_CH99_SDCRCR */
#define DMA0_SDCRCR099 (DMA0_CH99_SDCRCR)

/** \brief 2C68, DMA channel 099 source address register */
#define DMA0_CH99_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412C68u)
/** Alias (User Manual Name) for DMA0_CH99_SADR */
#define DMA0_SADR099 (DMA0_CH99_SADR)

/** \brief 2C6C, DMA channel 099 destination address register */
#define DMA0_CH99_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412C6Cu)
/** Alias (User Manual Name) for DMA0_CH99_DADR */
#define DMA0_DADR099 (DMA0_CH99_DADR)

/** \brief 2C70, DMA channel 099 address and interrupt control register */
#define DMA0_CH99_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412C70u)
/** Alias (User Manual Name) for DMA0_CH99_ADICR */
#define DMA0_ADICR099 (DMA0_CH99_ADICR)

/** \brief 2C74, DMA channel 099 configuration register */
#define DMA0_CH99_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412C74u)
/** Alias (User Manual Name) for DMA0_CH99_CHCFGR */
#define DMA0_CHCFGR099 (DMA0_CH99_CHCFGR)

/** \brief 2C78, DMA channel 099 shadow address register */
#define DMA0_CH99_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412C78u)
/** Alias (User Manual Name) for DMA0_CH99_SHADR */
#define DMA0_SHADR099 (DMA0_CH99_SHADR)

/** \brief 2C7C, DMA channel 099 control and status register */
#define DMA0_CH99_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412C7Cu)
/** Alias (User Manual Name) for DMA0_CH99_CHCSR */
#define DMA0_CHCSR099 (DMA0_CH99_CHCSR)

/** \brief 2C80, DMA channel 100 read data CRC register */
#define DMA0_CH100_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412C80u)
/** Alias (User Manual Name) for DMA0_CH100_RDCRCR */
#define DMA0_RDCRCR100 (DMA0_CH100_RDCRCR)

/** \brief 2C84, DMA channel 100 source and destination address CRC register */
#define DMA0_CH100_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412C84u)
/** Alias (User Manual Name) for DMA0_CH100_SDCRCR */
#define DMA0_SDCRCR100 (DMA0_CH100_SDCRCR)

/** \brief 2C88, DMA channel 100 source address register */
#define DMA0_CH100_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412C88u)
/** Alias (User Manual Name) for DMA0_CH100_SADR */
#define DMA0_SADR100 (DMA0_CH100_SADR)

/** \brief 2C8C, DMA channel 100 destination address register */
#define DMA0_CH100_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412C8Cu)
/** Alias (User Manual Name) for DMA0_CH100_DADR */
#define DMA0_DADR100 (DMA0_CH100_DADR)

/** \brief 2C90, DMA channel 100 address and interrupt control register */
#define DMA0_CH100_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412C90u)
/** Alias (User Manual Name) for DMA0_CH100_ADICR */
#define DMA0_ADICR100 (DMA0_CH100_ADICR)

/** \brief 2C94, DMA channel 100 configuration register */
#define DMA0_CH100_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412C94u)
/** Alias (User Manual Name) for DMA0_CH100_CHCFGR */
#define DMA0_CHCFGR100 (DMA0_CH100_CHCFGR)

/** \brief 2C98, DMA channel 100 shadow address register */
#define DMA0_CH100_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412C98u)
/** Alias (User Manual Name) for DMA0_CH100_SHADR */
#define DMA0_SHADR100 (DMA0_CH100_SHADR)

/** \brief 2C9C, DMA channel 100 control and status register */
#define DMA0_CH100_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412C9Cu)
/** Alias (User Manual Name) for DMA0_CH100_CHCSR */
#define DMA0_CHCSR100 (DMA0_CH100_CHCSR)

/** \brief 2CA0, DMA channel 101 read data CRC register */
#define DMA0_CH101_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412CA0u)
/** Alias (User Manual Name) for DMA0_CH101_RDCRCR */
#define DMA0_RDCRCR101 (DMA0_CH101_RDCRCR)

/** \brief 2CA4, DMA channel 101 source and destination address CRC register */
#define DMA0_CH101_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412CA4u)
/** Alias (User Manual Name) for DMA0_CH101_SDCRCR */
#define DMA0_SDCRCR101 (DMA0_CH101_SDCRCR)

/** \brief 2CA8, DMA channel 101 source address register */
#define DMA0_CH101_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412CA8u)
/** Alias (User Manual Name) for DMA0_CH101_SADR */
#define DMA0_SADR101 (DMA0_CH101_SADR)

/** \brief 2CAC, DMA channel 101 destination address register */
#define DMA0_CH101_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412CACu)
/** Alias (User Manual Name) for DMA0_CH101_DADR */
#define DMA0_DADR101 (DMA0_CH101_DADR)

/** \brief 2CB0, DMA channel 101 address and interrupt control register */
#define DMA0_CH101_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412CB0u)
/** Alias (User Manual Name) for DMA0_CH101_ADICR */
#define DMA0_ADICR101 (DMA0_CH101_ADICR)

/** \brief 2CB4, DMA channel 101 configuration register */
#define DMA0_CH101_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412CB4u)
/** Alias (User Manual Name) for DMA0_CH101_CHCFGR */
#define DMA0_CHCFGR101 (DMA0_CH101_CHCFGR)

/** \brief 2CB8, DMA channel 101 shadow address register */
#define DMA0_CH101_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412CB8u)
/** Alias (User Manual Name) for DMA0_CH101_SHADR */
#define DMA0_SHADR101 (DMA0_CH101_SHADR)

/** \brief 2CBC, DMA channel 101 control and status register */
#define DMA0_CH101_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412CBCu)
/** Alias (User Manual Name) for DMA0_CH101_CHCSR */
#define DMA0_CHCSR101 (DMA0_CH101_CHCSR)

/** \brief 2CC0, DMA channel 102 read data CRC register */
#define DMA0_CH102_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412CC0u)
/** Alias (User Manual Name) for DMA0_CH102_RDCRCR */
#define DMA0_RDCRCR102 (DMA0_CH102_RDCRCR)

/** \brief 2CC4, DMA channel 102 source and destination address CRC register */
#define DMA0_CH102_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412CC4u)
/** Alias (User Manual Name) for DMA0_CH102_SDCRCR */
#define DMA0_SDCRCR102 (DMA0_CH102_SDCRCR)

/** \brief 2CC8, DMA channel 102 source address register */
#define DMA0_CH102_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412CC8u)
/** Alias (User Manual Name) for DMA0_CH102_SADR */
#define DMA0_SADR102 (DMA0_CH102_SADR)

/** \brief 2CCC, DMA channel 102 destination address register */
#define DMA0_CH102_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412CCCu)
/** Alias (User Manual Name) for DMA0_CH102_DADR */
#define DMA0_DADR102 (DMA0_CH102_DADR)

/** \brief 2CD0, DMA channel 102 address and interrupt control register */
#define DMA0_CH102_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412CD0u)
/** Alias (User Manual Name) for DMA0_CH102_ADICR */
#define DMA0_ADICR102 (DMA0_CH102_ADICR)

/** \brief 2CD4, DMA channel 102 configuration register */
#define DMA0_CH102_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412CD4u)
/** Alias (User Manual Name) for DMA0_CH102_CHCFGR */
#define DMA0_CHCFGR102 (DMA0_CH102_CHCFGR)

/** \brief 2CD8, DMA channel 102 shadow address register */
#define DMA0_CH102_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412CD8u)
/** Alias (User Manual Name) for DMA0_CH102_SHADR */
#define DMA0_SHADR102 (DMA0_CH102_SHADR)

/** \brief 2CDC, DMA channel 102 control and status register */
#define DMA0_CH102_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412CDCu)
/** Alias (User Manual Name) for DMA0_CH102_CHCSR */
#define DMA0_CHCSR102 (DMA0_CH102_CHCSR)

/** \brief 2CE0, DMA channel 103 read data CRC register */
#define DMA0_CH103_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412CE0u)
/** Alias (User Manual Name) for DMA0_CH103_RDCRCR */
#define DMA0_RDCRCR103 (DMA0_CH103_RDCRCR)

/** \brief 2CE4, DMA channel 103 source and destination address CRC register */
#define DMA0_CH103_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412CE4u)
/** Alias (User Manual Name) for DMA0_CH103_SDCRCR */
#define DMA0_SDCRCR103 (DMA0_CH103_SDCRCR)

/** \brief 2CE8, DMA channel 103 source address register */
#define DMA0_CH103_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412CE8u)
/** Alias (User Manual Name) for DMA0_CH103_SADR */
#define DMA0_SADR103 (DMA0_CH103_SADR)

/** \brief 2CEC, DMA channel 103 destination address register */
#define DMA0_CH103_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412CECu)
/** Alias (User Manual Name) for DMA0_CH103_DADR */
#define DMA0_DADR103 (DMA0_CH103_DADR)

/** \brief 2CF0, DMA channel 103 address and interrupt control register */
#define DMA0_CH103_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412CF0u)
/** Alias (User Manual Name) for DMA0_CH103_ADICR */
#define DMA0_ADICR103 (DMA0_CH103_ADICR)

/** \brief 2CF4, DMA channel 103 configuration register */
#define DMA0_CH103_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412CF4u)
/** Alias (User Manual Name) for DMA0_CH103_CHCFGR */
#define DMA0_CHCFGR103 (DMA0_CH103_CHCFGR)

/** \brief 2CF8, DMA channel 103 shadow address register */
#define DMA0_CH103_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412CF8u)
/** Alias (User Manual Name) for DMA0_CH103_SHADR */
#define DMA0_SHADR103 (DMA0_CH103_SHADR)

/** \brief 2CFC, DMA channel 103 control and status register */
#define DMA0_CH103_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412CFCu)
/** Alias (User Manual Name) for DMA0_CH103_CHCSR */
#define DMA0_CHCSR103 (DMA0_CH103_CHCSR)

/** \brief 2D00, DMA channel 104 read data CRC register */
#define DMA0_CH104_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412D00u)
/** Alias (User Manual Name) for DMA0_CH104_RDCRCR */
#define DMA0_RDCRCR104 (DMA0_CH104_RDCRCR)

/** \brief 2D04, DMA channel 104 source and destination address CRC register */
#define DMA0_CH104_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412D04u)
/** Alias (User Manual Name) for DMA0_CH104_SDCRCR */
#define DMA0_SDCRCR104 (DMA0_CH104_SDCRCR)

/** \brief 2D08, DMA channel 104 source address register */
#define DMA0_CH104_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412D08u)
/** Alias (User Manual Name) for DMA0_CH104_SADR */
#define DMA0_SADR104 (DMA0_CH104_SADR)

/** \brief 2D0C, DMA channel 104 destination address register */
#define DMA0_CH104_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412D0Cu)
/** Alias (User Manual Name) for DMA0_CH104_DADR */
#define DMA0_DADR104 (DMA0_CH104_DADR)

/** \brief 2D10, DMA channel 104 address and interrupt control register */
#define DMA0_CH104_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412D10u)
/** Alias (User Manual Name) for DMA0_CH104_ADICR */
#define DMA0_ADICR104 (DMA0_CH104_ADICR)

/** \brief 2D14, DMA channel 104 configuration register */
#define DMA0_CH104_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412D14u)
/** Alias (User Manual Name) for DMA0_CH104_CHCFGR */
#define DMA0_CHCFGR104 (DMA0_CH104_CHCFGR)

/** \brief 2D18, DMA channel 104 shadow address register */
#define DMA0_CH104_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412D18u)
/** Alias (User Manual Name) for DMA0_CH104_SHADR */
#define DMA0_SHADR104 (DMA0_CH104_SHADR)

/** \brief 2D1C, DMA channel 104 control and status register */
#define DMA0_CH104_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412D1Cu)
/** Alias (User Manual Name) for DMA0_CH104_CHCSR */
#define DMA0_CHCSR104 (DMA0_CH104_CHCSR)

/** \brief 2D20, DMA channel 105 read data CRC register */
#define DMA0_CH105_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412D20u)
/** Alias (User Manual Name) for DMA0_CH105_RDCRCR */
#define DMA0_RDCRCR105 (DMA0_CH105_RDCRCR)

/** \brief 2D24, DMA channel 105 source and destination address CRC register */
#define DMA0_CH105_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412D24u)
/** Alias (User Manual Name) for DMA0_CH105_SDCRCR */
#define DMA0_SDCRCR105 (DMA0_CH105_SDCRCR)

/** \brief 2D28, DMA channel 105 source address register */
#define DMA0_CH105_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412D28u)
/** Alias (User Manual Name) for DMA0_CH105_SADR */
#define DMA0_SADR105 (DMA0_CH105_SADR)

/** \brief 2D2C, DMA channel 105 destination address register */
#define DMA0_CH105_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412D2Cu)
/** Alias (User Manual Name) for DMA0_CH105_DADR */
#define DMA0_DADR105 (DMA0_CH105_DADR)

/** \brief 2D30, DMA channel 105 address and interrupt control register */
#define DMA0_CH105_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412D30u)
/** Alias (User Manual Name) for DMA0_CH105_ADICR */
#define DMA0_ADICR105 (DMA0_CH105_ADICR)

/** \brief 2D34, DMA channel 105 configuration register */
#define DMA0_CH105_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412D34u)
/** Alias (User Manual Name) for DMA0_CH105_CHCFGR */
#define DMA0_CHCFGR105 (DMA0_CH105_CHCFGR)

/** \brief 2D38, DMA channel 105 shadow address register */
#define DMA0_CH105_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412D38u)
/** Alias (User Manual Name) for DMA0_CH105_SHADR */
#define DMA0_SHADR105 (DMA0_CH105_SHADR)

/** \brief 2D3C, DMA channel 105 control and status register */
#define DMA0_CH105_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412D3Cu)
/** Alias (User Manual Name) for DMA0_CH105_CHCSR */
#define DMA0_CHCSR105 (DMA0_CH105_CHCSR)

/** \brief 2D40, DMA channel 106 read data CRC register */
#define DMA0_CH106_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412D40u)
/** Alias (User Manual Name) for DMA0_CH106_RDCRCR */
#define DMA0_RDCRCR106 (DMA0_CH106_RDCRCR)

/** \brief 2D44, DMA channel 106 source and destination address CRC register */
#define DMA0_CH106_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412D44u)
/** Alias (User Manual Name) for DMA0_CH106_SDCRCR */
#define DMA0_SDCRCR106 (DMA0_CH106_SDCRCR)

/** \brief 2D48, DMA channel 106 source address register */
#define DMA0_CH106_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412D48u)
/** Alias (User Manual Name) for DMA0_CH106_SADR */
#define DMA0_SADR106 (DMA0_CH106_SADR)

/** \brief 2D4C, DMA channel 106 destination address register */
#define DMA0_CH106_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412D4Cu)
/** Alias (User Manual Name) for DMA0_CH106_DADR */
#define DMA0_DADR106 (DMA0_CH106_DADR)

/** \brief 2D50, DMA channel 106 address and interrupt control register */
#define DMA0_CH106_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412D50u)
/** Alias (User Manual Name) for DMA0_CH106_ADICR */
#define DMA0_ADICR106 (DMA0_CH106_ADICR)

/** \brief 2D54, DMA channel 106 configuration register */
#define DMA0_CH106_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412D54u)
/** Alias (User Manual Name) for DMA0_CH106_CHCFGR */
#define DMA0_CHCFGR106 (DMA0_CH106_CHCFGR)

/** \brief 2D58, DMA channel 106 shadow address register */
#define DMA0_CH106_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412D58u)
/** Alias (User Manual Name) for DMA0_CH106_SHADR */
#define DMA0_SHADR106 (DMA0_CH106_SHADR)

/** \brief 2D5C, DMA channel 106 control and status register */
#define DMA0_CH106_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412D5Cu)
/** Alias (User Manual Name) for DMA0_CH106_CHCSR */
#define DMA0_CHCSR106 (DMA0_CH106_CHCSR)

/** \brief 2D60, DMA channel 107 read data CRC register */
#define DMA0_CH107_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412D60u)
/** Alias (User Manual Name) for DMA0_CH107_RDCRCR */
#define DMA0_RDCRCR107 (DMA0_CH107_RDCRCR)

/** \brief 2D64, DMA channel 107 source and destination address CRC register */
#define DMA0_CH107_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412D64u)
/** Alias (User Manual Name) for DMA0_CH107_SDCRCR */
#define DMA0_SDCRCR107 (DMA0_CH107_SDCRCR)

/** \brief 2D68, DMA channel 107 source address register */
#define DMA0_CH107_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412D68u)
/** Alias (User Manual Name) for DMA0_CH107_SADR */
#define DMA0_SADR107 (DMA0_CH107_SADR)

/** \brief 2D6C, DMA channel 107 destination address register */
#define DMA0_CH107_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412D6Cu)
/** Alias (User Manual Name) for DMA0_CH107_DADR */
#define DMA0_DADR107 (DMA0_CH107_DADR)

/** \brief 2D70, DMA channel 107 address and interrupt control register */
#define DMA0_CH107_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412D70u)
/** Alias (User Manual Name) for DMA0_CH107_ADICR */
#define DMA0_ADICR107 (DMA0_CH107_ADICR)

/** \brief 2D74, DMA channel 107 configuration register */
#define DMA0_CH107_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412D74u)
/** Alias (User Manual Name) for DMA0_CH107_CHCFGR */
#define DMA0_CHCFGR107 (DMA0_CH107_CHCFGR)

/** \brief 2D78, DMA channel 107 shadow address register */
#define DMA0_CH107_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412D78u)
/** Alias (User Manual Name) for DMA0_CH107_SHADR */
#define DMA0_SHADR107 (DMA0_CH107_SHADR)

/** \brief 2D7C, DMA channel 107 control and status register */
#define DMA0_CH107_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412D7Cu)
/** Alias (User Manual Name) for DMA0_CH107_CHCSR */
#define DMA0_CHCSR107 (DMA0_CH107_CHCSR)

/** \brief 2D80, DMA channel 108 read data CRC register */
#define DMA0_CH108_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412D80u)
/** Alias (User Manual Name) for DMA0_CH108_RDCRCR */
#define DMA0_RDCRCR108 (DMA0_CH108_RDCRCR)

/** \brief 2D84, DMA channel 108 source and destination address CRC register */
#define DMA0_CH108_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412D84u)
/** Alias (User Manual Name) for DMA0_CH108_SDCRCR */
#define DMA0_SDCRCR108 (DMA0_CH108_SDCRCR)

/** \brief 2D88, DMA channel 108 source address register */
#define DMA0_CH108_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412D88u)
/** Alias (User Manual Name) for DMA0_CH108_SADR */
#define DMA0_SADR108 (DMA0_CH108_SADR)

/** \brief 2D8C, DMA channel 108 destination address register */
#define DMA0_CH108_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412D8Cu)
/** Alias (User Manual Name) for DMA0_CH108_DADR */
#define DMA0_DADR108 (DMA0_CH108_DADR)

/** \brief 2D90, DMA channel 108 address and interrupt control register */
#define DMA0_CH108_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412D90u)
/** Alias (User Manual Name) for DMA0_CH108_ADICR */
#define DMA0_ADICR108 (DMA0_CH108_ADICR)

/** \brief 2D94, DMA channel 108 configuration register */
#define DMA0_CH108_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412D94u)
/** Alias (User Manual Name) for DMA0_CH108_CHCFGR */
#define DMA0_CHCFGR108 (DMA0_CH108_CHCFGR)

/** \brief 2D98, DMA channel 108 shadow address register */
#define DMA0_CH108_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412D98u)
/** Alias (User Manual Name) for DMA0_CH108_SHADR */
#define DMA0_SHADR108 (DMA0_CH108_SHADR)

/** \brief 2D9C, DMA channel 108 control and status register */
#define DMA0_CH108_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412D9Cu)
/** Alias (User Manual Name) for DMA0_CH108_CHCSR */
#define DMA0_CHCSR108 (DMA0_CH108_CHCSR)

/** \brief 2DA0, DMA channel 109 read data CRC register */
#define DMA0_CH109_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412DA0u)
/** Alias (User Manual Name) for DMA0_CH109_RDCRCR */
#define DMA0_RDCRCR109 (DMA0_CH109_RDCRCR)

/** \brief 2DA4, DMA channel 109 source and destination address CRC register */
#define DMA0_CH109_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412DA4u)
/** Alias (User Manual Name) for DMA0_CH109_SDCRCR */
#define DMA0_SDCRCR109 (DMA0_CH109_SDCRCR)

/** \brief 2DA8, DMA channel 109 source address register */
#define DMA0_CH109_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412DA8u)
/** Alias (User Manual Name) for DMA0_CH109_SADR */
#define DMA0_SADR109 (DMA0_CH109_SADR)

/** \brief 2DAC, DMA channel 109 destination address register */
#define DMA0_CH109_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412DACu)
/** Alias (User Manual Name) for DMA0_CH109_DADR */
#define DMA0_DADR109 (DMA0_CH109_DADR)

/** \brief 2DB0, DMA channel 109 address and interrupt control register */
#define DMA0_CH109_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412DB0u)
/** Alias (User Manual Name) for DMA0_CH109_ADICR */
#define DMA0_ADICR109 (DMA0_CH109_ADICR)

/** \brief 2DB4, DMA channel 109 configuration register */
#define DMA0_CH109_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412DB4u)
/** Alias (User Manual Name) for DMA0_CH109_CHCFGR */
#define DMA0_CHCFGR109 (DMA0_CH109_CHCFGR)

/** \brief 2DB8, DMA channel 109 shadow address register */
#define DMA0_CH109_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412DB8u)
/** Alias (User Manual Name) for DMA0_CH109_SHADR */
#define DMA0_SHADR109 (DMA0_CH109_SHADR)

/** \brief 2DBC, DMA channel 109 control and status register */
#define DMA0_CH109_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412DBCu)
/** Alias (User Manual Name) for DMA0_CH109_CHCSR */
#define DMA0_CHCSR109 (DMA0_CH109_CHCSR)

/** \brief 2DC0, DMA channel 110 read data CRC register */
#define DMA0_CH110_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412DC0u)
/** Alias (User Manual Name) for DMA0_CH110_RDCRCR */
#define DMA0_RDCRCR110 (DMA0_CH110_RDCRCR)

/** \brief 2DC4, DMA channel 110 source and destination address CRC register */
#define DMA0_CH110_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412DC4u)
/** Alias (User Manual Name) for DMA0_CH110_SDCRCR */
#define DMA0_SDCRCR110 (DMA0_CH110_SDCRCR)

/** \brief 2DC8, DMA channel 110 source address register */
#define DMA0_CH110_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412DC8u)
/** Alias (User Manual Name) for DMA0_CH110_SADR */
#define DMA0_SADR110 (DMA0_CH110_SADR)

/** \brief 2DCC, DMA channel 110 destination address register */
#define DMA0_CH110_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412DCCu)
/** Alias (User Manual Name) for DMA0_CH110_DADR */
#define DMA0_DADR110 (DMA0_CH110_DADR)

/** \brief 2DD0, DMA channel 110 address and interrupt control register */
#define DMA0_CH110_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412DD0u)
/** Alias (User Manual Name) for DMA0_CH110_ADICR */
#define DMA0_ADICR110 (DMA0_CH110_ADICR)

/** \brief 2DD4, DMA channel 110 configuration register */
#define DMA0_CH110_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412DD4u)
/** Alias (User Manual Name) for DMA0_CH110_CHCFGR */
#define DMA0_CHCFGR110 (DMA0_CH110_CHCFGR)

/** \brief 2DD8, DMA channel 110 shadow address register */
#define DMA0_CH110_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412DD8u)
/** Alias (User Manual Name) for DMA0_CH110_SHADR */
#define DMA0_SHADR110 (DMA0_CH110_SHADR)

/** \brief 2DDC, DMA channel 110 control and status register */
#define DMA0_CH110_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412DDCu)
/** Alias (User Manual Name) for DMA0_CH110_CHCSR */
#define DMA0_CHCSR110 (DMA0_CH110_CHCSR)

/** \brief 2DE0, DMA channel 111 read data CRC register */
#define DMA0_CH111_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412DE0u)
/** Alias (User Manual Name) for DMA0_CH111_RDCRCR */
#define DMA0_RDCRCR111 (DMA0_CH111_RDCRCR)

/** \brief 2DE4, DMA channel 111 source and destination address CRC register */
#define DMA0_CH111_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412DE4u)
/** Alias (User Manual Name) for DMA0_CH111_SDCRCR */
#define DMA0_SDCRCR111 (DMA0_CH111_SDCRCR)

/** \brief 2DE8, DMA channel 111 source address register */
#define DMA0_CH111_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412DE8u)
/** Alias (User Manual Name) for DMA0_CH111_SADR */
#define DMA0_SADR111 (DMA0_CH111_SADR)

/** \brief 2DEC, DMA channel 111 destination address register */
#define DMA0_CH111_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412DECu)
/** Alias (User Manual Name) for DMA0_CH111_DADR */
#define DMA0_DADR111 (DMA0_CH111_DADR)

/** \brief 2DF0, DMA channel 111 address and interrupt control register */
#define DMA0_CH111_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412DF0u)
/** Alias (User Manual Name) for DMA0_CH111_ADICR */
#define DMA0_ADICR111 (DMA0_CH111_ADICR)

/** \brief 2DF4, DMA channel 111 configuration register */
#define DMA0_CH111_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412DF4u)
/** Alias (User Manual Name) for DMA0_CH111_CHCFGR */
#define DMA0_CHCFGR111 (DMA0_CH111_CHCFGR)

/** \brief 2DF8, DMA channel 111 shadow address register */
#define DMA0_CH111_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412DF8u)
/** Alias (User Manual Name) for DMA0_CH111_SHADR */
#define DMA0_SHADR111 (DMA0_CH111_SHADR)

/** \brief 2DFC, DMA channel 111 control and status register */
#define DMA0_CH111_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412DFCu)
/** Alias (User Manual Name) for DMA0_CH111_CHCSR */
#define DMA0_CHCSR111 (DMA0_CH111_CHCSR)

/** \brief 2E00, DMA channel 112 read data CRC register */
#define DMA0_CH112_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412E00u)
/** Alias (User Manual Name) for DMA0_CH112_RDCRCR */
#define DMA0_RDCRCR112 (DMA0_CH112_RDCRCR)

/** \brief 2E04, DMA channel 112 source and destination address CRC register */
#define DMA0_CH112_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412E04u)
/** Alias (User Manual Name) for DMA0_CH112_SDCRCR */
#define DMA0_SDCRCR112 (DMA0_CH112_SDCRCR)

/** \brief 2E08, DMA channel 112 source address register */
#define DMA0_CH112_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412E08u)
/** Alias (User Manual Name) for DMA0_CH112_SADR */
#define DMA0_SADR112 (DMA0_CH112_SADR)

/** \brief 2E0C, DMA channel 112 destination address register */
#define DMA0_CH112_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412E0Cu)
/** Alias (User Manual Name) for DMA0_CH112_DADR */
#define DMA0_DADR112 (DMA0_CH112_DADR)

/** \brief 2E10, DMA channel 112 address and interrupt control register */
#define DMA0_CH112_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412E10u)
/** Alias (User Manual Name) for DMA0_CH112_ADICR */
#define DMA0_ADICR112 (DMA0_CH112_ADICR)

/** \brief 2E14, DMA channel 112 configuration register */
#define DMA0_CH112_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412E14u)
/** Alias (User Manual Name) for DMA0_CH112_CHCFGR */
#define DMA0_CHCFGR112 (DMA0_CH112_CHCFGR)

/** \brief 2E18, DMA channel 112 shadow address register */
#define DMA0_CH112_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412E18u)
/** Alias (User Manual Name) for DMA0_CH112_SHADR */
#define DMA0_SHADR112 (DMA0_CH112_SHADR)

/** \brief 2E1C, DMA channel 112 control and status register */
#define DMA0_CH112_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412E1Cu)
/** Alias (User Manual Name) for DMA0_CH112_CHCSR */
#define DMA0_CHCSR112 (DMA0_CH112_CHCSR)

/** \brief 2E20, DMA channel 113 read data CRC register */
#define DMA0_CH113_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412E20u)
/** Alias (User Manual Name) for DMA0_CH113_RDCRCR */
#define DMA0_RDCRCR113 (DMA0_CH113_RDCRCR)

/** \brief 2E24, DMA channel 113 source and destination address CRC register */
#define DMA0_CH113_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412E24u)
/** Alias (User Manual Name) for DMA0_CH113_SDCRCR */
#define DMA0_SDCRCR113 (DMA0_CH113_SDCRCR)

/** \brief 2E28, DMA channel 113 source address register */
#define DMA0_CH113_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412E28u)
/** Alias (User Manual Name) for DMA0_CH113_SADR */
#define DMA0_SADR113 (DMA0_CH113_SADR)

/** \brief 2E2C, DMA channel 113 destination address register */
#define DMA0_CH113_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412E2Cu)
/** Alias (User Manual Name) for DMA0_CH113_DADR */
#define DMA0_DADR113 (DMA0_CH113_DADR)

/** \brief 2E30, DMA channel 113 address and interrupt control register */
#define DMA0_CH113_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412E30u)
/** Alias (User Manual Name) for DMA0_CH113_ADICR */
#define DMA0_ADICR113 (DMA0_CH113_ADICR)

/** \brief 2E34, DMA channel 113 configuration register */
#define DMA0_CH113_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412E34u)
/** Alias (User Manual Name) for DMA0_CH113_CHCFGR */
#define DMA0_CHCFGR113 (DMA0_CH113_CHCFGR)

/** \brief 2E38, DMA channel 113 shadow address register */
#define DMA0_CH113_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412E38u)
/** Alias (User Manual Name) for DMA0_CH113_SHADR */
#define DMA0_SHADR113 (DMA0_CH113_SHADR)

/** \brief 2E3C, DMA channel 113 control and status register */
#define DMA0_CH113_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412E3Cu)
/** Alias (User Manual Name) for DMA0_CH113_CHCSR */
#define DMA0_CHCSR113 (DMA0_CH113_CHCSR)

/** \brief 2E40, DMA channel 114 read data CRC register */
#define DMA0_CH114_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412E40u)
/** Alias (User Manual Name) for DMA0_CH114_RDCRCR */
#define DMA0_RDCRCR114 (DMA0_CH114_RDCRCR)

/** \brief 2E44, DMA channel 114 source and destination address CRC register */
#define DMA0_CH114_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412E44u)
/** Alias (User Manual Name) for DMA0_CH114_SDCRCR */
#define DMA0_SDCRCR114 (DMA0_CH114_SDCRCR)

/** \brief 2E48, DMA channel 114 source address register */
#define DMA0_CH114_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412E48u)
/** Alias (User Manual Name) for DMA0_CH114_SADR */
#define DMA0_SADR114 (DMA0_CH114_SADR)

/** \brief 2E4C, DMA channel 114 destination address register */
#define DMA0_CH114_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412E4Cu)
/** Alias (User Manual Name) for DMA0_CH114_DADR */
#define DMA0_DADR114 (DMA0_CH114_DADR)

/** \brief 2E50, DMA channel 114 address and interrupt control register */
#define DMA0_CH114_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412E50u)
/** Alias (User Manual Name) for DMA0_CH114_ADICR */
#define DMA0_ADICR114 (DMA0_CH114_ADICR)

/** \brief 2E54, DMA channel 114 configuration register */
#define DMA0_CH114_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412E54u)
/** Alias (User Manual Name) for DMA0_CH114_CHCFGR */
#define DMA0_CHCFGR114 (DMA0_CH114_CHCFGR)

/** \brief 2E58, DMA channel 114 shadow address register */
#define DMA0_CH114_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412E58u)
/** Alias (User Manual Name) for DMA0_CH114_SHADR */
#define DMA0_SHADR114 (DMA0_CH114_SHADR)

/** \brief 2E5C, DMA channel 114 control and status register */
#define DMA0_CH114_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412E5Cu)
/** Alias (User Manual Name) for DMA0_CH114_CHCSR */
#define DMA0_CHCSR114 (DMA0_CH114_CHCSR)

/** \brief 2E60, DMA channel 115 read data CRC register */
#define DMA0_CH115_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412E60u)
/** Alias (User Manual Name) for DMA0_CH115_RDCRCR */
#define DMA0_RDCRCR115 (DMA0_CH115_RDCRCR)

/** \brief 2E64, DMA channel 115 source and destination address CRC register */
#define DMA0_CH115_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412E64u)
/** Alias (User Manual Name) for DMA0_CH115_SDCRCR */
#define DMA0_SDCRCR115 (DMA0_CH115_SDCRCR)

/** \brief 2E68, DMA channel 115 source address register */
#define DMA0_CH115_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412E68u)
/** Alias (User Manual Name) for DMA0_CH115_SADR */
#define DMA0_SADR115 (DMA0_CH115_SADR)

/** \brief 2E6C, DMA channel 115 destination address register */
#define DMA0_CH115_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412E6Cu)
/** Alias (User Manual Name) for DMA0_CH115_DADR */
#define DMA0_DADR115 (DMA0_CH115_DADR)

/** \brief 2E70, DMA channel 115 address and interrupt control register */
#define DMA0_CH115_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412E70u)
/** Alias (User Manual Name) for DMA0_CH115_ADICR */
#define DMA0_ADICR115 (DMA0_CH115_ADICR)

/** \brief 2E74, DMA channel 115 configuration register */
#define DMA0_CH115_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412E74u)
/** Alias (User Manual Name) for DMA0_CH115_CHCFGR */
#define DMA0_CHCFGR115 (DMA0_CH115_CHCFGR)

/** \brief 2E78, DMA channel 115 shadow address register */
#define DMA0_CH115_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412E78u)
/** Alias (User Manual Name) for DMA0_CH115_SHADR */
#define DMA0_SHADR115 (DMA0_CH115_SHADR)

/** \brief 2E7C, DMA channel 115 control and status register */
#define DMA0_CH115_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412E7Cu)
/** Alias (User Manual Name) for DMA0_CH115_CHCSR */
#define DMA0_CHCSR115 (DMA0_CH115_CHCSR)

/** \brief 2E80, DMA channel 116 read data CRC register */
#define DMA0_CH116_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412E80u)
/** Alias (User Manual Name) for DMA0_CH116_RDCRCR */
#define DMA0_RDCRCR116 (DMA0_CH116_RDCRCR)

/** \brief 2E84, DMA channel 116 source and destination address CRC register */
#define DMA0_CH116_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412E84u)
/** Alias (User Manual Name) for DMA0_CH116_SDCRCR */
#define DMA0_SDCRCR116 (DMA0_CH116_SDCRCR)

/** \brief 2E88, DMA channel 116 source address register */
#define DMA0_CH116_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412E88u)
/** Alias (User Manual Name) for DMA0_CH116_SADR */
#define DMA0_SADR116 (DMA0_CH116_SADR)

/** \brief 2E8C, DMA channel 116 destination address register */
#define DMA0_CH116_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412E8Cu)
/** Alias (User Manual Name) for DMA0_CH116_DADR */
#define DMA0_DADR116 (DMA0_CH116_DADR)

/** \brief 2E90, DMA channel 116 address and interrupt control register */
#define DMA0_CH116_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412E90u)
/** Alias (User Manual Name) for DMA0_CH116_ADICR */
#define DMA0_ADICR116 (DMA0_CH116_ADICR)

/** \brief 2E94, DMA channel 116 configuration register */
#define DMA0_CH116_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412E94u)
/** Alias (User Manual Name) for DMA0_CH116_CHCFGR */
#define DMA0_CHCFGR116 (DMA0_CH116_CHCFGR)

/** \brief 2E98, DMA channel 116 shadow address register */
#define DMA0_CH116_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412E98u)
/** Alias (User Manual Name) for DMA0_CH116_SHADR */
#define DMA0_SHADR116 (DMA0_CH116_SHADR)

/** \brief 2E9C, DMA channel 116 control and status register */
#define DMA0_CH116_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412E9Cu)
/** Alias (User Manual Name) for DMA0_CH116_CHCSR */
#define DMA0_CHCSR116 (DMA0_CH116_CHCSR)

/** \brief 2EA0, DMA channel 117 read data CRC register */
#define DMA0_CH117_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412EA0u)
/** Alias (User Manual Name) for DMA0_CH117_RDCRCR */
#define DMA0_RDCRCR117 (DMA0_CH117_RDCRCR)

/** \brief 2EA4, DMA channel 117 source and destination address CRC register */
#define DMA0_CH117_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412EA4u)
/** Alias (User Manual Name) for DMA0_CH117_SDCRCR */
#define DMA0_SDCRCR117 (DMA0_CH117_SDCRCR)

/** \brief 2EA8, DMA channel 117 source address register */
#define DMA0_CH117_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412EA8u)
/** Alias (User Manual Name) for DMA0_CH117_SADR */
#define DMA0_SADR117 (DMA0_CH117_SADR)

/** \brief 2EAC, DMA channel 117 destination address register */
#define DMA0_CH117_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412EACu)
/** Alias (User Manual Name) for DMA0_CH117_DADR */
#define DMA0_DADR117 (DMA0_CH117_DADR)

/** \brief 2EB0, DMA channel 117 address and interrupt control register */
#define DMA0_CH117_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412EB0u)
/** Alias (User Manual Name) for DMA0_CH117_ADICR */
#define DMA0_ADICR117 (DMA0_CH117_ADICR)

/** \brief 2EB4, DMA channel 117 configuration register */
#define DMA0_CH117_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412EB4u)
/** Alias (User Manual Name) for DMA0_CH117_CHCFGR */
#define DMA0_CHCFGR117 (DMA0_CH117_CHCFGR)

/** \brief 2EB8, DMA channel 117 shadow address register */
#define DMA0_CH117_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412EB8u)
/** Alias (User Manual Name) for DMA0_CH117_SHADR */
#define DMA0_SHADR117 (DMA0_CH117_SHADR)

/** \brief 2EBC, DMA channel 117 control and status register */
#define DMA0_CH117_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412EBCu)
/** Alias (User Manual Name) for DMA0_CH117_CHCSR */
#define DMA0_CHCSR117 (DMA0_CH117_CHCSR)

/** \brief 2EC0, DMA channel 118 read data CRC register */
#define DMA0_CH118_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412EC0u)
/** Alias (User Manual Name) for DMA0_CH118_RDCRCR */
#define DMA0_RDCRCR118 (DMA0_CH118_RDCRCR)

/** \brief 2EC4, DMA channel 118 source and destination address CRC register */
#define DMA0_CH118_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412EC4u)
/** Alias (User Manual Name) for DMA0_CH118_SDCRCR */
#define DMA0_SDCRCR118 (DMA0_CH118_SDCRCR)

/** \brief 2EC8, DMA channel 118 source address register */
#define DMA0_CH118_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412EC8u)
/** Alias (User Manual Name) for DMA0_CH118_SADR */
#define DMA0_SADR118 (DMA0_CH118_SADR)

/** \brief 2ECC, DMA channel 118 destination address register */
#define DMA0_CH118_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412ECCu)
/** Alias (User Manual Name) for DMA0_CH118_DADR */
#define DMA0_DADR118 (DMA0_CH118_DADR)

/** \brief 2ED0, DMA channel 118 address and interrupt control register */
#define DMA0_CH118_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412ED0u)
/** Alias (User Manual Name) for DMA0_CH118_ADICR */
#define DMA0_ADICR118 (DMA0_CH118_ADICR)

/** \brief 2ED4, DMA channel 118 configuration register */
#define DMA0_CH118_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412ED4u)
/** Alias (User Manual Name) for DMA0_CH118_CHCFGR */
#define DMA0_CHCFGR118 (DMA0_CH118_CHCFGR)

/** \brief 2ED8, DMA channel 118 shadow address register */
#define DMA0_CH118_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412ED8u)
/** Alias (User Manual Name) for DMA0_CH118_SHADR */
#define DMA0_SHADR118 (DMA0_CH118_SHADR)

/** \brief 2EDC, DMA channel 118 control and status register */
#define DMA0_CH118_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412EDCu)
/** Alias (User Manual Name) for DMA0_CH118_CHCSR */
#define DMA0_CHCSR118 (DMA0_CH118_CHCSR)

/** \brief 2EE0, DMA channel 119 read data CRC register */
#define DMA0_CH119_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412EE0u)
/** Alias (User Manual Name) for DMA0_CH119_RDCRCR */
#define DMA0_RDCRCR119 (DMA0_CH119_RDCRCR)

/** \brief 2EE4, DMA channel 119 source and destination address CRC register */
#define DMA0_CH119_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412EE4u)
/** Alias (User Manual Name) for DMA0_CH119_SDCRCR */
#define DMA0_SDCRCR119 (DMA0_CH119_SDCRCR)

/** \brief 2EE8, DMA channel 119 source address register */
#define DMA0_CH119_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412EE8u)
/** Alias (User Manual Name) for DMA0_CH119_SADR */
#define DMA0_SADR119 (DMA0_CH119_SADR)

/** \brief 2EEC, DMA channel 119 destination address register */
#define DMA0_CH119_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412EECu)
/** Alias (User Manual Name) for DMA0_CH119_DADR */
#define DMA0_DADR119 (DMA0_CH119_DADR)

/** \brief 2EF0, DMA channel 119 address and interrupt control register */
#define DMA0_CH119_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412EF0u)
/** Alias (User Manual Name) for DMA0_CH119_ADICR */
#define DMA0_ADICR119 (DMA0_CH119_ADICR)

/** \brief 2EF4, DMA channel 119 configuration register */
#define DMA0_CH119_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412EF4u)
/** Alias (User Manual Name) for DMA0_CH119_CHCFGR */
#define DMA0_CHCFGR119 (DMA0_CH119_CHCFGR)

/** \brief 2EF8, DMA channel 119 shadow address register */
#define DMA0_CH119_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412EF8u)
/** Alias (User Manual Name) for DMA0_CH119_SHADR */
#define DMA0_SHADR119 (DMA0_CH119_SHADR)

/** \brief 2EFC, DMA channel 119 control and status register */
#define DMA0_CH119_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412EFCu)
/** Alias (User Manual Name) for DMA0_CH119_CHCSR */
#define DMA0_CHCSR119 (DMA0_CH119_CHCSR)

/** \brief 2F00, DMA channel 120 read data CRC register */
#define DMA0_CH120_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412F00u)
/** Alias (User Manual Name) for DMA0_CH120_RDCRCR */
#define DMA0_RDCRCR120 (DMA0_CH120_RDCRCR)

/** \brief 2F04, DMA channel 120 source and destination address CRC register */
#define DMA0_CH120_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412F04u)
/** Alias (User Manual Name) for DMA0_CH120_SDCRCR */
#define DMA0_SDCRCR120 (DMA0_CH120_SDCRCR)

/** \brief 2F08, DMA channel 120 source address register */
#define DMA0_CH120_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412F08u)
/** Alias (User Manual Name) for DMA0_CH120_SADR */
#define DMA0_SADR120 (DMA0_CH120_SADR)

/** \brief 2F0C, DMA channel 120 destination address register */
#define DMA0_CH120_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412F0Cu)
/** Alias (User Manual Name) for DMA0_CH120_DADR */
#define DMA0_DADR120 (DMA0_CH120_DADR)

/** \brief 2F10, DMA channel 120 address and interrupt control register */
#define DMA0_CH120_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412F10u)
/** Alias (User Manual Name) for DMA0_CH120_ADICR */
#define DMA0_ADICR120 (DMA0_CH120_ADICR)

/** \brief 2F14, DMA channel 120 configuration register */
#define DMA0_CH120_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412F14u)
/** Alias (User Manual Name) for DMA0_CH120_CHCFGR */
#define DMA0_CHCFGR120 (DMA0_CH120_CHCFGR)

/** \brief 2F18, DMA channel 120 shadow address register */
#define DMA0_CH120_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412F18u)
/** Alias (User Manual Name) for DMA0_CH120_SHADR */
#define DMA0_SHADR120 (DMA0_CH120_SHADR)

/** \brief 2F1C, DMA channel 120 control and status register */
#define DMA0_CH120_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412F1Cu)
/** Alias (User Manual Name) for DMA0_CH120_CHCSR */
#define DMA0_CHCSR120 (DMA0_CH120_CHCSR)

/** \brief 2F20, DMA channel 121 read data CRC register */
#define DMA0_CH121_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412F20u)
/** Alias (User Manual Name) for DMA0_CH121_RDCRCR */
#define DMA0_RDCRCR121 (DMA0_CH121_RDCRCR)

/** \brief 2F24, DMA channel 121 source and destination address CRC register */
#define DMA0_CH121_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412F24u)
/** Alias (User Manual Name) for DMA0_CH121_SDCRCR */
#define DMA0_SDCRCR121 (DMA0_CH121_SDCRCR)

/** \brief 2F28, DMA channel 121 source address register */
#define DMA0_CH121_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412F28u)
/** Alias (User Manual Name) for DMA0_CH121_SADR */
#define DMA0_SADR121 (DMA0_CH121_SADR)

/** \brief 2F2C, DMA channel 121 destination address register */
#define DMA0_CH121_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412F2Cu)
/** Alias (User Manual Name) for DMA0_CH121_DADR */
#define DMA0_DADR121 (DMA0_CH121_DADR)

/** \brief 2F30, DMA channel 121 address and interrupt control register */
#define DMA0_CH121_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412F30u)
/** Alias (User Manual Name) for DMA0_CH121_ADICR */
#define DMA0_ADICR121 (DMA0_CH121_ADICR)

/** \brief 2F34, DMA channel 121 configuration register */
#define DMA0_CH121_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412F34u)
/** Alias (User Manual Name) for DMA0_CH121_CHCFGR */
#define DMA0_CHCFGR121 (DMA0_CH121_CHCFGR)

/** \brief 2F38, DMA channel 121 shadow address register */
#define DMA0_CH121_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412F38u)
/** Alias (User Manual Name) for DMA0_CH121_SHADR */
#define DMA0_SHADR121 (DMA0_CH121_SHADR)

/** \brief 2F3C, DMA channel 121 control and status register */
#define DMA0_CH121_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412F3Cu)
/** Alias (User Manual Name) for DMA0_CH121_CHCSR */
#define DMA0_CHCSR121 (DMA0_CH121_CHCSR)

/** \brief 2F40, DMA channel 122 read data CRC register */
#define DMA0_CH122_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412F40u)
/** Alias (User Manual Name) for DMA0_CH122_RDCRCR */
#define DMA0_RDCRCR122 (DMA0_CH122_RDCRCR)

/** \brief 2F44, DMA channel 122 source and destination address CRC register */
#define DMA0_CH122_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412F44u)
/** Alias (User Manual Name) for DMA0_CH122_SDCRCR */
#define DMA0_SDCRCR122 (DMA0_CH122_SDCRCR)

/** \brief 2F48, DMA channel 122 source address register */
#define DMA0_CH122_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412F48u)
/** Alias (User Manual Name) for DMA0_CH122_SADR */
#define DMA0_SADR122 (DMA0_CH122_SADR)

/** \brief 2F4C, DMA channel 122 destination address register */
#define DMA0_CH122_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412F4Cu)
/** Alias (User Manual Name) for DMA0_CH122_DADR */
#define DMA0_DADR122 (DMA0_CH122_DADR)

/** \brief 2F50, DMA channel 122 address and interrupt control register */
#define DMA0_CH122_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412F50u)
/** Alias (User Manual Name) for DMA0_CH122_ADICR */
#define DMA0_ADICR122 (DMA0_CH122_ADICR)

/** \brief 2F54, DMA channel 122 configuration register */
#define DMA0_CH122_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412F54u)
/** Alias (User Manual Name) for DMA0_CH122_CHCFGR */
#define DMA0_CHCFGR122 (DMA0_CH122_CHCFGR)

/** \brief 2F58, DMA channel 122 shadow address register */
#define DMA0_CH122_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412F58u)
/** Alias (User Manual Name) for DMA0_CH122_SHADR */
#define DMA0_SHADR122 (DMA0_CH122_SHADR)

/** \brief 2F5C, DMA channel 122 control and status register */
#define DMA0_CH122_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412F5Cu)
/** Alias (User Manual Name) for DMA0_CH122_CHCSR */
#define DMA0_CHCSR122 (DMA0_CH122_CHCSR)

/** \brief 2F60, DMA channel 123 read data CRC register */
#define DMA0_CH123_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412F60u)
/** Alias (User Manual Name) for DMA0_CH123_RDCRCR */
#define DMA0_RDCRCR123 (DMA0_CH123_RDCRCR)

/** \brief 2F64, DMA channel 123 source and destination address CRC register */
#define DMA0_CH123_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412F64u)
/** Alias (User Manual Name) for DMA0_CH123_SDCRCR */
#define DMA0_SDCRCR123 (DMA0_CH123_SDCRCR)

/** \brief 2F68, DMA channel 123 source address register */
#define DMA0_CH123_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412F68u)
/** Alias (User Manual Name) for DMA0_CH123_SADR */
#define DMA0_SADR123 (DMA0_CH123_SADR)

/** \brief 2F6C, DMA channel 123 destination address register */
#define DMA0_CH123_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412F6Cu)
/** Alias (User Manual Name) for DMA0_CH123_DADR */
#define DMA0_DADR123 (DMA0_CH123_DADR)

/** \brief 2F70, DMA channel 123 address and interrupt control register */
#define DMA0_CH123_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412F70u)
/** Alias (User Manual Name) for DMA0_CH123_ADICR */
#define DMA0_ADICR123 (DMA0_CH123_ADICR)

/** \brief 2F74, DMA channel 123 configuration register */
#define DMA0_CH123_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412F74u)
/** Alias (User Manual Name) for DMA0_CH123_CHCFGR */
#define DMA0_CHCFGR123 (DMA0_CH123_CHCFGR)

/** \brief 2F78, DMA channel 123 shadow address register */
#define DMA0_CH123_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412F78u)
/** Alias (User Manual Name) for DMA0_CH123_SHADR */
#define DMA0_SHADR123 (DMA0_CH123_SHADR)

/** \brief 2F7C, DMA channel 123 control and status register */
#define DMA0_CH123_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412F7Cu)
/** Alias (User Manual Name) for DMA0_CH123_CHCSR */
#define DMA0_CHCSR123 (DMA0_CH123_CHCSR)

/** \brief 2F80, DMA channel 124 read data CRC register */
#define DMA0_CH124_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412F80u)
/** Alias (User Manual Name) for DMA0_CH124_RDCRCR */
#define DMA0_RDCRCR124 (DMA0_CH124_RDCRCR)

/** \brief 2F84, DMA channel 124 source and destination address CRC register */
#define DMA0_CH124_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412F84u)
/** Alias (User Manual Name) for DMA0_CH124_SDCRCR */
#define DMA0_SDCRCR124 (DMA0_CH124_SDCRCR)

/** \brief 2F88, DMA channel 124 source address register */
#define DMA0_CH124_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412F88u)
/** Alias (User Manual Name) for DMA0_CH124_SADR */
#define DMA0_SADR124 (DMA0_CH124_SADR)

/** \brief 2F8C, DMA channel 124 destination address register */
#define DMA0_CH124_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412F8Cu)
/** Alias (User Manual Name) for DMA0_CH124_DADR */
#define DMA0_DADR124 (DMA0_CH124_DADR)

/** \brief 2F90, DMA channel 124 address and interrupt control register */
#define DMA0_CH124_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412F90u)
/** Alias (User Manual Name) for DMA0_CH124_ADICR */
#define DMA0_ADICR124 (DMA0_CH124_ADICR)

/** \brief 2F94, DMA channel 124 configuration register */
#define DMA0_CH124_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412F94u)
/** Alias (User Manual Name) for DMA0_CH124_CHCFGR */
#define DMA0_CHCFGR124 (DMA0_CH124_CHCFGR)

/** \brief 2F98, DMA channel 124 shadow address register */
#define DMA0_CH124_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412F98u)
/** Alias (User Manual Name) for DMA0_CH124_SHADR */
#define DMA0_SHADR124 (DMA0_CH124_SHADR)

/** \brief 2F9C, DMA channel 124 control and status register */
#define DMA0_CH124_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412F9Cu)
/** Alias (User Manual Name) for DMA0_CH124_CHCSR */
#define DMA0_CHCSR124 (DMA0_CH124_CHCSR)

/** \brief 2FA0, DMA channel 125 read data CRC register */
#define DMA0_CH125_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412FA0u)
/** Alias (User Manual Name) for DMA0_CH125_RDCRCR */
#define DMA0_RDCRCR125 (DMA0_CH125_RDCRCR)

/** \brief 2FA4, DMA channel 125 source and destination address CRC register */
#define DMA0_CH125_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412FA4u)
/** Alias (User Manual Name) for DMA0_CH125_SDCRCR */
#define DMA0_SDCRCR125 (DMA0_CH125_SDCRCR)

/** \brief 2FA8, DMA channel 125 source address register */
#define DMA0_CH125_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412FA8u)
/** Alias (User Manual Name) for DMA0_CH125_SADR */
#define DMA0_SADR125 (DMA0_CH125_SADR)

/** \brief 2FAC, DMA channel 125 destination address register */
#define DMA0_CH125_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412FACu)
/** Alias (User Manual Name) for DMA0_CH125_DADR */
#define DMA0_DADR125 (DMA0_CH125_DADR)

/** \brief 2FB0, DMA channel 125 address and interrupt control register */
#define DMA0_CH125_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412FB0u)
/** Alias (User Manual Name) for DMA0_CH125_ADICR */
#define DMA0_ADICR125 (DMA0_CH125_ADICR)

/** \brief 2FB4, DMA channel 125 configuration register */
#define DMA0_CH125_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412FB4u)
/** Alias (User Manual Name) for DMA0_CH125_CHCFGR */
#define DMA0_CHCFGR125 (DMA0_CH125_CHCFGR)

/** \brief 2FB8, DMA channel 125 shadow address register */
#define DMA0_CH125_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412FB8u)
/** Alias (User Manual Name) for DMA0_CH125_SHADR */
#define DMA0_SHADR125 (DMA0_CH125_SHADR)

/** \brief 2FBC, DMA channel 125 control and status register */
#define DMA0_CH125_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412FBCu)
/** Alias (User Manual Name) for DMA0_CH125_CHCSR */
#define DMA0_CHCSR125 (DMA0_CH125_CHCSR)

/** \brief 2FC0, DMA channel 126 read data CRC register */
#define DMA0_CH126_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412FC0u)
/** Alias (User Manual Name) for DMA0_CH126_RDCRCR */
#define DMA0_RDCRCR126 (DMA0_CH126_RDCRCR)

/** \brief 2FC4, DMA channel 126 source and destination address CRC register */
#define DMA0_CH126_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412FC4u)
/** Alias (User Manual Name) for DMA0_CH126_SDCRCR */
#define DMA0_SDCRCR126 (DMA0_CH126_SDCRCR)

/** \brief 2FC8, DMA channel 126 source address register */
#define DMA0_CH126_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412FC8u)
/** Alias (User Manual Name) for DMA0_CH126_SADR */
#define DMA0_SADR126 (DMA0_CH126_SADR)

/** \brief 2FCC, DMA channel 126 destination address register */
#define DMA0_CH126_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412FCCu)
/** Alias (User Manual Name) for DMA0_CH126_DADR */
#define DMA0_DADR126 (DMA0_CH126_DADR)

/** \brief 2FD0, DMA channel 126 address and interrupt control register */
#define DMA0_CH126_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412FD0u)
/** Alias (User Manual Name) for DMA0_CH126_ADICR */
#define DMA0_ADICR126 (DMA0_CH126_ADICR)

/** \brief 2FD4, DMA channel 126 configuration register */
#define DMA0_CH126_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412FD4u)
/** Alias (User Manual Name) for DMA0_CH126_CHCFGR */
#define DMA0_CHCFGR126 (DMA0_CH126_CHCFGR)

/** \brief 2FD8, DMA channel 126 shadow address register */
#define DMA0_CH126_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412FD8u)
/** Alias (User Manual Name) for DMA0_CH126_SHADR */
#define DMA0_SHADR126 (DMA0_CH126_SHADR)

/** \brief 2FDC, DMA channel 126 control and status register */
#define DMA0_CH126_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412FDCu)
/** Alias (User Manual Name) for DMA0_CH126_CHCSR */
#define DMA0_CHCSR126 (DMA0_CH126_CHCSR)

/** \brief 2FE0, DMA channel 127 read data CRC register */
#define DMA0_CH127_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4412FE0u)
/** Alias (User Manual Name) for DMA0_CH127_RDCRCR */
#define DMA0_RDCRCR127 (DMA0_CH127_RDCRCR)

/** \brief 2FE4, DMA channel 127 source and destination address CRC register */
#define DMA0_CH127_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4412FE4u)
/** Alias (User Manual Name) for DMA0_CH127_SDCRCR */
#define DMA0_SDCRCR127 (DMA0_CH127_SDCRCR)

/** \brief 2FE8, DMA channel 127 source address register */
#define DMA0_CH127_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4412FE8u)
/** Alias (User Manual Name) for DMA0_CH127_SADR */
#define DMA0_SADR127 (DMA0_CH127_SADR)

/** \brief 2FEC, DMA channel 127 destination address register */
#define DMA0_CH127_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF4412FECu)
/** Alias (User Manual Name) for DMA0_CH127_DADR */
#define DMA0_DADR127 (DMA0_CH127_DADR)

/** \brief 2FF0, DMA channel 127 address and interrupt control register */
#define DMA0_CH127_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4412FF0u)
/** Alias (User Manual Name) for DMA0_CH127_ADICR */
#define DMA0_ADICR127 (DMA0_CH127_ADICR)

/** \brief 2FF4, DMA channel 127 configuration register */
#define DMA0_CH127_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4412FF4u)
/** Alias (User Manual Name) for DMA0_CH127_CHCFGR */
#define DMA0_CHCFGR127 (DMA0_CH127_CHCFGR)

/** \brief 2FF8, DMA channel 127 shadow address register */
#define DMA0_CH127_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4412FF8u)
/** Alias (User Manual Name) for DMA0_CH127_SHADR */
#define DMA0_SHADR127 (DMA0_CH127_SHADR)

/** \brief 2FFC, DMA channel 127 control and status register */
#define DMA0_CH127_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF4412FFCu)
/** Alias (User Manual Name) for DMA0_CH127_CHCSR */
#define DMA0_CHCSR127 (DMA0_CH127_CHCSR)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Dma_Registers_Cfg_Dma1
 * \{  */
/** \brief 0, Clock control register */
#define DMA1_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CLC*)0xF4414000u)

/** \brief 4, OCDS trigger set select */
#define DMA1_OTSS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_OTSS*)0xF4414004u)

/** \brief 8, Module identification register */
#define DMA1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ID*)0xF4414008u)

/** \brief 24, PROT register safe endinit */
#define DMA1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4414024u)

/** \brief 28, PROT register cyber-security endinit */
#define DMA1_PROTCSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROTCSE*)0xF4414028u)

/** \brief 80, DMA time register */
#define DMA1_TIME /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TIME*)0xF4414080u)

/** \brief 84, DMA error status register */
#define DMA1_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ERRSR*)0xF4414084u)

/** \brief 88, DMA clear error register */
#define DMA1_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CLRE*)0xF4414088u)

/** \brief 8C, DMA time OCDS control and status register */
#define DMA1_TIMEOCS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TIMEOCS*)0xF441408Cu)

/** \brief 90, DMA LCL test register */
#define DMA1_LCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_LCLTEST*)0xF4414090u)

/** \brief 410, ME 0 status register */
#define DMA1_ME0_SR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SR*)0xF4414410u)
/** Alias (User Manual Name) for DMA1_ME0_SR */
#define DMA1_ME0SR (DMA1_ME0_SR)

/** \brief 460, ME 0 channel read data CRC register */
#define DMA1_ME0_RDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_RDCRC*)0xF4414460u)
/** Alias (User Manual Name) for DMA1_ME0_RDCRC */
#define DMA1_ME0RDCRC (DMA1_ME0_RDCRC)

/** \brief 464, ME 0 channel source and destination address CRC register */
#define DMA1_ME0_SDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SDCRC*)0xF4414464u)
/** Alias (User Manual Name) for DMA1_ME0_SDCRC */
#define DMA1_ME0SDCRC (DMA1_ME0_SDCRC)

/** \brief 468, ME 0 channel source address register */
#define DMA1_ME0_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SADR*)0xF4414468u)
/** Alias (User Manual Name) for DMA1_ME0_SADR */
#define DMA1_ME0SADR (DMA1_ME0_SADR)

/** \brief 46C, ME 0 channel destination address register */
#define DMA1_ME0_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_DADR*)0xF441446Cu)
/** Alias (User Manual Name) for DMA1_ME0_DADR */
#define DMA1_ME0DADR (DMA1_ME0_DADR)

/** \brief 470, ME 0 channel address and interrupt control register */
#define DMA1_ME0_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_ADICR*)0xF4414470u)
/** Alias (User Manual Name) for DMA1_ME0_ADICR */
#define DMA1_ME0ADICR (DMA1_ME0_ADICR)

/** \brief 474, ME 0 channel control register */
#define DMA1_ME0_CHCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHCR*)0xF4414474u)
/** Alias (User Manual Name) for DMA1_ME0_CHCR */
#define DMA1_ME0CHCR (DMA1_ME0_CHCR)

/** \brief 478, ME 0 channel shadow address register */
#define DMA1_ME0_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SHADR*)0xF4414478u)
/** Alias (User Manual Name) for DMA1_ME0_SHADR */
#define DMA1_ME0SHADR (DMA1_ME0_SHADR)

/** \brief 47C, ME 0 channel status register */
#define DMA1_ME0_CHSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHSR*)0xF441447Cu)
/** Alias (User Manual Name) for DMA1_ME0_CHSR */
#define DMA1_ME0CHSR (DMA1_ME0_CHSR)

/** \brief 610, ME 1 status register */
#define DMA1_ME1_SR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SR*)0xF4414610u)
/** Alias (User Manual Name) for DMA1_ME1_SR */
#define DMA1_ME1SR (DMA1_ME1_SR)

/** \brief 660, ME 1 channel read data CRC register */
#define DMA1_ME1_RDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_RDCRC*)0xF4414660u)
/** Alias (User Manual Name) for DMA1_ME1_RDCRC */
#define DMA1_ME1RDCRC (DMA1_ME1_RDCRC)

/** \brief 664, ME 1 channel source and destination address CRC register */
#define DMA1_ME1_SDCRC /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SDCRC*)0xF4414664u)
/** Alias (User Manual Name) for DMA1_ME1_SDCRC */
#define DMA1_ME1SDCRC (DMA1_ME1_SDCRC)

/** \brief 668, ME 1 channel source address register */
#define DMA1_ME1_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SADR*)0xF4414668u)
/** Alias (User Manual Name) for DMA1_ME1_SADR */
#define DMA1_ME1SADR (DMA1_ME1_SADR)

/** \brief 66C, ME 1 channel destination address register */
#define DMA1_ME1_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_DADR*)0xF441466Cu)
/** Alias (User Manual Name) for DMA1_ME1_DADR */
#define DMA1_ME1DADR (DMA1_ME1_DADR)

/** \brief 670, ME 1 channel address and interrupt control register */
#define DMA1_ME1_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_ADICR*)0xF4414670u)
/** Alias (User Manual Name) for DMA1_ME1_ADICR */
#define DMA1_ME1ADICR (DMA1_ME1_ADICR)

/** \brief 674, ME 1 channel control register */
#define DMA1_ME1_CHCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHCR*)0xF4414674u)
/** Alias (User Manual Name) for DMA1_ME1_CHCR */
#define DMA1_ME1CHCR (DMA1_ME1_CHCR)

/** \brief 678, ME 1 channel shadow address register */
#define DMA1_ME1_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_SHADR*)0xF4414678u)
/** Alias (User Manual Name) for DMA1_ME1_SHADR */
#define DMA1_ME1SHADR (DMA1_ME1_SHADR)

/** \brief 67C, ME 1 channel status register */
#define DMA1_ME1_CHSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ME_CHSR*)0xF441467Cu)
/** Alias (User Manual Name) for DMA1_ME1_CHSR */
#define DMA1_ME1CHSR (DMA1_ME1_CHSR)

/** \brief 1000, RP 0 write access enable register A */
#define DMA1_RP0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415000u)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_WRA */
#define DMA1_ACCENRP0WRA (DMA1_RP0_ACCEN_WRA)

/** \brief 1004, RP 0 write access enable register B */
#define DMA1_RP0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415004u)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_WRB */
#define DMA1_ACCENRP0WRB (DMA1_RP0_ACCEN_WRB)

/** \brief 1008, RP 0 read access enable register A */
#define DMA1_RP0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415008u)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_RDA */
#define DMA1_ACCENRP0RDA (DMA1_RP0_ACCEN_RDA)

/** \brief 100C, RP 0 read access enable register B */
#define DMA1_RP0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441500Cu)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_RDB */
#define DMA1_ACCENRP0RDB (DMA1_RP0_ACCEN_RDB)

/** \brief 1010, RP 0 VM access enable register */
#define DMA1_RP0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415010u)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_VM */
#define DMA1_ACCENRP0VM (DMA1_RP0_ACCEN_VM)

/** \brief 1014, RP 0 PRS access enable register */
#define DMA1_RP0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415014u)
/** Alias (User Manual Name) for DMA1_RP0_ACCEN_PRS */
#define DMA1_ACCENRP0PRS (DMA1_RP0_ACCEN_PRS)

/** \brief 1020, PROT register RP 0 */
#define DMA1_RP0_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4415020u)
/** Alias (User Manual Name) for DMA1_RP0_PROT */
#define DMA1_PROTRP0 (DMA1_RP0_PROT)

/** \brief 1030, RP 0 mode register */
#define DMA1_RP0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4415030u)
/** Alias (User Manual Name) for DMA1_RP0_MODE */
#define DMA1_MODE0 (DMA1_RP0_MODE)

/** \brief 1038, RP 0 pattern read register 0 */
#define DMA1_RP0_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4415038u)
/** Alias (User Manual Name) for DMA1_RP0_PRRA */
#define DMA1_PRRA0 (DMA1_RP0_PRRA)

/** \brief 103C, RP 0 pattern read register 1 */
#define DMA1_RP0_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441503Cu)
/** Alias (User Manual Name) for DMA1_RP0_PRRB */
#define DMA1_PRRB0 (DMA1_RP0_PRRB)

/** \brief 1040, RP 0 error interrupt set register */
#define DMA1_RP0_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4415040u)
/** Alias (User Manual Name) for DMA1_RP0_ERRINTR */
#define DMA1_ERRINTR0 (DMA1_RP0_ERRINTR)

/** \brief 1044, RP 0 enable error register */
#define DMA1_RP0_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4415044u)
/** Alias (User Manual Name) for DMA1_RP0_EER */
#define DMA1_EER0 (DMA1_RP0_EER)

/** \brief 1048, RP 0 error status register */
#define DMA1_RP0_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4415048u)
/** Alias (User Manual Name) for DMA1_RP0_ERRSR */
#define DMA1_ERRSR0 (DMA1_RP0_ERRSR)

/** \brief 104C, RP 0 clear error register */
#define DMA1_RP0_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441504Cu)
/** Alias (User Manual Name) for DMA1_RP0_CLRE */
#define DMA1_CLRE0 (DMA1_RP0_CLRE)

/** \brief 1080, RP 1 write access enable register A */
#define DMA1_RP1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415080u)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_WRA */
#define DMA1_ACCENRP1WRA (DMA1_RP1_ACCEN_WRA)

/** \brief 1084, RP 1 write access enable register B */
#define DMA1_RP1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415084u)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_WRB */
#define DMA1_ACCENRP1WRB (DMA1_RP1_ACCEN_WRB)

/** \brief 1088, RP 1 read access enable register A */
#define DMA1_RP1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415088u)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_RDA */
#define DMA1_ACCENRP1RDA (DMA1_RP1_ACCEN_RDA)

/** \brief 108C, RP 1 read access enable register B */
#define DMA1_RP1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441508Cu)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_RDB */
#define DMA1_ACCENRP1RDB (DMA1_RP1_ACCEN_RDB)

/** \brief 1090, RP 1 VM access enable register */
#define DMA1_RP1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415090u)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_VM */
#define DMA1_ACCENRP1VM (DMA1_RP1_ACCEN_VM)

/** \brief 1094, RP 1 PRS access enable register */
#define DMA1_RP1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415094u)
/** Alias (User Manual Name) for DMA1_RP1_ACCEN_PRS */
#define DMA1_ACCENRP1PRS (DMA1_RP1_ACCEN_PRS)

/** \brief 10A0, PROT register RP 1 */
#define DMA1_RP1_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44150A0u)
/** Alias (User Manual Name) for DMA1_RP1_PROT */
#define DMA1_PROTRP1 (DMA1_RP1_PROT)

/** \brief 10B0, RP 1 mode register */
#define DMA1_RP1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44150B0u)
/** Alias (User Manual Name) for DMA1_RP1_MODE */
#define DMA1_MODE1 (DMA1_RP1_MODE)

/** \brief 10B8, RP 1 pattern read register 0 */
#define DMA1_RP1_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44150B8u)
/** Alias (User Manual Name) for DMA1_RP1_PRRA */
#define DMA1_PRRA1 (DMA1_RP1_PRRA)

/** \brief 10BC, RP 1 pattern read register 1 */
#define DMA1_RP1_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44150BCu)
/** Alias (User Manual Name) for DMA1_RP1_PRRB */
#define DMA1_PRRB1 (DMA1_RP1_PRRB)

/** \brief 10C0, RP 1 error interrupt set register */
#define DMA1_RP1_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44150C0u)
/** Alias (User Manual Name) for DMA1_RP1_ERRINTR */
#define DMA1_ERRINTR1 (DMA1_RP1_ERRINTR)

/** \brief 10C4, RP 1 enable error register */
#define DMA1_RP1_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44150C4u)
/** Alias (User Manual Name) for DMA1_RP1_EER */
#define DMA1_EER1 (DMA1_RP1_EER)

/** \brief 10C8, RP 1 error status register */
#define DMA1_RP1_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44150C8u)
/** Alias (User Manual Name) for DMA1_RP1_ERRSR */
#define DMA1_ERRSR1 (DMA1_RP1_ERRSR)

/** \brief 10CC, RP 1 clear error register */
#define DMA1_RP1_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44150CCu)
/** Alias (User Manual Name) for DMA1_RP1_CLRE */
#define DMA1_CLRE1 (DMA1_RP1_CLRE)

/** \brief 1100, RP 2 write access enable register A */
#define DMA1_RP2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415100u)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_WRA */
#define DMA1_ACCENRP2WRA (DMA1_RP2_ACCEN_WRA)

/** \brief 1104, RP 2 write access enable register B */
#define DMA1_RP2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415104u)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_WRB */
#define DMA1_ACCENRP2WRB (DMA1_RP2_ACCEN_WRB)

/** \brief 1108, RP 2 read access enable register A */
#define DMA1_RP2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415108u)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_RDA */
#define DMA1_ACCENRP2RDA (DMA1_RP2_ACCEN_RDA)

/** \brief 110C, RP 2 read access enable register B */
#define DMA1_RP2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441510Cu)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_RDB */
#define DMA1_ACCENRP2RDB (DMA1_RP2_ACCEN_RDB)

/** \brief 1110, RP 2 VM access enable register */
#define DMA1_RP2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415110u)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_VM */
#define DMA1_ACCENRP2VM (DMA1_RP2_ACCEN_VM)

/** \brief 1114, RP 2 PRS access enable register */
#define DMA1_RP2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415114u)
/** Alias (User Manual Name) for DMA1_RP2_ACCEN_PRS */
#define DMA1_ACCENRP2PRS (DMA1_RP2_ACCEN_PRS)

/** \brief 1120, PROT register RP 2 */
#define DMA1_RP2_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4415120u)
/** Alias (User Manual Name) for DMA1_RP2_PROT */
#define DMA1_PROTRP2 (DMA1_RP2_PROT)

/** \brief 1130, RP 2 mode register */
#define DMA1_RP2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4415130u)
/** Alias (User Manual Name) for DMA1_RP2_MODE */
#define DMA1_MODE2 (DMA1_RP2_MODE)

/** \brief 1138, RP 2 pattern read register 0 */
#define DMA1_RP2_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4415138u)
/** Alias (User Manual Name) for DMA1_RP2_PRRA */
#define DMA1_PRRA2 (DMA1_RP2_PRRA)

/** \brief 113C, RP 2 pattern read register 1 */
#define DMA1_RP2_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441513Cu)
/** Alias (User Manual Name) for DMA1_RP2_PRRB */
#define DMA1_PRRB2 (DMA1_RP2_PRRB)

/** \brief 1140, RP 2 error interrupt set register */
#define DMA1_RP2_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4415140u)
/** Alias (User Manual Name) for DMA1_RP2_ERRINTR */
#define DMA1_ERRINTR2 (DMA1_RP2_ERRINTR)

/** \brief 1144, RP 2 enable error register */
#define DMA1_RP2_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4415144u)
/** Alias (User Manual Name) for DMA1_RP2_EER */
#define DMA1_EER2 (DMA1_RP2_EER)

/** \brief 1148, RP 2 error status register */
#define DMA1_RP2_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4415148u)
/** Alias (User Manual Name) for DMA1_RP2_ERRSR */
#define DMA1_ERRSR2 (DMA1_RP2_ERRSR)

/** \brief 114C, RP 2 clear error register */
#define DMA1_RP2_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441514Cu)
/** Alias (User Manual Name) for DMA1_RP2_CLRE */
#define DMA1_CLRE2 (DMA1_RP2_CLRE)

/** \brief 1180, RP 3 write access enable register A */
#define DMA1_RP3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415180u)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_WRA */
#define DMA1_ACCENRP3WRA (DMA1_RP3_ACCEN_WRA)

/** \brief 1184, RP 3 write access enable register B */
#define DMA1_RP3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415184u)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_WRB */
#define DMA1_ACCENRP3WRB (DMA1_RP3_ACCEN_WRB)

/** \brief 1188, RP 3 read access enable register A */
#define DMA1_RP3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415188u)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_RDA */
#define DMA1_ACCENRP3RDA (DMA1_RP3_ACCEN_RDA)

/** \brief 118C, RP 3 read access enable register B */
#define DMA1_RP3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441518Cu)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_RDB */
#define DMA1_ACCENRP3RDB (DMA1_RP3_ACCEN_RDB)

/** \brief 1190, RP 3 VM access enable register */
#define DMA1_RP3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415190u)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_VM */
#define DMA1_ACCENRP3VM (DMA1_RP3_ACCEN_VM)

/** \brief 1194, RP 3 PRS access enable register */
#define DMA1_RP3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415194u)
/** Alias (User Manual Name) for DMA1_RP3_ACCEN_PRS */
#define DMA1_ACCENRP3PRS (DMA1_RP3_ACCEN_PRS)

/** \brief 11A0, PROT register RP 3 */
#define DMA1_RP3_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44151A0u)
/** Alias (User Manual Name) for DMA1_RP3_PROT */
#define DMA1_PROTRP3 (DMA1_RP3_PROT)

/** \brief 11B0, RP 3 mode register */
#define DMA1_RP3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44151B0u)
/** Alias (User Manual Name) for DMA1_RP3_MODE */
#define DMA1_MODE3 (DMA1_RP3_MODE)

/** \brief 11B8, RP 3 pattern read register 0 */
#define DMA1_RP3_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44151B8u)
/** Alias (User Manual Name) for DMA1_RP3_PRRA */
#define DMA1_PRRA3 (DMA1_RP3_PRRA)

/** \brief 11BC, RP 3 pattern read register 1 */
#define DMA1_RP3_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44151BCu)
/** Alias (User Manual Name) for DMA1_RP3_PRRB */
#define DMA1_PRRB3 (DMA1_RP3_PRRB)

/** \brief 11C0, RP 3 error interrupt set register */
#define DMA1_RP3_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44151C0u)
/** Alias (User Manual Name) for DMA1_RP3_ERRINTR */
#define DMA1_ERRINTR3 (DMA1_RP3_ERRINTR)

/** \brief 11C4, RP 3 enable error register */
#define DMA1_RP3_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44151C4u)
/** Alias (User Manual Name) for DMA1_RP3_EER */
#define DMA1_EER3 (DMA1_RP3_EER)

/** \brief 11C8, RP 3 error status register */
#define DMA1_RP3_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44151C8u)
/** Alias (User Manual Name) for DMA1_RP3_ERRSR */
#define DMA1_ERRSR3 (DMA1_RP3_ERRSR)

/** \brief 11CC, RP 3 clear error register */
#define DMA1_RP3_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44151CCu)
/** Alias (User Manual Name) for DMA1_RP3_CLRE */
#define DMA1_CLRE3 (DMA1_RP3_CLRE)

/** \brief 1200, RP 4 write access enable register A */
#define DMA1_RP4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415200u)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_WRA */
#define DMA1_ACCENRP4WRA (DMA1_RP4_ACCEN_WRA)

/** \brief 1204, RP 4 write access enable register B */
#define DMA1_RP4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415204u)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_WRB */
#define DMA1_ACCENRP4WRB (DMA1_RP4_ACCEN_WRB)

/** \brief 1208, RP 4 read access enable register A */
#define DMA1_RP4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415208u)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_RDA */
#define DMA1_ACCENRP4RDA (DMA1_RP4_ACCEN_RDA)

/** \brief 120C, RP 4 read access enable register B */
#define DMA1_RP4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441520Cu)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_RDB */
#define DMA1_ACCENRP4RDB (DMA1_RP4_ACCEN_RDB)

/** \brief 1210, RP 4 VM access enable register */
#define DMA1_RP4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415210u)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_VM */
#define DMA1_ACCENRP4VM (DMA1_RP4_ACCEN_VM)

/** \brief 1214, RP 4 PRS access enable register */
#define DMA1_RP4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415214u)
/** Alias (User Manual Name) for DMA1_RP4_ACCEN_PRS */
#define DMA1_ACCENRP4PRS (DMA1_RP4_ACCEN_PRS)

/** \brief 1220, PROT register RP 4 */
#define DMA1_RP4_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4415220u)
/** Alias (User Manual Name) for DMA1_RP4_PROT */
#define DMA1_PROTRP4 (DMA1_RP4_PROT)

/** \brief 1230, RP 4 mode register */
#define DMA1_RP4_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4415230u)
/** Alias (User Manual Name) for DMA1_RP4_MODE */
#define DMA1_MODE4 (DMA1_RP4_MODE)

/** \brief 1238, RP 4 pattern read register 0 */
#define DMA1_RP4_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4415238u)
/** Alias (User Manual Name) for DMA1_RP4_PRRA */
#define DMA1_PRRA4 (DMA1_RP4_PRRA)

/** \brief 123C, RP 4 pattern read register 1 */
#define DMA1_RP4_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441523Cu)
/** Alias (User Manual Name) for DMA1_RP4_PRRB */
#define DMA1_PRRB4 (DMA1_RP4_PRRB)

/** \brief 1240, RP 4 error interrupt set register */
#define DMA1_RP4_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4415240u)
/** Alias (User Manual Name) for DMA1_RP4_ERRINTR */
#define DMA1_ERRINTR4 (DMA1_RP4_ERRINTR)

/** \brief 1244, RP 4 enable error register */
#define DMA1_RP4_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4415244u)
/** Alias (User Manual Name) for DMA1_RP4_EER */
#define DMA1_EER4 (DMA1_RP4_EER)

/** \brief 1248, RP 4 error status register */
#define DMA1_RP4_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4415248u)
/** Alias (User Manual Name) for DMA1_RP4_ERRSR */
#define DMA1_ERRSR4 (DMA1_RP4_ERRSR)

/** \brief 124C, RP 4 clear error register */
#define DMA1_RP4_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441524Cu)
/** Alias (User Manual Name) for DMA1_RP4_CLRE */
#define DMA1_CLRE4 (DMA1_RP4_CLRE)

/** \brief 1280, RP 5 write access enable register A */
#define DMA1_RP5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415280u)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_WRA */
#define DMA1_ACCENRP5WRA (DMA1_RP5_ACCEN_WRA)

/** \brief 1284, RP 5 write access enable register B */
#define DMA1_RP5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415284u)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_WRB */
#define DMA1_ACCENRP5WRB (DMA1_RP5_ACCEN_WRB)

/** \brief 1288, RP 5 read access enable register A */
#define DMA1_RP5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415288u)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_RDA */
#define DMA1_ACCENRP5RDA (DMA1_RP5_ACCEN_RDA)

/** \brief 128C, RP 5 read access enable register B */
#define DMA1_RP5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441528Cu)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_RDB */
#define DMA1_ACCENRP5RDB (DMA1_RP5_ACCEN_RDB)

/** \brief 1290, RP 5 VM access enable register */
#define DMA1_RP5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415290u)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_VM */
#define DMA1_ACCENRP5VM (DMA1_RP5_ACCEN_VM)

/** \brief 1294, RP 5 PRS access enable register */
#define DMA1_RP5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415294u)
/** Alias (User Manual Name) for DMA1_RP5_ACCEN_PRS */
#define DMA1_ACCENRP5PRS (DMA1_RP5_ACCEN_PRS)

/** \brief 12A0, PROT register RP 5 */
#define DMA1_RP5_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44152A0u)
/** Alias (User Manual Name) for DMA1_RP5_PROT */
#define DMA1_PROTRP5 (DMA1_RP5_PROT)

/** \brief 12B0, RP 5 mode register */
#define DMA1_RP5_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44152B0u)
/** Alias (User Manual Name) for DMA1_RP5_MODE */
#define DMA1_MODE5 (DMA1_RP5_MODE)

/** \brief 12B8, RP 5 pattern read register 0 */
#define DMA1_RP5_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44152B8u)
/** Alias (User Manual Name) for DMA1_RP5_PRRA */
#define DMA1_PRRA5 (DMA1_RP5_PRRA)

/** \brief 12BC, RP 5 pattern read register 1 */
#define DMA1_RP5_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44152BCu)
/** Alias (User Manual Name) for DMA1_RP5_PRRB */
#define DMA1_PRRB5 (DMA1_RP5_PRRB)

/** \brief 12C0, RP 5 error interrupt set register */
#define DMA1_RP5_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44152C0u)
/** Alias (User Manual Name) for DMA1_RP5_ERRINTR */
#define DMA1_ERRINTR5 (DMA1_RP5_ERRINTR)

/** \brief 12C4, RP 5 enable error register */
#define DMA1_RP5_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44152C4u)
/** Alias (User Manual Name) for DMA1_RP5_EER */
#define DMA1_EER5 (DMA1_RP5_EER)

/** \brief 12C8, RP 5 error status register */
#define DMA1_RP5_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44152C8u)
/** Alias (User Manual Name) for DMA1_RP5_ERRSR */
#define DMA1_ERRSR5 (DMA1_RP5_ERRSR)

/** \brief 12CC, RP 5 clear error register */
#define DMA1_RP5_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44152CCu)
/** Alias (User Manual Name) for DMA1_RP5_CLRE */
#define DMA1_CLRE5 (DMA1_RP5_CLRE)

/** \brief 1300, RP 6 write access enable register A */
#define DMA1_RP6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415300u)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_WRA */
#define DMA1_ACCENRP6WRA (DMA1_RP6_ACCEN_WRA)

/** \brief 1304, RP 6 write access enable register B */
#define DMA1_RP6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415304u)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_WRB */
#define DMA1_ACCENRP6WRB (DMA1_RP6_ACCEN_WRB)

/** \brief 1308, RP 6 read access enable register A */
#define DMA1_RP6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415308u)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_RDA */
#define DMA1_ACCENRP6RDA (DMA1_RP6_ACCEN_RDA)

/** \brief 130C, RP 6 read access enable register B */
#define DMA1_RP6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441530Cu)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_RDB */
#define DMA1_ACCENRP6RDB (DMA1_RP6_ACCEN_RDB)

/** \brief 1310, RP 6 VM access enable register */
#define DMA1_RP6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415310u)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_VM */
#define DMA1_ACCENRP6VM (DMA1_RP6_ACCEN_VM)

/** \brief 1314, RP 6 PRS access enable register */
#define DMA1_RP6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415314u)
/** Alias (User Manual Name) for DMA1_RP6_ACCEN_PRS */
#define DMA1_ACCENRP6PRS (DMA1_RP6_ACCEN_PRS)

/** \brief 1320, PROT register RP 6 */
#define DMA1_RP6_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF4415320u)
/** Alias (User Manual Name) for DMA1_RP6_PROT */
#define DMA1_PROTRP6 (DMA1_RP6_PROT)

/** \brief 1330, RP 6 mode register */
#define DMA1_RP6_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF4415330u)
/** Alias (User Manual Name) for DMA1_RP6_MODE */
#define DMA1_MODE6 (DMA1_RP6_MODE)

/** \brief 1338, RP 6 pattern read register 0 */
#define DMA1_RP6_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF4415338u)
/** Alias (User Manual Name) for DMA1_RP6_PRRA */
#define DMA1_PRRA6 (DMA1_RP6_PRRA)

/** \brief 133C, RP 6 pattern read register 1 */
#define DMA1_RP6_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF441533Cu)
/** Alias (User Manual Name) for DMA1_RP6_PRRB */
#define DMA1_PRRB6 (DMA1_RP6_PRRB)

/** \brief 1340, RP 6 error interrupt set register */
#define DMA1_RP6_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF4415340u)
/** Alias (User Manual Name) for DMA1_RP6_ERRINTR */
#define DMA1_ERRINTR6 (DMA1_RP6_ERRINTR)

/** \brief 1344, RP 6 enable error register */
#define DMA1_RP6_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF4415344u)
/** Alias (User Manual Name) for DMA1_RP6_EER */
#define DMA1_EER6 (DMA1_RP6_EER)

/** \brief 1348, RP 6 error status register */
#define DMA1_RP6_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF4415348u)
/** Alias (User Manual Name) for DMA1_RP6_ERRSR */
#define DMA1_ERRSR6 (DMA1_RP6_ERRSR)

/** \brief 134C, RP 6 clear error register */
#define DMA1_RP6_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF441534Cu)
/** Alias (User Manual Name) for DMA1_RP6_CLRE */
#define DMA1_CLRE6 (DMA1_RP6_CLRE)

/** \brief 1380, RP 7 write access enable register A */
#define DMA1_RP7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRA*)0xF4415380u)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_WRA */
#define DMA1_ACCENRP7WRA (DMA1_RP7_ACCEN_WRA)

/** \brief 1384, RP 7 write access enable register B */
#define DMA1_RP7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_WRB_FPI*)0xF4415384u)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_WRB */
#define DMA1_ACCENRP7WRB (DMA1_RP7_ACCEN_WRB)

/** \brief 1388, RP 7 read access enable register A */
#define DMA1_RP7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDA*)0xF4415388u)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_RDA */
#define DMA1_ACCENRP7RDA (DMA1_RP7_ACCEN_RDA)

/** \brief 138C, RP 7 read access enable register B */
#define DMA1_RP7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_RDB_FPI*)0xF441538Cu)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_RDB */
#define DMA1_ACCENRP7RDB (DMA1_RP7_ACCEN_RDB)

/** \brief 1390, RP 7 VM access enable register */
#define DMA1_RP7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_VM*)0xF4415390u)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_VM */
#define DMA1_ACCENRP7VM (DMA1_RP7_ACCEN_VM)

/** \brief 1394, RP 7 PRS access enable register */
#define DMA1_RP7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_ACCEN_PRS*)0xF4415394u)
/** Alias (User Manual Name) for DMA1_RP7_ACCEN_PRS */
#define DMA1_ACCENRP7PRS (DMA1_RP7_ACCEN_PRS)

/** \brief 13A0, PROT register RP 7 */
#define DMA1_RP7_PROT /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_PROT*)0xF44153A0u)
/** Alias (User Manual Name) for DMA1_RP7_PROT */
#define DMA1_PROTRP7 (DMA1_RP7_PROT)

/** \brief 13B0, RP 7 mode register */
#define DMA1_RP7_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_MODE*)0xF44153B0u)
/** Alias (User Manual Name) for DMA1_RP7_MODE */
#define DMA1_MODE7 (DMA1_RP7_MODE)

/** \brief 13B8, RP 7 pattern read register 0 */
#define DMA1_RP7_PRRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRA*)0xF44153B8u)
/** Alias (User Manual Name) for DMA1_RP7_PRRA */
#define DMA1_PRRA7 (DMA1_RP7_PRRA)

/** \brief 13BC, RP 7 pattern read register 1 */
#define DMA1_RP7_PRRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_PRRB*)0xF44153BCu)
/** Alias (User Manual Name) for DMA1_RP7_PRRB */
#define DMA1_PRRB7 (DMA1_RP7_PRRB)

/** \brief 13C0, RP 7 error interrupt set register */
#define DMA1_RP7_ERRINTR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRINTR*)0xF44153C0u)
/** Alias (User Manual Name) for DMA1_RP7_ERRINTR */
#define DMA1_ERRINTR7 (DMA1_RP7_ERRINTR)

/** \brief 13C4, RP 7 enable error register */
#define DMA1_RP7_EER /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_EER*)0xF44153C4u)
/** Alias (User Manual Name) for DMA1_RP7_EER */
#define DMA1_EER7 (DMA1_RP7_EER)

/** \brief 13C8, RP 7 error status register */
#define DMA1_RP7_ERRSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_ERRSR*)0xF44153C8u)
/** Alias (User Manual Name) for DMA1_RP7_ERRSR */
#define DMA1_ERRSR7 (DMA1_RP7_ERRSR)

/** \brief 13CC, RP 7 clear error register */
#define DMA1_RP7_CLRE /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_RP_CLRE*)0xF44153CCu)
/** Alias (User Manual Name) for DMA1_RP7_CLRE */
#define DMA1_CLRE7 (DMA1_RP7_CLRE)

/** \brief 1800, DMA channel 000 resource partition assignment register */
#define DMA1_HRR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415800u)
/** Alias (User Manual Name) for DMA1_HRR0 */
#define DMA1_HRR000 (DMA1_HRR0)

/** \brief 1804, DMA channel 001 resource partition assignment register */
#define DMA1_HRR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415804u)
/** Alias (User Manual Name) for DMA1_HRR1 */
#define DMA1_HRR001 (DMA1_HRR1)

/** \brief 1808, DMA channel 002 resource partition assignment register */
#define DMA1_HRR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415808u)
/** Alias (User Manual Name) for DMA1_HRR2 */
#define DMA1_HRR002 (DMA1_HRR2)

/** \brief 180C, DMA channel 003 resource partition assignment register */
#define DMA1_HRR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441580Cu)
/** Alias (User Manual Name) for DMA1_HRR3 */
#define DMA1_HRR003 (DMA1_HRR3)

/** \brief 1810, DMA channel 004 resource partition assignment register */
#define DMA1_HRR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415810u)
/** Alias (User Manual Name) for DMA1_HRR4 */
#define DMA1_HRR004 (DMA1_HRR4)

/** \brief 1814, DMA channel 005 resource partition assignment register */
#define DMA1_HRR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415814u)
/** Alias (User Manual Name) for DMA1_HRR5 */
#define DMA1_HRR005 (DMA1_HRR5)

/** \brief 1818, DMA channel 006 resource partition assignment register */
#define DMA1_HRR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415818u)
/** Alias (User Manual Name) for DMA1_HRR6 */
#define DMA1_HRR006 (DMA1_HRR6)

/** \brief 181C, DMA channel 007 resource partition assignment register */
#define DMA1_HRR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441581Cu)
/** Alias (User Manual Name) for DMA1_HRR7 */
#define DMA1_HRR007 (DMA1_HRR7)

/** \brief 1820, DMA channel 008 resource partition assignment register */
#define DMA1_HRR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415820u)
/** Alias (User Manual Name) for DMA1_HRR8 */
#define DMA1_HRR008 (DMA1_HRR8)

/** \brief 1824, DMA channel 009 resource partition assignment register */
#define DMA1_HRR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415824u)
/** Alias (User Manual Name) for DMA1_HRR9 */
#define DMA1_HRR009 (DMA1_HRR9)

/** \brief 1828, DMA channel 010 resource partition assignment register */
#define DMA1_HRR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415828u)
/** Alias (User Manual Name) for DMA1_HRR10 */
#define DMA1_HRR010 (DMA1_HRR10)

/** \brief 182C, DMA channel 011 resource partition assignment register */
#define DMA1_HRR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441582Cu)
/** Alias (User Manual Name) for DMA1_HRR11 */
#define DMA1_HRR011 (DMA1_HRR11)

/** \brief 1830, DMA channel 012 resource partition assignment register */
#define DMA1_HRR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415830u)
/** Alias (User Manual Name) for DMA1_HRR12 */
#define DMA1_HRR012 (DMA1_HRR12)

/** \brief 1834, DMA channel 013 resource partition assignment register */
#define DMA1_HRR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415834u)
/** Alias (User Manual Name) for DMA1_HRR13 */
#define DMA1_HRR013 (DMA1_HRR13)

/** \brief 1838, DMA channel 014 resource partition assignment register */
#define DMA1_HRR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415838u)
/** Alias (User Manual Name) for DMA1_HRR14 */
#define DMA1_HRR014 (DMA1_HRR14)

/** \brief 183C, DMA channel 015 resource partition assignment register */
#define DMA1_HRR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441583Cu)
/** Alias (User Manual Name) for DMA1_HRR15 */
#define DMA1_HRR015 (DMA1_HRR15)

/** \brief 1840, DMA channel 016 resource partition assignment register */
#define DMA1_HRR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415840u)
/** Alias (User Manual Name) for DMA1_HRR16 */
#define DMA1_HRR016 (DMA1_HRR16)

/** \brief 1844, DMA channel 017 resource partition assignment register */
#define DMA1_HRR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415844u)
/** Alias (User Manual Name) for DMA1_HRR17 */
#define DMA1_HRR017 (DMA1_HRR17)

/** \brief 1848, DMA channel 018 resource partition assignment register */
#define DMA1_HRR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415848u)
/** Alias (User Manual Name) for DMA1_HRR18 */
#define DMA1_HRR018 (DMA1_HRR18)

/** \brief 184C, DMA channel 019 resource partition assignment register */
#define DMA1_HRR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441584Cu)
/** Alias (User Manual Name) for DMA1_HRR19 */
#define DMA1_HRR019 (DMA1_HRR19)

/** \brief 1850, DMA channel 020 resource partition assignment register */
#define DMA1_HRR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415850u)
/** Alias (User Manual Name) for DMA1_HRR20 */
#define DMA1_HRR020 (DMA1_HRR20)

/** \brief 1854, DMA channel 021 resource partition assignment register */
#define DMA1_HRR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415854u)
/** Alias (User Manual Name) for DMA1_HRR21 */
#define DMA1_HRR021 (DMA1_HRR21)

/** \brief 1858, DMA channel 022 resource partition assignment register */
#define DMA1_HRR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415858u)
/** Alias (User Manual Name) for DMA1_HRR22 */
#define DMA1_HRR022 (DMA1_HRR22)

/** \brief 185C, DMA channel 023 resource partition assignment register */
#define DMA1_HRR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441585Cu)
/** Alias (User Manual Name) for DMA1_HRR23 */
#define DMA1_HRR023 (DMA1_HRR23)

/** \brief 1860, DMA channel 024 resource partition assignment register */
#define DMA1_HRR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415860u)
/** Alias (User Manual Name) for DMA1_HRR24 */
#define DMA1_HRR024 (DMA1_HRR24)

/** \brief 1864, DMA channel 025 resource partition assignment register */
#define DMA1_HRR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415864u)
/** Alias (User Manual Name) for DMA1_HRR25 */
#define DMA1_HRR025 (DMA1_HRR25)

/** \brief 1868, DMA channel 026 resource partition assignment register */
#define DMA1_HRR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415868u)
/** Alias (User Manual Name) for DMA1_HRR26 */
#define DMA1_HRR026 (DMA1_HRR26)

/** \brief 186C, DMA channel 027 resource partition assignment register */
#define DMA1_HRR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441586Cu)
/** Alias (User Manual Name) for DMA1_HRR27 */
#define DMA1_HRR027 (DMA1_HRR27)

/** \brief 1870, DMA channel 028 resource partition assignment register */
#define DMA1_HRR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415870u)
/** Alias (User Manual Name) for DMA1_HRR28 */
#define DMA1_HRR028 (DMA1_HRR28)

/** \brief 1874, DMA channel 029 resource partition assignment register */
#define DMA1_HRR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415874u)
/** Alias (User Manual Name) for DMA1_HRR29 */
#define DMA1_HRR029 (DMA1_HRR29)

/** \brief 1878, DMA channel 030 resource partition assignment register */
#define DMA1_HRR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415878u)
/** Alias (User Manual Name) for DMA1_HRR30 */
#define DMA1_HRR030 (DMA1_HRR30)

/** \brief 187C, DMA channel 031 resource partition assignment register */
#define DMA1_HRR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441587Cu)
/** Alias (User Manual Name) for DMA1_HRR31 */
#define DMA1_HRR031 (DMA1_HRR31)

/** \brief 1880, DMA channel 032 resource partition assignment register */
#define DMA1_HRR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415880u)
/** Alias (User Manual Name) for DMA1_HRR32 */
#define DMA1_HRR032 (DMA1_HRR32)

/** \brief 1884, DMA channel 033 resource partition assignment register */
#define DMA1_HRR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415884u)
/** Alias (User Manual Name) for DMA1_HRR33 */
#define DMA1_HRR033 (DMA1_HRR33)

/** \brief 1888, DMA channel 034 resource partition assignment register */
#define DMA1_HRR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415888u)
/** Alias (User Manual Name) for DMA1_HRR34 */
#define DMA1_HRR034 (DMA1_HRR34)

/** \brief 188C, DMA channel 035 resource partition assignment register */
#define DMA1_HRR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441588Cu)
/** Alias (User Manual Name) for DMA1_HRR35 */
#define DMA1_HRR035 (DMA1_HRR35)

/** \brief 1890, DMA channel 036 resource partition assignment register */
#define DMA1_HRR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415890u)
/** Alias (User Manual Name) for DMA1_HRR36 */
#define DMA1_HRR036 (DMA1_HRR36)

/** \brief 1894, DMA channel 037 resource partition assignment register */
#define DMA1_HRR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415894u)
/** Alias (User Manual Name) for DMA1_HRR37 */
#define DMA1_HRR037 (DMA1_HRR37)

/** \brief 1898, DMA channel 038 resource partition assignment register */
#define DMA1_HRR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF4415898u)
/** Alias (User Manual Name) for DMA1_HRR38 */
#define DMA1_HRR038 (DMA1_HRR38)

/** \brief 189C, DMA channel 039 resource partition assignment register */
#define DMA1_HRR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF441589Cu)
/** Alias (User Manual Name) for DMA1_HRR39 */
#define DMA1_HRR039 (DMA1_HRR39)

/** \brief 18A0, DMA channel 040 resource partition assignment register */
#define DMA1_HRR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158A0u)
/** Alias (User Manual Name) for DMA1_HRR40 */
#define DMA1_HRR040 (DMA1_HRR40)

/** \brief 18A4, DMA channel 041 resource partition assignment register */
#define DMA1_HRR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158A4u)
/** Alias (User Manual Name) for DMA1_HRR41 */
#define DMA1_HRR041 (DMA1_HRR41)

/** \brief 18A8, DMA channel 042 resource partition assignment register */
#define DMA1_HRR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158A8u)
/** Alias (User Manual Name) for DMA1_HRR42 */
#define DMA1_HRR042 (DMA1_HRR42)

/** \brief 18AC, DMA channel 043 resource partition assignment register */
#define DMA1_HRR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158ACu)
/** Alias (User Manual Name) for DMA1_HRR43 */
#define DMA1_HRR043 (DMA1_HRR43)

/** \brief 18B0, DMA channel 044 resource partition assignment register */
#define DMA1_HRR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158B0u)
/** Alias (User Manual Name) for DMA1_HRR44 */
#define DMA1_HRR044 (DMA1_HRR44)

/** \brief 18B4, DMA channel 045 resource partition assignment register */
#define DMA1_HRR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158B4u)
/** Alias (User Manual Name) for DMA1_HRR45 */
#define DMA1_HRR045 (DMA1_HRR45)

/** \brief 18B8, DMA channel 046 resource partition assignment register */
#define DMA1_HRR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158B8u)
/** Alias (User Manual Name) for DMA1_HRR46 */
#define DMA1_HRR046 (DMA1_HRR46)

/** \brief 18BC, DMA channel 047 resource partition assignment register */
#define DMA1_HRR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158BCu)
/** Alias (User Manual Name) for DMA1_HRR47 */
#define DMA1_HRR047 (DMA1_HRR47)

/** \brief 18C0, DMA channel 048 resource partition assignment register */
#define DMA1_HRR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158C0u)
/** Alias (User Manual Name) for DMA1_HRR48 */
#define DMA1_HRR048 (DMA1_HRR48)

/** \brief 18C4, DMA channel 049 resource partition assignment register */
#define DMA1_HRR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158C4u)
/** Alias (User Manual Name) for DMA1_HRR49 */
#define DMA1_HRR049 (DMA1_HRR49)

/** \brief 18C8, DMA channel 050 resource partition assignment register */
#define DMA1_HRR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158C8u)
/** Alias (User Manual Name) for DMA1_HRR50 */
#define DMA1_HRR050 (DMA1_HRR50)

/** \brief 18CC, DMA channel 051 resource partition assignment register */
#define DMA1_HRR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158CCu)
/** Alias (User Manual Name) for DMA1_HRR51 */
#define DMA1_HRR051 (DMA1_HRR51)

/** \brief 18D0, DMA channel 052 resource partition assignment register */
#define DMA1_HRR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158D0u)
/** Alias (User Manual Name) for DMA1_HRR52 */
#define DMA1_HRR052 (DMA1_HRR52)

/** \brief 18D4, DMA channel 053 resource partition assignment register */
#define DMA1_HRR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158D4u)
/** Alias (User Manual Name) for DMA1_HRR53 */
#define DMA1_HRR053 (DMA1_HRR53)

/** \brief 18D8, DMA channel 054 resource partition assignment register */
#define DMA1_HRR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158D8u)
/** Alias (User Manual Name) for DMA1_HRR54 */
#define DMA1_HRR054 (DMA1_HRR54)

/** \brief 18DC, DMA channel 055 resource partition assignment register */
#define DMA1_HRR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158DCu)
/** Alias (User Manual Name) for DMA1_HRR55 */
#define DMA1_HRR055 (DMA1_HRR55)

/** \brief 18E0, DMA channel 056 resource partition assignment register */
#define DMA1_HRR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158E0u)
/** Alias (User Manual Name) for DMA1_HRR56 */
#define DMA1_HRR056 (DMA1_HRR56)

/** \brief 18E4, DMA channel 057 resource partition assignment register */
#define DMA1_HRR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158E4u)
/** Alias (User Manual Name) for DMA1_HRR57 */
#define DMA1_HRR057 (DMA1_HRR57)

/** \brief 18E8, DMA channel 058 resource partition assignment register */
#define DMA1_HRR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158E8u)
/** Alias (User Manual Name) for DMA1_HRR58 */
#define DMA1_HRR058 (DMA1_HRR58)

/** \brief 18EC, DMA channel 059 resource partition assignment register */
#define DMA1_HRR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158ECu)
/** Alias (User Manual Name) for DMA1_HRR59 */
#define DMA1_HRR059 (DMA1_HRR59)

/** \brief 18F0, DMA channel 060 resource partition assignment register */
#define DMA1_HRR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158F0u)
/** Alias (User Manual Name) for DMA1_HRR60 */
#define DMA1_HRR060 (DMA1_HRR60)

/** \brief 18F4, DMA channel 061 resource partition assignment register */
#define DMA1_HRR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158F4u)
/** Alias (User Manual Name) for DMA1_HRR61 */
#define DMA1_HRR061 (DMA1_HRR61)

/** \brief 18F8, DMA channel 062 resource partition assignment register */
#define DMA1_HRR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158F8u)
/** Alias (User Manual Name) for DMA1_HRR62 */
#define DMA1_HRR062 (DMA1_HRR62)

/** \brief 18FC, DMA channel 063 resource partition assignment register */
#define DMA1_HRR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_HRR*)0xF44158FCu)
/** Alias (User Manual Name) for DMA1_HRR63 */
#define DMA1_HRR063 (DMA1_HRR63)

/** \brief 1A00, DMA channel 000 suspend enable register */
#define DMA1_SUSENR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A00u)
/** Alias (User Manual Name) for DMA1_SUSENR0 */
#define DMA1_SUSENR000 (DMA1_SUSENR0)

/** \brief 1A04, DMA channel 001 suspend enable register */
#define DMA1_SUSENR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A04u)
/** Alias (User Manual Name) for DMA1_SUSENR1 */
#define DMA1_SUSENR001 (DMA1_SUSENR1)

/** \brief 1A08, DMA channel 002 suspend enable register */
#define DMA1_SUSENR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A08u)
/** Alias (User Manual Name) for DMA1_SUSENR2 */
#define DMA1_SUSENR002 (DMA1_SUSENR2)

/** \brief 1A0C, DMA channel 003 suspend enable register */
#define DMA1_SUSENR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A0Cu)
/** Alias (User Manual Name) for DMA1_SUSENR3 */
#define DMA1_SUSENR003 (DMA1_SUSENR3)

/** \brief 1A10, DMA channel 004 suspend enable register */
#define DMA1_SUSENR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A10u)
/** Alias (User Manual Name) for DMA1_SUSENR4 */
#define DMA1_SUSENR004 (DMA1_SUSENR4)

/** \brief 1A14, DMA channel 005 suspend enable register */
#define DMA1_SUSENR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A14u)
/** Alias (User Manual Name) for DMA1_SUSENR5 */
#define DMA1_SUSENR005 (DMA1_SUSENR5)

/** \brief 1A18, DMA channel 006 suspend enable register */
#define DMA1_SUSENR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A18u)
/** Alias (User Manual Name) for DMA1_SUSENR6 */
#define DMA1_SUSENR006 (DMA1_SUSENR6)

/** \brief 1A1C, DMA channel 007 suspend enable register */
#define DMA1_SUSENR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A1Cu)
/** Alias (User Manual Name) for DMA1_SUSENR7 */
#define DMA1_SUSENR007 (DMA1_SUSENR7)

/** \brief 1A20, DMA channel 008 suspend enable register */
#define DMA1_SUSENR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A20u)
/** Alias (User Manual Name) for DMA1_SUSENR8 */
#define DMA1_SUSENR008 (DMA1_SUSENR8)

/** \brief 1A24, DMA channel 009 suspend enable register */
#define DMA1_SUSENR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A24u)
/** Alias (User Manual Name) for DMA1_SUSENR9 */
#define DMA1_SUSENR009 (DMA1_SUSENR9)

/** \brief 1A28, DMA channel 010 suspend enable register */
#define DMA1_SUSENR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A28u)
/** Alias (User Manual Name) for DMA1_SUSENR10 */
#define DMA1_SUSENR010 (DMA1_SUSENR10)

/** \brief 1A2C, DMA channel 011 suspend enable register */
#define DMA1_SUSENR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A2Cu)
/** Alias (User Manual Name) for DMA1_SUSENR11 */
#define DMA1_SUSENR011 (DMA1_SUSENR11)

/** \brief 1A30, DMA channel 012 suspend enable register */
#define DMA1_SUSENR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A30u)
/** Alias (User Manual Name) for DMA1_SUSENR12 */
#define DMA1_SUSENR012 (DMA1_SUSENR12)

/** \brief 1A34, DMA channel 013 suspend enable register */
#define DMA1_SUSENR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A34u)
/** Alias (User Manual Name) for DMA1_SUSENR13 */
#define DMA1_SUSENR013 (DMA1_SUSENR13)

/** \brief 1A38, DMA channel 014 suspend enable register */
#define DMA1_SUSENR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A38u)
/** Alias (User Manual Name) for DMA1_SUSENR14 */
#define DMA1_SUSENR014 (DMA1_SUSENR14)

/** \brief 1A3C, DMA channel 015 suspend enable register */
#define DMA1_SUSENR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A3Cu)
/** Alias (User Manual Name) for DMA1_SUSENR15 */
#define DMA1_SUSENR015 (DMA1_SUSENR15)

/** \brief 1A40, DMA channel 016 suspend enable register */
#define DMA1_SUSENR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A40u)
/** Alias (User Manual Name) for DMA1_SUSENR16 */
#define DMA1_SUSENR016 (DMA1_SUSENR16)

/** \brief 1A44, DMA channel 017 suspend enable register */
#define DMA1_SUSENR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A44u)
/** Alias (User Manual Name) for DMA1_SUSENR17 */
#define DMA1_SUSENR017 (DMA1_SUSENR17)

/** \brief 1A48, DMA channel 018 suspend enable register */
#define DMA1_SUSENR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A48u)
/** Alias (User Manual Name) for DMA1_SUSENR18 */
#define DMA1_SUSENR018 (DMA1_SUSENR18)

/** \brief 1A4C, DMA channel 019 suspend enable register */
#define DMA1_SUSENR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A4Cu)
/** Alias (User Manual Name) for DMA1_SUSENR19 */
#define DMA1_SUSENR019 (DMA1_SUSENR19)

/** \brief 1A50, DMA channel 020 suspend enable register */
#define DMA1_SUSENR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A50u)
/** Alias (User Manual Name) for DMA1_SUSENR20 */
#define DMA1_SUSENR020 (DMA1_SUSENR20)

/** \brief 1A54, DMA channel 021 suspend enable register */
#define DMA1_SUSENR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A54u)
/** Alias (User Manual Name) for DMA1_SUSENR21 */
#define DMA1_SUSENR021 (DMA1_SUSENR21)

/** \brief 1A58, DMA channel 022 suspend enable register */
#define DMA1_SUSENR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A58u)
/** Alias (User Manual Name) for DMA1_SUSENR22 */
#define DMA1_SUSENR022 (DMA1_SUSENR22)

/** \brief 1A5C, DMA channel 023 suspend enable register */
#define DMA1_SUSENR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A5Cu)
/** Alias (User Manual Name) for DMA1_SUSENR23 */
#define DMA1_SUSENR023 (DMA1_SUSENR23)

/** \brief 1A60, DMA channel 024 suspend enable register */
#define DMA1_SUSENR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A60u)
/** Alias (User Manual Name) for DMA1_SUSENR24 */
#define DMA1_SUSENR024 (DMA1_SUSENR24)

/** \brief 1A64, DMA channel 025 suspend enable register */
#define DMA1_SUSENR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A64u)
/** Alias (User Manual Name) for DMA1_SUSENR25 */
#define DMA1_SUSENR025 (DMA1_SUSENR25)

/** \brief 1A68, DMA channel 026 suspend enable register */
#define DMA1_SUSENR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A68u)
/** Alias (User Manual Name) for DMA1_SUSENR26 */
#define DMA1_SUSENR026 (DMA1_SUSENR26)

/** \brief 1A6C, DMA channel 027 suspend enable register */
#define DMA1_SUSENR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A6Cu)
/** Alias (User Manual Name) for DMA1_SUSENR27 */
#define DMA1_SUSENR027 (DMA1_SUSENR27)

/** \brief 1A70, DMA channel 028 suspend enable register */
#define DMA1_SUSENR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A70u)
/** Alias (User Manual Name) for DMA1_SUSENR28 */
#define DMA1_SUSENR028 (DMA1_SUSENR28)

/** \brief 1A74, DMA channel 029 suspend enable register */
#define DMA1_SUSENR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A74u)
/** Alias (User Manual Name) for DMA1_SUSENR29 */
#define DMA1_SUSENR029 (DMA1_SUSENR29)

/** \brief 1A78, DMA channel 030 suspend enable register */
#define DMA1_SUSENR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A78u)
/** Alias (User Manual Name) for DMA1_SUSENR30 */
#define DMA1_SUSENR030 (DMA1_SUSENR30)

/** \brief 1A7C, DMA channel 031 suspend enable register */
#define DMA1_SUSENR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A7Cu)
/** Alias (User Manual Name) for DMA1_SUSENR31 */
#define DMA1_SUSENR031 (DMA1_SUSENR31)

/** \brief 1A80, DMA channel 032 suspend enable register */
#define DMA1_SUSENR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A80u)
/** Alias (User Manual Name) for DMA1_SUSENR32 */
#define DMA1_SUSENR032 (DMA1_SUSENR32)

/** \brief 1A84, DMA channel 033 suspend enable register */
#define DMA1_SUSENR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A84u)
/** Alias (User Manual Name) for DMA1_SUSENR33 */
#define DMA1_SUSENR033 (DMA1_SUSENR33)

/** \brief 1A88, DMA channel 034 suspend enable register */
#define DMA1_SUSENR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A88u)
/** Alias (User Manual Name) for DMA1_SUSENR34 */
#define DMA1_SUSENR034 (DMA1_SUSENR34)

/** \brief 1A8C, DMA channel 035 suspend enable register */
#define DMA1_SUSENR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A8Cu)
/** Alias (User Manual Name) for DMA1_SUSENR35 */
#define DMA1_SUSENR035 (DMA1_SUSENR35)

/** \brief 1A90, DMA channel 036 suspend enable register */
#define DMA1_SUSENR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A90u)
/** Alias (User Manual Name) for DMA1_SUSENR36 */
#define DMA1_SUSENR036 (DMA1_SUSENR36)

/** \brief 1A94, DMA channel 037 suspend enable register */
#define DMA1_SUSENR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A94u)
/** Alias (User Manual Name) for DMA1_SUSENR37 */
#define DMA1_SUSENR037 (DMA1_SUSENR37)

/** \brief 1A98, DMA channel 038 suspend enable register */
#define DMA1_SUSENR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A98u)
/** Alias (User Manual Name) for DMA1_SUSENR38 */
#define DMA1_SUSENR038 (DMA1_SUSENR38)

/** \brief 1A9C, DMA channel 039 suspend enable register */
#define DMA1_SUSENR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415A9Cu)
/** Alias (User Manual Name) for DMA1_SUSENR39 */
#define DMA1_SUSENR039 (DMA1_SUSENR39)

/** \brief 1AA0, DMA channel 040 suspend enable register */
#define DMA1_SUSENR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AA0u)
/** Alias (User Manual Name) for DMA1_SUSENR40 */
#define DMA1_SUSENR040 (DMA1_SUSENR40)

/** \brief 1AA4, DMA channel 041 suspend enable register */
#define DMA1_SUSENR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AA4u)
/** Alias (User Manual Name) for DMA1_SUSENR41 */
#define DMA1_SUSENR041 (DMA1_SUSENR41)

/** \brief 1AA8, DMA channel 042 suspend enable register */
#define DMA1_SUSENR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AA8u)
/** Alias (User Manual Name) for DMA1_SUSENR42 */
#define DMA1_SUSENR042 (DMA1_SUSENR42)

/** \brief 1AAC, DMA channel 043 suspend enable register */
#define DMA1_SUSENR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AACu)
/** Alias (User Manual Name) for DMA1_SUSENR43 */
#define DMA1_SUSENR043 (DMA1_SUSENR43)

/** \brief 1AB0, DMA channel 044 suspend enable register */
#define DMA1_SUSENR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AB0u)
/** Alias (User Manual Name) for DMA1_SUSENR44 */
#define DMA1_SUSENR044 (DMA1_SUSENR44)

/** \brief 1AB4, DMA channel 045 suspend enable register */
#define DMA1_SUSENR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AB4u)
/** Alias (User Manual Name) for DMA1_SUSENR45 */
#define DMA1_SUSENR045 (DMA1_SUSENR45)

/** \brief 1AB8, DMA channel 046 suspend enable register */
#define DMA1_SUSENR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AB8u)
/** Alias (User Manual Name) for DMA1_SUSENR46 */
#define DMA1_SUSENR046 (DMA1_SUSENR46)

/** \brief 1ABC, DMA channel 047 suspend enable register */
#define DMA1_SUSENR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415ABCu)
/** Alias (User Manual Name) for DMA1_SUSENR47 */
#define DMA1_SUSENR047 (DMA1_SUSENR47)

/** \brief 1AC0, DMA channel 048 suspend enable register */
#define DMA1_SUSENR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AC0u)
/** Alias (User Manual Name) for DMA1_SUSENR48 */
#define DMA1_SUSENR048 (DMA1_SUSENR48)

/** \brief 1AC4, DMA channel 049 suspend enable register */
#define DMA1_SUSENR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AC4u)
/** Alias (User Manual Name) for DMA1_SUSENR49 */
#define DMA1_SUSENR049 (DMA1_SUSENR49)

/** \brief 1AC8, DMA channel 050 suspend enable register */
#define DMA1_SUSENR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AC8u)
/** Alias (User Manual Name) for DMA1_SUSENR50 */
#define DMA1_SUSENR050 (DMA1_SUSENR50)

/** \brief 1ACC, DMA channel 051 suspend enable register */
#define DMA1_SUSENR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415ACCu)
/** Alias (User Manual Name) for DMA1_SUSENR51 */
#define DMA1_SUSENR051 (DMA1_SUSENR51)

/** \brief 1AD0, DMA channel 052 suspend enable register */
#define DMA1_SUSENR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AD0u)
/** Alias (User Manual Name) for DMA1_SUSENR52 */
#define DMA1_SUSENR052 (DMA1_SUSENR52)

/** \brief 1AD4, DMA channel 053 suspend enable register */
#define DMA1_SUSENR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AD4u)
/** Alias (User Manual Name) for DMA1_SUSENR53 */
#define DMA1_SUSENR053 (DMA1_SUSENR53)

/** \brief 1AD8, DMA channel 054 suspend enable register */
#define DMA1_SUSENR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AD8u)
/** Alias (User Manual Name) for DMA1_SUSENR54 */
#define DMA1_SUSENR054 (DMA1_SUSENR54)

/** \brief 1ADC, DMA channel 055 suspend enable register */
#define DMA1_SUSENR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415ADCu)
/** Alias (User Manual Name) for DMA1_SUSENR55 */
#define DMA1_SUSENR055 (DMA1_SUSENR55)

/** \brief 1AE0, DMA channel 056 suspend enable register */
#define DMA1_SUSENR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AE0u)
/** Alias (User Manual Name) for DMA1_SUSENR56 */
#define DMA1_SUSENR056 (DMA1_SUSENR56)

/** \brief 1AE4, DMA channel 057 suspend enable register */
#define DMA1_SUSENR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AE4u)
/** Alias (User Manual Name) for DMA1_SUSENR57 */
#define DMA1_SUSENR057 (DMA1_SUSENR57)

/** \brief 1AE8, DMA channel 058 suspend enable register */
#define DMA1_SUSENR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AE8u)
/** Alias (User Manual Name) for DMA1_SUSENR58 */
#define DMA1_SUSENR058 (DMA1_SUSENR58)

/** \brief 1AEC, DMA channel 059 suspend enable register */
#define DMA1_SUSENR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AECu)
/** Alias (User Manual Name) for DMA1_SUSENR59 */
#define DMA1_SUSENR059 (DMA1_SUSENR59)

/** \brief 1AF0, DMA channel 060 suspend enable register */
#define DMA1_SUSENR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AF0u)
/** Alias (User Manual Name) for DMA1_SUSENR60 */
#define DMA1_SUSENR060 (DMA1_SUSENR60)

/** \brief 1AF4, DMA channel 061 suspend enable register */
#define DMA1_SUSENR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AF4u)
/** Alias (User Manual Name) for DMA1_SUSENR61 */
#define DMA1_SUSENR061 (DMA1_SUSENR61)

/** \brief 1AF8, DMA channel 062 suspend enable register */
#define DMA1_SUSENR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AF8u)
/** Alias (User Manual Name) for DMA1_SUSENR62 */
#define DMA1_SUSENR062 (DMA1_SUSENR62)

/** \brief 1AFC, DMA channel 063 suspend enable register */
#define DMA1_SUSENR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSENR*)0xF4415AFCu)
/** Alias (User Manual Name) for DMA1_SUSENR63 */
#define DMA1_SUSENR063 (DMA1_SUSENR63)

/** \brief 1C00, DMA channel 000 suspend acknowledge register */
#define DMA1_SUSACR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C00u)
/** Alias (User Manual Name) for DMA1_SUSACR0 */
#define DMA1_SUSACR000 (DMA1_SUSACR0)

/** \brief 1C04, DMA channel 001 suspend acknowledge register */
#define DMA1_SUSACR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C04u)
/** Alias (User Manual Name) for DMA1_SUSACR1 */
#define DMA1_SUSACR001 (DMA1_SUSACR1)

/** \brief 1C08, DMA channel 002 suspend acknowledge register */
#define DMA1_SUSACR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C08u)
/** Alias (User Manual Name) for DMA1_SUSACR2 */
#define DMA1_SUSACR002 (DMA1_SUSACR2)

/** \brief 1C0C, DMA channel 003 suspend acknowledge register */
#define DMA1_SUSACR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C0Cu)
/** Alias (User Manual Name) for DMA1_SUSACR3 */
#define DMA1_SUSACR003 (DMA1_SUSACR3)

/** \brief 1C10, DMA channel 004 suspend acknowledge register */
#define DMA1_SUSACR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C10u)
/** Alias (User Manual Name) for DMA1_SUSACR4 */
#define DMA1_SUSACR004 (DMA1_SUSACR4)

/** \brief 1C14, DMA channel 005 suspend acknowledge register */
#define DMA1_SUSACR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C14u)
/** Alias (User Manual Name) for DMA1_SUSACR5 */
#define DMA1_SUSACR005 (DMA1_SUSACR5)

/** \brief 1C18, DMA channel 006 suspend acknowledge register */
#define DMA1_SUSACR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C18u)
/** Alias (User Manual Name) for DMA1_SUSACR6 */
#define DMA1_SUSACR006 (DMA1_SUSACR6)

/** \brief 1C1C, DMA channel 007 suspend acknowledge register */
#define DMA1_SUSACR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C1Cu)
/** Alias (User Manual Name) for DMA1_SUSACR7 */
#define DMA1_SUSACR007 (DMA1_SUSACR7)

/** \brief 1C20, DMA channel 008 suspend acknowledge register */
#define DMA1_SUSACR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C20u)
/** Alias (User Manual Name) for DMA1_SUSACR8 */
#define DMA1_SUSACR008 (DMA1_SUSACR8)

/** \brief 1C24, DMA channel 009 suspend acknowledge register */
#define DMA1_SUSACR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C24u)
/** Alias (User Manual Name) for DMA1_SUSACR9 */
#define DMA1_SUSACR009 (DMA1_SUSACR9)

/** \brief 1C28, DMA channel 010 suspend acknowledge register */
#define DMA1_SUSACR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C28u)
/** Alias (User Manual Name) for DMA1_SUSACR10 */
#define DMA1_SUSACR010 (DMA1_SUSACR10)

/** \brief 1C2C, DMA channel 011 suspend acknowledge register */
#define DMA1_SUSACR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C2Cu)
/** Alias (User Manual Name) for DMA1_SUSACR11 */
#define DMA1_SUSACR011 (DMA1_SUSACR11)

/** \brief 1C30, DMA channel 012 suspend acknowledge register */
#define DMA1_SUSACR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C30u)
/** Alias (User Manual Name) for DMA1_SUSACR12 */
#define DMA1_SUSACR012 (DMA1_SUSACR12)

/** \brief 1C34, DMA channel 013 suspend acknowledge register */
#define DMA1_SUSACR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C34u)
/** Alias (User Manual Name) for DMA1_SUSACR13 */
#define DMA1_SUSACR013 (DMA1_SUSACR13)

/** \brief 1C38, DMA channel 014 suspend acknowledge register */
#define DMA1_SUSACR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C38u)
/** Alias (User Manual Name) for DMA1_SUSACR14 */
#define DMA1_SUSACR014 (DMA1_SUSACR14)

/** \brief 1C3C, DMA channel 015 suspend acknowledge register */
#define DMA1_SUSACR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C3Cu)
/** Alias (User Manual Name) for DMA1_SUSACR15 */
#define DMA1_SUSACR015 (DMA1_SUSACR15)

/** \brief 1C40, DMA channel 016 suspend acknowledge register */
#define DMA1_SUSACR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C40u)
/** Alias (User Manual Name) for DMA1_SUSACR16 */
#define DMA1_SUSACR016 (DMA1_SUSACR16)

/** \brief 1C44, DMA channel 017 suspend acknowledge register */
#define DMA1_SUSACR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C44u)
/** Alias (User Manual Name) for DMA1_SUSACR17 */
#define DMA1_SUSACR017 (DMA1_SUSACR17)

/** \brief 1C48, DMA channel 018 suspend acknowledge register */
#define DMA1_SUSACR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C48u)
/** Alias (User Manual Name) for DMA1_SUSACR18 */
#define DMA1_SUSACR018 (DMA1_SUSACR18)

/** \brief 1C4C, DMA channel 019 suspend acknowledge register */
#define DMA1_SUSACR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C4Cu)
/** Alias (User Manual Name) for DMA1_SUSACR19 */
#define DMA1_SUSACR019 (DMA1_SUSACR19)

/** \brief 1C50, DMA channel 020 suspend acknowledge register */
#define DMA1_SUSACR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C50u)
/** Alias (User Manual Name) for DMA1_SUSACR20 */
#define DMA1_SUSACR020 (DMA1_SUSACR20)

/** \brief 1C54, DMA channel 021 suspend acknowledge register */
#define DMA1_SUSACR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C54u)
/** Alias (User Manual Name) for DMA1_SUSACR21 */
#define DMA1_SUSACR021 (DMA1_SUSACR21)

/** \brief 1C58, DMA channel 022 suspend acknowledge register */
#define DMA1_SUSACR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C58u)
/** Alias (User Manual Name) for DMA1_SUSACR22 */
#define DMA1_SUSACR022 (DMA1_SUSACR22)

/** \brief 1C5C, DMA channel 023 suspend acknowledge register */
#define DMA1_SUSACR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C5Cu)
/** Alias (User Manual Name) for DMA1_SUSACR23 */
#define DMA1_SUSACR023 (DMA1_SUSACR23)

/** \brief 1C60, DMA channel 024 suspend acknowledge register */
#define DMA1_SUSACR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C60u)
/** Alias (User Manual Name) for DMA1_SUSACR24 */
#define DMA1_SUSACR024 (DMA1_SUSACR24)

/** \brief 1C64, DMA channel 025 suspend acknowledge register */
#define DMA1_SUSACR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C64u)
/** Alias (User Manual Name) for DMA1_SUSACR25 */
#define DMA1_SUSACR025 (DMA1_SUSACR25)

/** \brief 1C68, DMA channel 026 suspend acknowledge register */
#define DMA1_SUSACR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C68u)
/** Alias (User Manual Name) for DMA1_SUSACR26 */
#define DMA1_SUSACR026 (DMA1_SUSACR26)

/** \brief 1C6C, DMA channel 027 suspend acknowledge register */
#define DMA1_SUSACR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C6Cu)
/** Alias (User Manual Name) for DMA1_SUSACR27 */
#define DMA1_SUSACR027 (DMA1_SUSACR27)

/** \brief 1C70, DMA channel 028 suspend acknowledge register */
#define DMA1_SUSACR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C70u)
/** Alias (User Manual Name) for DMA1_SUSACR28 */
#define DMA1_SUSACR028 (DMA1_SUSACR28)

/** \brief 1C74, DMA channel 029 suspend acknowledge register */
#define DMA1_SUSACR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C74u)
/** Alias (User Manual Name) for DMA1_SUSACR29 */
#define DMA1_SUSACR029 (DMA1_SUSACR29)

/** \brief 1C78, DMA channel 030 suspend acknowledge register */
#define DMA1_SUSACR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C78u)
/** Alias (User Manual Name) for DMA1_SUSACR30 */
#define DMA1_SUSACR030 (DMA1_SUSACR30)

/** \brief 1C7C, DMA channel 031 suspend acknowledge register */
#define DMA1_SUSACR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C7Cu)
/** Alias (User Manual Name) for DMA1_SUSACR31 */
#define DMA1_SUSACR031 (DMA1_SUSACR31)

/** \brief 1C80, DMA channel 032 suspend acknowledge register */
#define DMA1_SUSACR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C80u)
/** Alias (User Manual Name) for DMA1_SUSACR32 */
#define DMA1_SUSACR032 (DMA1_SUSACR32)

/** \brief 1C84, DMA channel 033 suspend acknowledge register */
#define DMA1_SUSACR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C84u)
/** Alias (User Manual Name) for DMA1_SUSACR33 */
#define DMA1_SUSACR033 (DMA1_SUSACR33)

/** \brief 1C88, DMA channel 034 suspend acknowledge register */
#define DMA1_SUSACR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C88u)
/** Alias (User Manual Name) for DMA1_SUSACR34 */
#define DMA1_SUSACR034 (DMA1_SUSACR34)

/** \brief 1C8C, DMA channel 035 suspend acknowledge register */
#define DMA1_SUSACR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C8Cu)
/** Alias (User Manual Name) for DMA1_SUSACR35 */
#define DMA1_SUSACR035 (DMA1_SUSACR35)

/** \brief 1C90, DMA channel 036 suspend acknowledge register */
#define DMA1_SUSACR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C90u)
/** Alias (User Manual Name) for DMA1_SUSACR36 */
#define DMA1_SUSACR036 (DMA1_SUSACR36)

/** \brief 1C94, DMA channel 037 suspend acknowledge register */
#define DMA1_SUSACR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C94u)
/** Alias (User Manual Name) for DMA1_SUSACR37 */
#define DMA1_SUSACR037 (DMA1_SUSACR37)

/** \brief 1C98, DMA channel 038 suspend acknowledge register */
#define DMA1_SUSACR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C98u)
/** Alias (User Manual Name) for DMA1_SUSACR38 */
#define DMA1_SUSACR038 (DMA1_SUSACR38)

/** \brief 1C9C, DMA channel 039 suspend acknowledge register */
#define DMA1_SUSACR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415C9Cu)
/** Alias (User Manual Name) for DMA1_SUSACR39 */
#define DMA1_SUSACR039 (DMA1_SUSACR39)

/** \brief 1CA0, DMA channel 040 suspend acknowledge register */
#define DMA1_SUSACR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CA0u)
/** Alias (User Manual Name) for DMA1_SUSACR40 */
#define DMA1_SUSACR040 (DMA1_SUSACR40)

/** \brief 1CA4, DMA channel 041 suspend acknowledge register */
#define DMA1_SUSACR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CA4u)
/** Alias (User Manual Name) for DMA1_SUSACR41 */
#define DMA1_SUSACR041 (DMA1_SUSACR41)

/** \brief 1CA8, DMA channel 042 suspend acknowledge register */
#define DMA1_SUSACR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CA8u)
/** Alias (User Manual Name) for DMA1_SUSACR42 */
#define DMA1_SUSACR042 (DMA1_SUSACR42)

/** \brief 1CAC, DMA channel 043 suspend acknowledge register */
#define DMA1_SUSACR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CACu)
/** Alias (User Manual Name) for DMA1_SUSACR43 */
#define DMA1_SUSACR043 (DMA1_SUSACR43)

/** \brief 1CB0, DMA channel 044 suspend acknowledge register */
#define DMA1_SUSACR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CB0u)
/** Alias (User Manual Name) for DMA1_SUSACR44 */
#define DMA1_SUSACR044 (DMA1_SUSACR44)

/** \brief 1CB4, DMA channel 045 suspend acknowledge register */
#define DMA1_SUSACR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CB4u)
/** Alias (User Manual Name) for DMA1_SUSACR45 */
#define DMA1_SUSACR045 (DMA1_SUSACR45)

/** \brief 1CB8, DMA channel 046 suspend acknowledge register */
#define DMA1_SUSACR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CB8u)
/** Alias (User Manual Name) for DMA1_SUSACR46 */
#define DMA1_SUSACR046 (DMA1_SUSACR46)

/** \brief 1CBC, DMA channel 047 suspend acknowledge register */
#define DMA1_SUSACR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CBCu)
/** Alias (User Manual Name) for DMA1_SUSACR47 */
#define DMA1_SUSACR047 (DMA1_SUSACR47)

/** \brief 1CC0, DMA channel 048 suspend acknowledge register */
#define DMA1_SUSACR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CC0u)
/** Alias (User Manual Name) for DMA1_SUSACR48 */
#define DMA1_SUSACR048 (DMA1_SUSACR48)

/** \brief 1CC4, DMA channel 049 suspend acknowledge register */
#define DMA1_SUSACR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CC4u)
/** Alias (User Manual Name) for DMA1_SUSACR49 */
#define DMA1_SUSACR049 (DMA1_SUSACR49)

/** \brief 1CC8, DMA channel 050 suspend acknowledge register */
#define DMA1_SUSACR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CC8u)
/** Alias (User Manual Name) for DMA1_SUSACR50 */
#define DMA1_SUSACR050 (DMA1_SUSACR50)

/** \brief 1CCC, DMA channel 051 suspend acknowledge register */
#define DMA1_SUSACR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CCCu)
/** Alias (User Manual Name) for DMA1_SUSACR51 */
#define DMA1_SUSACR051 (DMA1_SUSACR51)

/** \brief 1CD0, DMA channel 052 suspend acknowledge register */
#define DMA1_SUSACR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CD0u)
/** Alias (User Manual Name) for DMA1_SUSACR52 */
#define DMA1_SUSACR052 (DMA1_SUSACR52)

/** \brief 1CD4, DMA channel 053 suspend acknowledge register */
#define DMA1_SUSACR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CD4u)
/** Alias (User Manual Name) for DMA1_SUSACR53 */
#define DMA1_SUSACR053 (DMA1_SUSACR53)

/** \brief 1CD8, DMA channel 054 suspend acknowledge register */
#define DMA1_SUSACR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CD8u)
/** Alias (User Manual Name) for DMA1_SUSACR54 */
#define DMA1_SUSACR054 (DMA1_SUSACR54)

/** \brief 1CDC, DMA channel 055 suspend acknowledge register */
#define DMA1_SUSACR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CDCu)
/** Alias (User Manual Name) for DMA1_SUSACR55 */
#define DMA1_SUSACR055 (DMA1_SUSACR55)

/** \brief 1CE0, DMA channel 056 suspend acknowledge register */
#define DMA1_SUSACR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CE0u)
/** Alias (User Manual Name) for DMA1_SUSACR56 */
#define DMA1_SUSACR056 (DMA1_SUSACR56)

/** \brief 1CE4, DMA channel 057 suspend acknowledge register */
#define DMA1_SUSACR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CE4u)
/** Alias (User Manual Name) for DMA1_SUSACR57 */
#define DMA1_SUSACR057 (DMA1_SUSACR57)

/** \brief 1CE8, DMA channel 058 suspend acknowledge register */
#define DMA1_SUSACR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CE8u)
/** Alias (User Manual Name) for DMA1_SUSACR58 */
#define DMA1_SUSACR058 (DMA1_SUSACR58)

/** \brief 1CEC, DMA channel 059 suspend acknowledge register */
#define DMA1_SUSACR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CECu)
/** Alias (User Manual Name) for DMA1_SUSACR59 */
#define DMA1_SUSACR059 (DMA1_SUSACR59)

/** \brief 1CF0, DMA channel 060 suspend acknowledge register */
#define DMA1_SUSACR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CF0u)
/** Alias (User Manual Name) for DMA1_SUSACR60 */
#define DMA1_SUSACR060 (DMA1_SUSACR60)

/** \brief 1CF4, DMA channel 061 suspend acknowledge register */
#define DMA1_SUSACR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CF4u)
/** Alias (User Manual Name) for DMA1_SUSACR61 */
#define DMA1_SUSACR061 (DMA1_SUSACR61)

/** \brief 1CF8, DMA channel 062 suspend acknowledge register */
#define DMA1_SUSACR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CF8u)
/** Alias (User Manual Name) for DMA1_SUSACR62 */
#define DMA1_SUSACR062 (DMA1_SUSACR62)

/** \brief 1CFC, DMA channel 063 suspend acknowledge register */
#define DMA1_SUSACR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_SUSACR*)0xF4415CFCu)
/** Alias (User Manual Name) for DMA1_SUSACR63 */
#define DMA1_SUSACR063 (DMA1_SUSACR63)

/** \brief 1E00, DMA channel 000 transaction state register */
#define DMA1_TSR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E00u)
/** Alias (User Manual Name) for DMA1_TSR0 */
#define DMA1_TSR000 (DMA1_TSR0)

/** \brief 1E04, DMA channel 001 transaction state register */
#define DMA1_TSR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E04u)
/** Alias (User Manual Name) for DMA1_TSR1 */
#define DMA1_TSR001 (DMA1_TSR1)

/** \brief 1E08, DMA channel 002 transaction state register */
#define DMA1_TSR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E08u)
/** Alias (User Manual Name) for DMA1_TSR2 */
#define DMA1_TSR002 (DMA1_TSR2)

/** \brief 1E0C, DMA channel 003 transaction state register */
#define DMA1_TSR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E0Cu)
/** Alias (User Manual Name) for DMA1_TSR3 */
#define DMA1_TSR003 (DMA1_TSR3)

/** \brief 1E10, DMA channel 004 transaction state register */
#define DMA1_TSR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E10u)
/** Alias (User Manual Name) for DMA1_TSR4 */
#define DMA1_TSR004 (DMA1_TSR4)

/** \brief 1E14, DMA channel 005 transaction state register */
#define DMA1_TSR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E14u)
/** Alias (User Manual Name) for DMA1_TSR5 */
#define DMA1_TSR005 (DMA1_TSR5)

/** \brief 1E18, DMA channel 006 transaction state register */
#define DMA1_TSR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E18u)
/** Alias (User Manual Name) for DMA1_TSR6 */
#define DMA1_TSR006 (DMA1_TSR6)

/** \brief 1E1C, DMA channel 007 transaction state register */
#define DMA1_TSR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E1Cu)
/** Alias (User Manual Name) for DMA1_TSR7 */
#define DMA1_TSR007 (DMA1_TSR7)

/** \brief 1E20, DMA channel 008 transaction state register */
#define DMA1_TSR8 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E20u)
/** Alias (User Manual Name) for DMA1_TSR8 */
#define DMA1_TSR008 (DMA1_TSR8)

/** \brief 1E24, DMA channel 009 transaction state register */
#define DMA1_TSR9 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E24u)
/** Alias (User Manual Name) for DMA1_TSR9 */
#define DMA1_TSR009 (DMA1_TSR9)

/** \brief 1E28, DMA channel 010 transaction state register */
#define DMA1_TSR10 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E28u)
/** Alias (User Manual Name) for DMA1_TSR10 */
#define DMA1_TSR010 (DMA1_TSR10)

/** \brief 1E2C, DMA channel 011 transaction state register */
#define DMA1_TSR11 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E2Cu)
/** Alias (User Manual Name) for DMA1_TSR11 */
#define DMA1_TSR011 (DMA1_TSR11)

/** \brief 1E30, DMA channel 012 transaction state register */
#define DMA1_TSR12 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E30u)
/** Alias (User Manual Name) for DMA1_TSR12 */
#define DMA1_TSR012 (DMA1_TSR12)

/** \brief 1E34, DMA channel 013 transaction state register */
#define DMA1_TSR13 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E34u)
/** Alias (User Manual Name) for DMA1_TSR13 */
#define DMA1_TSR013 (DMA1_TSR13)

/** \brief 1E38, DMA channel 014 transaction state register */
#define DMA1_TSR14 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E38u)
/** Alias (User Manual Name) for DMA1_TSR14 */
#define DMA1_TSR014 (DMA1_TSR14)

/** \brief 1E3C, DMA channel 015 transaction state register */
#define DMA1_TSR15 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E3Cu)
/** Alias (User Manual Name) for DMA1_TSR15 */
#define DMA1_TSR015 (DMA1_TSR15)

/** \brief 1E40, DMA channel 016 transaction state register */
#define DMA1_TSR16 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E40u)
/** Alias (User Manual Name) for DMA1_TSR16 */
#define DMA1_TSR016 (DMA1_TSR16)

/** \brief 1E44, DMA channel 017 transaction state register */
#define DMA1_TSR17 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E44u)
/** Alias (User Manual Name) for DMA1_TSR17 */
#define DMA1_TSR017 (DMA1_TSR17)

/** \brief 1E48, DMA channel 018 transaction state register */
#define DMA1_TSR18 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E48u)
/** Alias (User Manual Name) for DMA1_TSR18 */
#define DMA1_TSR018 (DMA1_TSR18)

/** \brief 1E4C, DMA channel 019 transaction state register */
#define DMA1_TSR19 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E4Cu)
/** Alias (User Manual Name) for DMA1_TSR19 */
#define DMA1_TSR019 (DMA1_TSR19)

/** \brief 1E50, DMA channel 020 transaction state register */
#define DMA1_TSR20 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E50u)
/** Alias (User Manual Name) for DMA1_TSR20 */
#define DMA1_TSR020 (DMA1_TSR20)

/** \brief 1E54, DMA channel 021 transaction state register */
#define DMA1_TSR21 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E54u)
/** Alias (User Manual Name) for DMA1_TSR21 */
#define DMA1_TSR021 (DMA1_TSR21)

/** \brief 1E58, DMA channel 022 transaction state register */
#define DMA1_TSR22 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E58u)
/** Alias (User Manual Name) for DMA1_TSR22 */
#define DMA1_TSR022 (DMA1_TSR22)

/** \brief 1E5C, DMA channel 023 transaction state register */
#define DMA1_TSR23 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E5Cu)
/** Alias (User Manual Name) for DMA1_TSR23 */
#define DMA1_TSR023 (DMA1_TSR23)

/** \brief 1E60, DMA channel 024 transaction state register */
#define DMA1_TSR24 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E60u)
/** Alias (User Manual Name) for DMA1_TSR24 */
#define DMA1_TSR024 (DMA1_TSR24)

/** \brief 1E64, DMA channel 025 transaction state register */
#define DMA1_TSR25 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E64u)
/** Alias (User Manual Name) for DMA1_TSR25 */
#define DMA1_TSR025 (DMA1_TSR25)

/** \brief 1E68, DMA channel 026 transaction state register */
#define DMA1_TSR26 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E68u)
/** Alias (User Manual Name) for DMA1_TSR26 */
#define DMA1_TSR026 (DMA1_TSR26)

/** \brief 1E6C, DMA channel 027 transaction state register */
#define DMA1_TSR27 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E6Cu)
/** Alias (User Manual Name) for DMA1_TSR27 */
#define DMA1_TSR027 (DMA1_TSR27)

/** \brief 1E70, DMA channel 028 transaction state register */
#define DMA1_TSR28 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E70u)
/** Alias (User Manual Name) for DMA1_TSR28 */
#define DMA1_TSR028 (DMA1_TSR28)

/** \brief 1E74, DMA channel 029 transaction state register */
#define DMA1_TSR29 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E74u)
/** Alias (User Manual Name) for DMA1_TSR29 */
#define DMA1_TSR029 (DMA1_TSR29)

/** \brief 1E78, DMA channel 030 transaction state register */
#define DMA1_TSR30 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E78u)
/** Alias (User Manual Name) for DMA1_TSR30 */
#define DMA1_TSR030 (DMA1_TSR30)

/** \brief 1E7C, DMA channel 031 transaction state register */
#define DMA1_TSR31 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E7Cu)
/** Alias (User Manual Name) for DMA1_TSR31 */
#define DMA1_TSR031 (DMA1_TSR31)

/** \brief 1E80, DMA channel 032 transaction state register */
#define DMA1_TSR32 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E80u)
/** Alias (User Manual Name) for DMA1_TSR32 */
#define DMA1_TSR032 (DMA1_TSR32)

/** \brief 1E84, DMA channel 033 transaction state register */
#define DMA1_TSR33 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E84u)
/** Alias (User Manual Name) for DMA1_TSR33 */
#define DMA1_TSR033 (DMA1_TSR33)

/** \brief 1E88, DMA channel 034 transaction state register */
#define DMA1_TSR34 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E88u)
/** Alias (User Manual Name) for DMA1_TSR34 */
#define DMA1_TSR034 (DMA1_TSR34)

/** \brief 1E8C, DMA channel 035 transaction state register */
#define DMA1_TSR35 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E8Cu)
/** Alias (User Manual Name) for DMA1_TSR35 */
#define DMA1_TSR035 (DMA1_TSR35)

/** \brief 1E90, DMA channel 036 transaction state register */
#define DMA1_TSR36 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E90u)
/** Alias (User Manual Name) for DMA1_TSR36 */
#define DMA1_TSR036 (DMA1_TSR36)

/** \brief 1E94, DMA channel 037 transaction state register */
#define DMA1_TSR37 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E94u)
/** Alias (User Manual Name) for DMA1_TSR37 */
#define DMA1_TSR037 (DMA1_TSR37)

/** \brief 1E98, DMA channel 038 transaction state register */
#define DMA1_TSR38 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E98u)
/** Alias (User Manual Name) for DMA1_TSR38 */
#define DMA1_TSR038 (DMA1_TSR38)

/** \brief 1E9C, DMA channel 039 transaction state register */
#define DMA1_TSR39 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415E9Cu)
/** Alias (User Manual Name) for DMA1_TSR39 */
#define DMA1_TSR039 (DMA1_TSR39)

/** \brief 1EA0, DMA channel 040 transaction state register */
#define DMA1_TSR40 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EA0u)
/** Alias (User Manual Name) for DMA1_TSR40 */
#define DMA1_TSR040 (DMA1_TSR40)

/** \brief 1EA4, DMA channel 041 transaction state register */
#define DMA1_TSR41 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EA4u)
/** Alias (User Manual Name) for DMA1_TSR41 */
#define DMA1_TSR041 (DMA1_TSR41)

/** \brief 1EA8, DMA channel 042 transaction state register */
#define DMA1_TSR42 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EA8u)
/** Alias (User Manual Name) for DMA1_TSR42 */
#define DMA1_TSR042 (DMA1_TSR42)

/** \brief 1EAC, DMA channel 043 transaction state register */
#define DMA1_TSR43 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EACu)
/** Alias (User Manual Name) for DMA1_TSR43 */
#define DMA1_TSR043 (DMA1_TSR43)

/** \brief 1EB0, DMA channel 044 transaction state register */
#define DMA1_TSR44 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EB0u)
/** Alias (User Manual Name) for DMA1_TSR44 */
#define DMA1_TSR044 (DMA1_TSR44)

/** \brief 1EB4, DMA channel 045 transaction state register */
#define DMA1_TSR45 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EB4u)
/** Alias (User Manual Name) for DMA1_TSR45 */
#define DMA1_TSR045 (DMA1_TSR45)

/** \brief 1EB8, DMA channel 046 transaction state register */
#define DMA1_TSR46 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EB8u)
/** Alias (User Manual Name) for DMA1_TSR46 */
#define DMA1_TSR046 (DMA1_TSR46)

/** \brief 1EBC, DMA channel 047 transaction state register */
#define DMA1_TSR47 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EBCu)
/** Alias (User Manual Name) for DMA1_TSR47 */
#define DMA1_TSR047 (DMA1_TSR47)

/** \brief 1EC0, DMA channel 048 transaction state register */
#define DMA1_TSR48 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EC0u)
/** Alias (User Manual Name) for DMA1_TSR48 */
#define DMA1_TSR048 (DMA1_TSR48)

/** \brief 1EC4, DMA channel 049 transaction state register */
#define DMA1_TSR49 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EC4u)
/** Alias (User Manual Name) for DMA1_TSR49 */
#define DMA1_TSR049 (DMA1_TSR49)

/** \brief 1EC8, DMA channel 050 transaction state register */
#define DMA1_TSR50 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EC8u)
/** Alias (User Manual Name) for DMA1_TSR50 */
#define DMA1_TSR050 (DMA1_TSR50)

/** \brief 1ECC, DMA channel 051 transaction state register */
#define DMA1_TSR51 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415ECCu)
/** Alias (User Manual Name) for DMA1_TSR51 */
#define DMA1_TSR051 (DMA1_TSR51)

/** \brief 1ED0, DMA channel 052 transaction state register */
#define DMA1_TSR52 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415ED0u)
/** Alias (User Manual Name) for DMA1_TSR52 */
#define DMA1_TSR052 (DMA1_TSR52)

/** \brief 1ED4, DMA channel 053 transaction state register */
#define DMA1_TSR53 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415ED4u)
/** Alias (User Manual Name) for DMA1_TSR53 */
#define DMA1_TSR053 (DMA1_TSR53)

/** \brief 1ED8, DMA channel 054 transaction state register */
#define DMA1_TSR54 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415ED8u)
/** Alias (User Manual Name) for DMA1_TSR54 */
#define DMA1_TSR054 (DMA1_TSR54)

/** \brief 1EDC, DMA channel 055 transaction state register */
#define DMA1_TSR55 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EDCu)
/** Alias (User Manual Name) for DMA1_TSR55 */
#define DMA1_TSR055 (DMA1_TSR55)

/** \brief 1EE0, DMA channel 056 transaction state register */
#define DMA1_TSR56 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EE0u)
/** Alias (User Manual Name) for DMA1_TSR56 */
#define DMA1_TSR056 (DMA1_TSR56)

/** \brief 1EE4, DMA channel 057 transaction state register */
#define DMA1_TSR57 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EE4u)
/** Alias (User Manual Name) for DMA1_TSR57 */
#define DMA1_TSR057 (DMA1_TSR57)

/** \brief 1EE8, DMA channel 058 transaction state register */
#define DMA1_TSR58 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EE8u)
/** Alias (User Manual Name) for DMA1_TSR58 */
#define DMA1_TSR058 (DMA1_TSR58)

/** \brief 1EEC, DMA channel 059 transaction state register */
#define DMA1_TSR59 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EECu)
/** Alias (User Manual Name) for DMA1_TSR59 */
#define DMA1_TSR059 (DMA1_TSR59)

/** \brief 1EF0, DMA channel 060 transaction state register */
#define DMA1_TSR60 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EF0u)
/** Alias (User Manual Name) for DMA1_TSR60 */
#define DMA1_TSR060 (DMA1_TSR60)

/** \brief 1EF4, DMA channel 061 transaction state register */
#define DMA1_TSR61 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EF4u)
/** Alias (User Manual Name) for DMA1_TSR61 */
#define DMA1_TSR061 (DMA1_TSR61)

/** \brief 1EF8, DMA channel 062 transaction state register */
#define DMA1_TSR62 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EF8u)
/** Alias (User Manual Name) for DMA1_TSR62 */
#define DMA1_TSR062 (DMA1_TSR62)

/** \brief 1EFC, DMA channel 063 transaction state register */
#define DMA1_TSR63 /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_TSR*)0xF4415EFCu)
/** Alias (User Manual Name) for DMA1_TSR63 */
#define DMA1_TSR063 (DMA1_TSR63)

/** \brief 2000, DMA channel 000 read data CRC register */
#define DMA1_CH0_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416000u)
/** Alias (User Manual Name) for DMA1_CH0_RDCRCR */
#define DMA1_RDCRCR000 (DMA1_CH0_RDCRCR)

/** \brief 2004, DMA channel 000 source and destination address CRC register */
#define DMA1_CH0_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416004u)
/** Alias (User Manual Name) for DMA1_CH0_SDCRCR */
#define DMA1_SDCRCR000 (DMA1_CH0_SDCRCR)

/** \brief 2008, DMA channel 000 source address register */
#define DMA1_CH0_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416008u)
/** Alias (User Manual Name) for DMA1_CH0_SADR */
#define DMA1_SADR000 (DMA1_CH0_SADR)

/** \brief 200C, DMA channel 000 destination address register */
#define DMA1_CH0_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441600Cu)
/** Alias (User Manual Name) for DMA1_CH0_DADR */
#define DMA1_DADR000 (DMA1_CH0_DADR)

/** \brief 2010, DMA channel 000 address and interrupt control register */
#define DMA1_CH0_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416010u)
/** Alias (User Manual Name) for DMA1_CH0_ADICR */
#define DMA1_ADICR000 (DMA1_CH0_ADICR)

/** \brief 2014, DMA channel 000 configuration register */
#define DMA1_CH0_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416014u)
/** Alias (User Manual Name) for DMA1_CH0_CHCFGR */
#define DMA1_CHCFGR000 (DMA1_CH0_CHCFGR)

/** \brief 2018, DMA channel 000 shadow address register */
#define DMA1_CH0_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416018u)
/** Alias (User Manual Name) for DMA1_CH0_SHADR */
#define DMA1_SHADR000 (DMA1_CH0_SHADR)

/** \brief 201C, DMA channel 000 control and status register */
#define DMA1_CH0_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441601Cu)
/** Alias (User Manual Name) for DMA1_CH0_CHCSR */
#define DMA1_CHCSR000 (DMA1_CH0_CHCSR)

/** \brief 2020, DMA channel 001 read data CRC register */
#define DMA1_CH1_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416020u)
/** Alias (User Manual Name) for DMA1_CH1_RDCRCR */
#define DMA1_RDCRCR001 (DMA1_CH1_RDCRCR)

/** \brief 2024, DMA channel 001 source and destination address CRC register */
#define DMA1_CH1_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416024u)
/** Alias (User Manual Name) for DMA1_CH1_SDCRCR */
#define DMA1_SDCRCR001 (DMA1_CH1_SDCRCR)

/** \brief 2028, DMA channel 001 source address register */
#define DMA1_CH1_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416028u)
/** Alias (User Manual Name) for DMA1_CH1_SADR */
#define DMA1_SADR001 (DMA1_CH1_SADR)

/** \brief 202C, DMA channel 001 destination address register */
#define DMA1_CH1_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441602Cu)
/** Alias (User Manual Name) for DMA1_CH1_DADR */
#define DMA1_DADR001 (DMA1_CH1_DADR)

/** \brief 2030, DMA channel 001 address and interrupt control register */
#define DMA1_CH1_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416030u)
/** Alias (User Manual Name) for DMA1_CH1_ADICR */
#define DMA1_ADICR001 (DMA1_CH1_ADICR)

/** \brief 2034, DMA channel 001 configuration register */
#define DMA1_CH1_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416034u)
/** Alias (User Manual Name) for DMA1_CH1_CHCFGR */
#define DMA1_CHCFGR001 (DMA1_CH1_CHCFGR)

/** \brief 2038, DMA channel 001 shadow address register */
#define DMA1_CH1_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416038u)
/** Alias (User Manual Name) for DMA1_CH1_SHADR */
#define DMA1_SHADR001 (DMA1_CH1_SHADR)

/** \brief 203C, DMA channel 001 control and status register */
#define DMA1_CH1_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441603Cu)
/** Alias (User Manual Name) for DMA1_CH1_CHCSR */
#define DMA1_CHCSR001 (DMA1_CH1_CHCSR)

/** \brief 2040, DMA channel 002 read data CRC register */
#define DMA1_CH2_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416040u)
/** Alias (User Manual Name) for DMA1_CH2_RDCRCR */
#define DMA1_RDCRCR002 (DMA1_CH2_RDCRCR)

/** \brief 2044, DMA channel 002 source and destination address CRC register */
#define DMA1_CH2_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416044u)
/** Alias (User Manual Name) for DMA1_CH2_SDCRCR */
#define DMA1_SDCRCR002 (DMA1_CH2_SDCRCR)

/** \brief 2048, DMA channel 002 source address register */
#define DMA1_CH2_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416048u)
/** Alias (User Manual Name) for DMA1_CH2_SADR */
#define DMA1_SADR002 (DMA1_CH2_SADR)

/** \brief 204C, DMA channel 002 destination address register */
#define DMA1_CH2_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441604Cu)
/** Alias (User Manual Name) for DMA1_CH2_DADR */
#define DMA1_DADR002 (DMA1_CH2_DADR)

/** \brief 2050, DMA channel 002 address and interrupt control register */
#define DMA1_CH2_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416050u)
/** Alias (User Manual Name) for DMA1_CH2_ADICR */
#define DMA1_ADICR002 (DMA1_CH2_ADICR)

/** \brief 2054, DMA channel 002 configuration register */
#define DMA1_CH2_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416054u)
/** Alias (User Manual Name) for DMA1_CH2_CHCFGR */
#define DMA1_CHCFGR002 (DMA1_CH2_CHCFGR)

/** \brief 2058, DMA channel 002 shadow address register */
#define DMA1_CH2_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416058u)
/** Alias (User Manual Name) for DMA1_CH2_SHADR */
#define DMA1_SHADR002 (DMA1_CH2_SHADR)

/** \brief 205C, DMA channel 002 control and status register */
#define DMA1_CH2_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441605Cu)
/** Alias (User Manual Name) for DMA1_CH2_CHCSR */
#define DMA1_CHCSR002 (DMA1_CH2_CHCSR)

/** \brief 2060, DMA channel 003 read data CRC register */
#define DMA1_CH3_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416060u)
/** Alias (User Manual Name) for DMA1_CH3_RDCRCR */
#define DMA1_RDCRCR003 (DMA1_CH3_RDCRCR)

/** \brief 2064, DMA channel 003 source and destination address CRC register */
#define DMA1_CH3_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416064u)
/** Alias (User Manual Name) for DMA1_CH3_SDCRCR */
#define DMA1_SDCRCR003 (DMA1_CH3_SDCRCR)

/** \brief 2068, DMA channel 003 source address register */
#define DMA1_CH3_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416068u)
/** Alias (User Manual Name) for DMA1_CH3_SADR */
#define DMA1_SADR003 (DMA1_CH3_SADR)

/** \brief 206C, DMA channel 003 destination address register */
#define DMA1_CH3_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441606Cu)
/** Alias (User Manual Name) for DMA1_CH3_DADR */
#define DMA1_DADR003 (DMA1_CH3_DADR)

/** \brief 2070, DMA channel 003 address and interrupt control register */
#define DMA1_CH3_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416070u)
/** Alias (User Manual Name) for DMA1_CH3_ADICR */
#define DMA1_ADICR003 (DMA1_CH3_ADICR)

/** \brief 2074, DMA channel 003 configuration register */
#define DMA1_CH3_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416074u)
/** Alias (User Manual Name) for DMA1_CH3_CHCFGR */
#define DMA1_CHCFGR003 (DMA1_CH3_CHCFGR)

/** \brief 2078, DMA channel 003 shadow address register */
#define DMA1_CH3_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416078u)
/** Alias (User Manual Name) for DMA1_CH3_SHADR */
#define DMA1_SHADR003 (DMA1_CH3_SHADR)

/** \brief 207C, DMA channel 003 control and status register */
#define DMA1_CH3_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441607Cu)
/** Alias (User Manual Name) for DMA1_CH3_CHCSR */
#define DMA1_CHCSR003 (DMA1_CH3_CHCSR)

/** \brief 2080, DMA channel 004 read data CRC register */
#define DMA1_CH4_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416080u)
/** Alias (User Manual Name) for DMA1_CH4_RDCRCR */
#define DMA1_RDCRCR004 (DMA1_CH4_RDCRCR)

/** \brief 2084, DMA channel 004 source and destination address CRC register */
#define DMA1_CH4_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416084u)
/** Alias (User Manual Name) for DMA1_CH4_SDCRCR */
#define DMA1_SDCRCR004 (DMA1_CH4_SDCRCR)

/** \brief 2088, DMA channel 004 source address register */
#define DMA1_CH4_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416088u)
/** Alias (User Manual Name) for DMA1_CH4_SADR */
#define DMA1_SADR004 (DMA1_CH4_SADR)

/** \brief 208C, DMA channel 004 destination address register */
#define DMA1_CH4_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441608Cu)
/** Alias (User Manual Name) for DMA1_CH4_DADR */
#define DMA1_DADR004 (DMA1_CH4_DADR)

/** \brief 2090, DMA channel 004 address and interrupt control register */
#define DMA1_CH4_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416090u)
/** Alias (User Manual Name) for DMA1_CH4_ADICR */
#define DMA1_ADICR004 (DMA1_CH4_ADICR)

/** \brief 2094, DMA channel 004 configuration register */
#define DMA1_CH4_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416094u)
/** Alias (User Manual Name) for DMA1_CH4_CHCFGR */
#define DMA1_CHCFGR004 (DMA1_CH4_CHCFGR)

/** \brief 2098, DMA channel 004 shadow address register */
#define DMA1_CH4_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416098u)
/** Alias (User Manual Name) for DMA1_CH4_SHADR */
#define DMA1_SHADR004 (DMA1_CH4_SHADR)

/** \brief 209C, DMA channel 004 control and status register */
#define DMA1_CH4_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441609Cu)
/** Alias (User Manual Name) for DMA1_CH4_CHCSR */
#define DMA1_CHCSR004 (DMA1_CH4_CHCSR)

/** \brief 20A0, DMA channel 005 read data CRC register */
#define DMA1_CH5_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44160A0u)
/** Alias (User Manual Name) for DMA1_CH5_RDCRCR */
#define DMA1_RDCRCR005 (DMA1_CH5_RDCRCR)

/** \brief 20A4, DMA channel 005 source and destination address CRC register */
#define DMA1_CH5_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44160A4u)
/** Alias (User Manual Name) for DMA1_CH5_SDCRCR */
#define DMA1_SDCRCR005 (DMA1_CH5_SDCRCR)

/** \brief 20A8, DMA channel 005 source address register */
#define DMA1_CH5_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44160A8u)
/** Alias (User Manual Name) for DMA1_CH5_SADR */
#define DMA1_SADR005 (DMA1_CH5_SADR)

/** \brief 20AC, DMA channel 005 destination address register */
#define DMA1_CH5_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44160ACu)
/** Alias (User Manual Name) for DMA1_CH5_DADR */
#define DMA1_DADR005 (DMA1_CH5_DADR)

/** \brief 20B0, DMA channel 005 address and interrupt control register */
#define DMA1_CH5_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44160B0u)
/** Alias (User Manual Name) for DMA1_CH5_ADICR */
#define DMA1_ADICR005 (DMA1_CH5_ADICR)

/** \brief 20B4, DMA channel 005 configuration register */
#define DMA1_CH5_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44160B4u)
/** Alias (User Manual Name) for DMA1_CH5_CHCFGR */
#define DMA1_CHCFGR005 (DMA1_CH5_CHCFGR)

/** \brief 20B8, DMA channel 005 shadow address register */
#define DMA1_CH5_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44160B8u)
/** Alias (User Manual Name) for DMA1_CH5_SHADR */
#define DMA1_SHADR005 (DMA1_CH5_SHADR)

/** \brief 20BC, DMA channel 005 control and status register */
#define DMA1_CH5_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44160BCu)
/** Alias (User Manual Name) for DMA1_CH5_CHCSR */
#define DMA1_CHCSR005 (DMA1_CH5_CHCSR)

/** \brief 20C0, DMA channel 006 read data CRC register */
#define DMA1_CH6_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44160C0u)
/** Alias (User Manual Name) for DMA1_CH6_RDCRCR */
#define DMA1_RDCRCR006 (DMA1_CH6_RDCRCR)

/** \brief 20C4, DMA channel 006 source and destination address CRC register */
#define DMA1_CH6_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44160C4u)
/** Alias (User Manual Name) for DMA1_CH6_SDCRCR */
#define DMA1_SDCRCR006 (DMA1_CH6_SDCRCR)

/** \brief 20C8, DMA channel 006 source address register */
#define DMA1_CH6_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44160C8u)
/** Alias (User Manual Name) for DMA1_CH6_SADR */
#define DMA1_SADR006 (DMA1_CH6_SADR)

/** \brief 20CC, DMA channel 006 destination address register */
#define DMA1_CH6_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44160CCu)
/** Alias (User Manual Name) for DMA1_CH6_DADR */
#define DMA1_DADR006 (DMA1_CH6_DADR)

/** \brief 20D0, DMA channel 006 address and interrupt control register */
#define DMA1_CH6_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44160D0u)
/** Alias (User Manual Name) for DMA1_CH6_ADICR */
#define DMA1_ADICR006 (DMA1_CH6_ADICR)

/** \brief 20D4, DMA channel 006 configuration register */
#define DMA1_CH6_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44160D4u)
/** Alias (User Manual Name) for DMA1_CH6_CHCFGR */
#define DMA1_CHCFGR006 (DMA1_CH6_CHCFGR)

/** \brief 20D8, DMA channel 006 shadow address register */
#define DMA1_CH6_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44160D8u)
/** Alias (User Manual Name) for DMA1_CH6_SHADR */
#define DMA1_SHADR006 (DMA1_CH6_SHADR)

/** \brief 20DC, DMA channel 006 control and status register */
#define DMA1_CH6_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44160DCu)
/** Alias (User Manual Name) for DMA1_CH6_CHCSR */
#define DMA1_CHCSR006 (DMA1_CH6_CHCSR)

/** \brief 20E0, DMA channel 007 read data CRC register */
#define DMA1_CH7_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44160E0u)
/** Alias (User Manual Name) for DMA1_CH7_RDCRCR */
#define DMA1_RDCRCR007 (DMA1_CH7_RDCRCR)

/** \brief 20E4, DMA channel 007 source and destination address CRC register */
#define DMA1_CH7_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44160E4u)
/** Alias (User Manual Name) for DMA1_CH7_SDCRCR */
#define DMA1_SDCRCR007 (DMA1_CH7_SDCRCR)

/** \brief 20E8, DMA channel 007 source address register */
#define DMA1_CH7_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44160E8u)
/** Alias (User Manual Name) for DMA1_CH7_SADR */
#define DMA1_SADR007 (DMA1_CH7_SADR)

/** \brief 20EC, DMA channel 007 destination address register */
#define DMA1_CH7_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44160ECu)
/** Alias (User Manual Name) for DMA1_CH7_DADR */
#define DMA1_DADR007 (DMA1_CH7_DADR)

/** \brief 20F0, DMA channel 007 address and interrupt control register */
#define DMA1_CH7_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44160F0u)
/** Alias (User Manual Name) for DMA1_CH7_ADICR */
#define DMA1_ADICR007 (DMA1_CH7_ADICR)

/** \brief 20F4, DMA channel 007 configuration register */
#define DMA1_CH7_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44160F4u)
/** Alias (User Manual Name) for DMA1_CH7_CHCFGR */
#define DMA1_CHCFGR007 (DMA1_CH7_CHCFGR)

/** \brief 20F8, DMA channel 007 shadow address register */
#define DMA1_CH7_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44160F8u)
/** Alias (User Manual Name) for DMA1_CH7_SHADR */
#define DMA1_SHADR007 (DMA1_CH7_SHADR)

/** \brief 20FC, DMA channel 007 control and status register */
#define DMA1_CH7_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44160FCu)
/** Alias (User Manual Name) for DMA1_CH7_CHCSR */
#define DMA1_CHCSR007 (DMA1_CH7_CHCSR)

/** \brief 2100, DMA channel 008 read data CRC register */
#define DMA1_CH8_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416100u)
/** Alias (User Manual Name) for DMA1_CH8_RDCRCR */
#define DMA1_RDCRCR008 (DMA1_CH8_RDCRCR)

/** \brief 2104, DMA channel 008 source and destination address CRC register */
#define DMA1_CH8_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416104u)
/** Alias (User Manual Name) for DMA1_CH8_SDCRCR */
#define DMA1_SDCRCR008 (DMA1_CH8_SDCRCR)

/** \brief 2108, DMA channel 008 source address register */
#define DMA1_CH8_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416108u)
/** Alias (User Manual Name) for DMA1_CH8_SADR */
#define DMA1_SADR008 (DMA1_CH8_SADR)

/** \brief 210C, DMA channel 008 destination address register */
#define DMA1_CH8_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441610Cu)
/** Alias (User Manual Name) for DMA1_CH8_DADR */
#define DMA1_DADR008 (DMA1_CH8_DADR)

/** \brief 2110, DMA channel 008 address and interrupt control register */
#define DMA1_CH8_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416110u)
/** Alias (User Manual Name) for DMA1_CH8_ADICR */
#define DMA1_ADICR008 (DMA1_CH8_ADICR)

/** \brief 2114, DMA channel 008 configuration register */
#define DMA1_CH8_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416114u)
/** Alias (User Manual Name) for DMA1_CH8_CHCFGR */
#define DMA1_CHCFGR008 (DMA1_CH8_CHCFGR)

/** \brief 2118, DMA channel 008 shadow address register */
#define DMA1_CH8_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416118u)
/** Alias (User Manual Name) for DMA1_CH8_SHADR */
#define DMA1_SHADR008 (DMA1_CH8_SHADR)

/** \brief 211C, DMA channel 008 control and status register */
#define DMA1_CH8_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441611Cu)
/** Alias (User Manual Name) for DMA1_CH8_CHCSR */
#define DMA1_CHCSR008 (DMA1_CH8_CHCSR)

/** \brief 2120, DMA channel 009 read data CRC register */
#define DMA1_CH9_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416120u)
/** Alias (User Manual Name) for DMA1_CH9_RDCRCR */
#define DMA1_RDCRCR009 (DMA1_CH9_RDCRCR)

/** \brief 2124, DMA channel 009 source and destination address CRC register */
#define DMA1_CH9_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416124u)
/** Alias (User Manual Name) for DMA1_CH9_SDCRCR */
#define DMA1_SDCRCR009 (DMA1_CH9_SDCRCR)

/** \brief 2128, DMA channel 009 source address register */
#define DMA1_CH9_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416128u)
/** Alias (User Manual Name) for DMA1_CH9_SADR */
#define DMA1_SADR009 (DMA1_CH9_SADR)

/** \brief 212C, DMA channel 009 destination address register */
#define DMA1_CH9_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441612Cu)
/** Alias (User Manual Name) for DMA1_CH9_DADR */
#define DMA1_DADR009 (DMA1_CH9_DADR)

/** \brief 2130, DMA channel 009 address and interrupt control register */
#define DMA1_CH9_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416130u)
/** Alias (User Manual Name) for DMA1_CH9_ADICR */
#define DMA1_ADICR009 (DMA1_CH9_ADICR)

/** \brief 2134, DMA channel 009 configuration register */
#define DMA1_CH9_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416134u)
/** Alias (User Manual Name) for DMA1_CH9_CHCFGR */
#define DMA1_CHCFGR009 (DMA1_CH9_CHCFGR)

/** \brief 2138, DMA channel 009 shadow address register */
#define DMA1_CH9_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416138u)
/** Alias (User Manual Name) for DMA1_CH9_SHADR */
#define DMA1_SHADR009 (DMA1_CH9_SHADR)

/** \brief 213C, DMA channel 009 control and status register */
#define DMA1_CH9_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441613Cu)
/** Alias (User Manual Name) for DMA1_CH9_CHCSR */
#define DMA1_CHCSR009 (DMA1_CH9_CHCSR)

/** \brief 2140, DMA channel 010 read data CRC register */
#define DMA1_CH10_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416140u)
/** Alias (User Manual Name) for DMA1_CH10_RDCRCR */
#define DMA1_RDCRCR010 (DMA1_CH10_RDCRCR)

/** \brief 2144, DMA channel 010 source and destination address CRC register */
#define DMA1_CH10_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416144u)
/** Alias (User Manual Name) for DMA1_CH10_SDCRCR */
#define DMA1_SDCRCR010 (DMA1_CH10_SDCRCR)

/** \brief 2148, DMA channel 010 source address register */
#define DMA1_CH10_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416148u)
/** Alias (User Manual Name) for DMA1_CH10_SADR */
#define DMA1_SADR010 (DMA1_CH10_SADR)

/** \brief 214C, DMA channel 010 destination address register */
#define DMA1_CH10_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441614Cu)
/** Alias (User Manual Name) for DMA1_CH10_DADR */
#define DMA1_DADR010 (DMA1_CH10_DADR)

/** \brief 2150, DMA channel 010 address and interrupt control register */
#define DMA1_CH10_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416150u)
/** Alias (User Manual Name) for DMA1_CH10_ADICR */
#define DMA1_ADICR010 (DMA1_CH10_ADICR)

/** \brief 2154, DMA channel 010 configuration register */
#define DMA1_CH10_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416154u)
/** Alias (User Manual Name) for DMA1_CH10_CHCFGR */
#define DMA1_CHCFGR010 (DMA1_CH10_CHCFGR)

/** \brief 2158, DMA channel 010 shadow address register */
#define DMA1_CH10_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416158u)
/** Alias (User Manual Name) for DMA1_CH10_SHADR */
#define DMA1_SHADR010 (DMA1_CH10_SHADR)

/** \brief 215C, DMA channel 010 control and status register */
#define DMA1_CH10_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441615Cu)
/** Alias (User Manual Name) for DMA1_CH10_CHCSR */
#define DMA1_CHCSR010 (DMA1_CH10_CHCSR)

/** \brief 2160, DMA channel 011 read data CRC register */
#define DMA1_CH11_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416160u)
/** Alias (User Manual Name) for DMA1_CH11_RDCRCR */
#define DMA1_RDCRCR011 (DMA1_CH11_RDCRCR)

/** \brief 2164, DMA channel 011 source and destination address CRC register */
#define DMA1_CH11_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416164u)
/** Alias (User Manual Name) for DMA1_CH11_SDCRCR */
#define DMA1_SDCRCR011 (DMA1_CH11_SDCRCR)

/** \brief 2168, DMA channel 011 source address register */
#define DMA1_CH11_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416168u)
/** Alias (User Manual Name) for DMA1_CH11_SADR */
#define DMA1_SADR011 (DMA1_CH11_SADR)

/** \brief 216C, DMA channel 011 destination address register */
#define DMA1_CH11_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441616Cu)
/** Alias (User Manual Name) for DMA1_CH11_DADR */
#define DMA1_DADR011 (DMA1_CH11_DADR)

/** \brief 2170, DMA channel 011 address and interrupt control register */
#define DMA1_CH11_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416170u)
/** Alias (User Manual Name) for DMA1_CH11_ADICR */
#define DMA1_ADICR011 (DMA1_CH11_ADICR)

/** \brief 2174, DMA channel 011 configuration register */
#define DMA1_CH11_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416174u)
/** Alias (User Manual Name) for DMA1_CH11_CHCFGR */
#define DMA1_CHCFGR011 (DMA1_CH11_CHCFGR)

/** \brief 2178, DMA channel 011 shadow address register */
#define DMA1_CH11_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416178u)
/** Alias (User Manual Name) for DMA1_CH11_SHADR */
#define DMA1_SHADR011 (DMA1_CH11_SHADR)

/** \brief 217C, DMA channel 011 control and status register */
#define DMA1_CH11_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441617Cu)
/** Alias (User Manual Name) for DMA1_CH11_CHCSR */
#define DMA1_CHCSR011 (DMA1_CH11_CHCSR)

/** \brief 2180, DMA channel 012 read data CRC register */
#define DMA1_CH12_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416180u)
/** Alias (User Manual Name) for DMA1_CH12_RDCRCR */
#define DMA1_RDCRCR012 (DMA1_CH12_RDCRCR)

/** \brief 2184, DMA channel 012 source and destination address CRC register */
#define DMA1_CH12_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416184u)
/** Alias (User Manual Name) for DMA1_CH12_SDCRCR */
#define DMA1_SDCRCR012 (DMA1_CH12_SDCRCR)

/** \brief 2188, DMA channel 012 source address register */
#define DMA1_CH12_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416188u)
/** Alias (User Manual Name) for DMA1_CH12_SADR */
#define DMA1_SADR012 (DMA1_CH12_SADR)

/** \brief 218C, DMA channel 012 destination address register */
#define DMA1_CH12_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441618Cu)
/** Alias (User Manual Name) for DMA1_CH12_DADR */
#define DMA1_DADR012 (DMA1_CH12_DADR)

/** \brief 2190, DMA channel 012 address and interrupt control register */
#define DMA1_CH12_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416190u)
/** Alias (User Manual Name) for DMA1_CH12_ADICR */
#define DMA1_ADICR012 (DMA1_CH12_ADICR)

/** \brief 2194, DMA channel 012 configuration register */
#define DMA1_CH12_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416194u)
/** Alias (User Manual Name) for DMA1_CH12_CHCFGR */
#define DMA1_CHCFGR012 (DMA1_CH12_CHCFGR)

/** \brief 2198, DMA channel 012 shadow address register */
#define DMA1_CH12_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416198u)
/** Alias (User Manual Name) for DMA1_CH12_SHADR */
#define DMA1_SHADR012 (DMA1_CH12_SHADR)

/** \brief 219C, DMA channel 012 control and status register */
#define DMA1_CH12_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441619Cu)
/** Alias (User Manual Name) for DMA1_CH12_CHCSR */
#define DMA1_CHCSR012 (DMA1_CH12_CHCSR)

/** \brief 21A0, DMA channel 013 read data CRC register */
#define DMA1_CH13_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44161A0u)
/** Alias (User Manual Name) for DMA1_CH13_RDCRCR */
#define DMA1_RDCRCR013 (DMA1_CH13_RDCRCR)

/** \brief 21A4, DMA channel 013 source and destination address CRC register */
#define DMA1_CH13_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44161A4u)
/** Alias (User Manual Name) for DMA1_CH13_SDCRCR */
#define DMA1_SDCRCR013 (DMA1_CH13_SDCRCR)

/** \brief 21A8, DMA channel 013 source address register */
#define DMA1_CH13_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44161A8u)
/** Alias (User Manual Name) for DMA1_CH13_SADR */
#define DMA1_SADR013 (DMA1_CH13_SADR)

/** \brief 21AC, DMA channel 013 destination address register */
#define DMA1_CH13_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44161ACu)
/** Alias (User Manual Name) for DMA1_CH13_DADR */
#define DMA1_DADR013 (DMA1_CH13_DADR)

/** \brief 21B0, DMA channel 013 address and interrupt control register */
#define DMA1_CH13_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44161B0u)
/** Alias (User Manual Name) for DMA1_CH13_ADICR */
#define DMA1_ADICR013 (DMA1_CH13_ADICR)

/** \brief 21B4, DMA channel 013 configuration register */
#define DMA1_CH13_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44161B4u)
/** Alias (User Manual Name) for DMA1_CH13_CHCFGR */
#define DMA1_CHCFGR013 (DMA1_CH13_CHCFGR)

/** \brief 21B8, DMA channel 013 shadow address register */
#define DMA1_CH13_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44161B8u)
/** Alias (User Manual Name) for DMA1_CH13_SHADR */
#define DMA1_SHADR013 (DMA1_CH13_SHADR)

/** \brief 21BC, DMA channel 013 control and status register */
#define DMA1_CH13_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44161BCu)
/** Alias (User Manual Name) for DMA1_CH13_CHCSR */
#define DMA1_CHCSR013 (DMA1_CH13_CHCSR)

/** \brief 21C0, DMA channel 014 read data CRC register */
#define DMA1_CH14_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44161C0u)
/** Alias (User Manual Name) for DMA1_CH14_RDCRCR */
#define DMA1_RDCRCR014 (DMA1_CH14_RDCRCR)

/** \brief 21C4, DMA channel 014 source and destination address CRC register */
#define DMA1_CH14_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44161C4u)
/** Alias (User Manual Name) for DMA1_CH14_SDCRCR */
#define DMA1_SDCRCR014 (DMA1_CH14_SDCRCR)

/** \brief 21C8, DMA channel 014 source address register */
#define DMA1_CH14_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44161C8u)
/** Alias (User Manual Name) for DMA1_CH14_SADR */
#define DMA1_SADR014 (DMA1_CH14_SADR)

/** \brief 21CC, DMA channel 014 destination address register */
#define DMA1_CH14_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44161CCu)
/** Alias (User Manual Name) for DMA1_CH14_DADR */
#define DMA1_DADR014 (DMA1_CH14_DADR)

/** \brief 21D0, DMA channel 014 address and interrupt control register */
#define DMA1_CH14_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44161D0u)
/** Alias (User Manual Name) for DMA1_CH14_ADICR */
#define DMA1_ADICR014 (DMA1_CH14_ADICR)

/** \brief 21D4, DMA channel 014 configuration register */
#define DMA1_CH14_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44161D4u)
/** Alias (User Manual Name) for DMA1_CH14_CHCFGR */
#define DMA1_CHCFGR014 (DMA1_CH14_CHCFGR)

/** \brief 21D8, DMA channel 014 shadow address register */
#define DMA1_CH14_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44161D8u)
/** Alias (User Manual Name) for DMA1_CH14_SHADR */
#define DMA1_SHADR014 (DMA1_CH14_SHADR)

/** \brief 21DC, DMA channel 014 control and status register */
#define DMA1_CH14_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44161DCu)
/** Alias (User Manual Name) for DMA1_CH14_CHCSR */
#define DMA1_CHCSR014 (DMA1_CH14_CHCSR)

/** \brief 21E0, DMA channel 015 read data CRC register */
#define DMA1_CH15_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44161E0u)
/** Alias (User Manual Name) for DMA1_CH15_RDCRCR */
#define DMA1_RDCRCR015 (DMA1_CH15_RDCRCR)

/** \brief 21E4, DMA channel 015 source and destination address CRC register */
#define DMA1_CH15_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44161E4u)
/** Alias (User Manual Name) for DMA1_CH15_SDCRCR */
#define DMA1_SDCRCR015 (DMA1_CH15_SDCRCR)

/** \brief 21E8, DMA channel 015 source address register */
#define DMA1_CH15_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44161E8u)
/** Alias (User Manual Name) for DMA1_CH15_SADR */
#define DMA1_SADR015 (DMA1_CH15_SADR)

/** \brief 21EC, DMA channel 015 destination address register */
#define DMA1_CH15_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44161ECu)
/** Alias (User Manual Name) for DMA1_CH15_DADR */
#define DMA1_DADR015 (DMA1_CH15_DADR)

/** \brief 21F0, DMA channel 015 address and interrupt control register */
#define DMA1_CH15_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44161F0u)
/** Alias (User Manual Name) for DMA1_CH15_ADICR */
#define DMA1_ADICR015 (DMA1_CH15_ADICR)

/** \brief 21F4, DMA channel 015 configuration register */
#define DMA1_CH15_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44161F4u)
/** Alias (User Manual Name) for DMA1_CH15_CHCFGR */
#define DMA1_CHCFGR015 (DMA1_CH15_CHCFGR)

/** \brief 21F8, DMA channel 015 shadow address register */
#define DMA1_CH15_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44161F8u)
/** Alias (User Manual Name) for DMA1_CH15_SHADR */
#define DMA1_SHADR015 (DMA1_CH15_SHADR)

/** \brief 21FC, DMA channel 015 control and status register */
#define DMA1_CH15_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44161FCu)
/** Alias (User Manual Name) for DMA1_CH15_CHCSR */
#define DMA1_CHCSR015 (DMA1_CH15_CHCSR)

/** \brief 2200, DMA channel 016 read data CRC register */
#define DMA1_CH16_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416200u)
/** Alias (User Manual Name) for DMA1_CH16_RDCRCR */
#define DMA1_RDCRCR016 (DMA1_CH16_RDCRCR)

/** \brief 2204, DMA channel 016 source and destination address CRC register */
#define DMA1_CH16_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416204u)
/** Alias (User Manual Name) for DMA1_CH16_SDCRCR */
#define DMA1_SDCRCR016 (DMA1_CH16_SDCRCR)

/** \brief 2208, DMA channel 016 source address register */
#define DMA1_CH16_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416208u)
/** Alias (User Manual Name) for DMA1_CH16_SADR */
#define DMA1_SADR016 (DMA1_CH16_SADR)

/** \brief 220C, DMA channel 016 destination address register */
#define DMA1_CH16_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441620Cu)
/** Alias (User Manual Name) for DMA1_CH16_DADR */
#define DMA1_DADR016 (DMA1_CH16_DADR)

/** \brief 2210, DMA channel 016 address and interrupt control register */
#define DMA1_CH16_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416210u)
/** Alias (User Manual Name) for DMA1_CH16_ADICR */
#define DMA1_ADICR016 (DMA1_CH16_ADICR)

/** \brief 2214, DMA channel 016 configuration register */
#define DMA1_CH16_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416214u)
/** Alias (User Manual Name) for DMA1_CH16_CHCFGR */
#define DMA1_CHCFGR016 (DMA1_CH16_CHCFGR)

/** \brief 2218, DMA channel 016 shadow address register */
#define DMA1_CH16_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416218u)
/** Alias (User Manual Name) for DMA1_CH16_SHADR */
#define DMA1_SHADR016 (DMA1_CH16_SHADR)

/** \brief 221C, DMA channel 016 control and status register */
#define DMA1_CH16_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441621Cu)
/** Alias (User Manual Name) for DMA1_CH16_CHCSR */
#define DMA1_CHCSR016 (DMA1_CH16_CHCSR)

/** \brief 2220, DMA channel 017 read data CRC register */
#define DMA1_CH17_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416220u)
/** Alias (User Manual Name) for DMA1_CH17_RDCRCR */
#define DMA1_RDCRCR017 (DMA1_CH17_RDCRCR)

/** \brief 2224, DMA channel 017 source and destination address CRC register */
#define DMA1_CH17_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416224u)
/** Alias (User Manual Name) for DMA1_CH17_SDCRCR */
#define DMA1_SDCRCR017 (DMA1_CH17_SDCRCR)

/** \brief 2228, DMA channel 017 source address register */
#define DMA1_CH17_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416228u)
/** Alias (User Manual Name) for DMA1_CH17_SADR */
#define DMA1_SADR017 (DMA1_CH17_SADR)

/** \brief 222C, DMA channel 017 destination address register */
#define DMA1_CH17_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441622Cu)
/** Alias (User Manual Name) for DMA1_CH17_DADR */
#define DMA1_DADR017 (DMA1_CH17_DADR)

/** \brief 2230, DMA channel 017 address and interrupt control register */
#define DMA1_CH17_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416230u)
/** Alias (User Manual Name) for DMA1_CH17_ADICR */
#define DMA1_ADICR017 (DMA1_CH17_ADICR)

/** \brief 2234, DMA channel 017 configuration register */
#define DMA1_CH17_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416234u)
/** Alias (User Manual Name) for DMA1_CH17_CHCFGR */
#define DMA1_CHCFGR017 (DMA1_CH17_CHCFGR)

/** \brief 2238, DMA channel 017 shadow address register */
#define DMA1_CH17_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416238u)
/** Alias (User Manual Name) for DMA1_CH17_SHADR */
#define DMA1_SHADR017 (DMA1_CH17_SHADR)

/** \brief 223C, DMA channel 017 control and status register */
#define DMA1_CH17_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441623Cu)
/** Alias (User Manual Name) for DMA1_CH17_CHCSR */
#define DMA1_CHCSR017 (DMA1_CH17_CHCSR)

/** \brief 2240, DMA channel 018 read data CRC register */
#define DMA1_CH18_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416240u)
/** Alias (User Manual Name) for DMA1_CH18_RDCRCR */
#define DMA1_RDCRCR018 (DMA1_CH18_RDCRCR)

/** \brief 2244, DMA channel 018 source and destination address CRC register */
#define DMA1_CH18_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416244u)
/** Alias (User Manual Name) for DMA1_CH18_SDCRCR */
#define DMA1_SDCRCR018 (DMA1_CH18_SDCRCR)

/** \brief 2248, DMA channel 018 source address register */
#define DMA1_CH18_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416248u)
/** Alias (User Manual Name) for DMA1_CH18_SADR */
#define DMA1_SADR018 (DMA1_CH18_SADR)

/** \brief 224C, DMA channel 018 destination address register */
#define DMA1_CH18_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441624Cu)
/** Alias (User Manual Name) for DMA1_CH18_DADR */
#define DMA1_DADR018 (DMA1_CH18_DADR)

/** \brief 2250, DMA channel 018 address and interrupt control register */
#define DMA1_CH18_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416250u)
/** Alias (User Manual Name) for DMA1_CH18_ADICR */
#define DMA1_ADICR018 (DMA1_CH18_ADICR)

/** \brief 2254, DMA channel 018 configuration register */
#define DMA1_CH18_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416254u)
/** Alias (User Manual Name) for DMA1_CH18_CHCFGR */
#define DMA1_CHCFGR018 (DMA1_CH18_CHCFGR)

/** \brief 2258, DMA channel 018 shadow address register */
#define DMA1_CH18_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416258u)
/** Alias (User Manual Name) for DMA1_CH18_SHADR */
#define DMA1_SHADR018 (DMA1_CH18_SHADR)

/** \brief 225C, DMA channel 018 control and status register */
#define DMA1_CH18_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441625Cu)
/** Alias (User Manual Name) for DMA1_CH18_CHCSR */
#define DMA1_CHCSR018 (DMA1_CH18_CHCSR)

/** \brief 2260, DMA channel 019 read data CRC register */
#define DMA1_CH19_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416260u)
/** Alias (User Manual Name) for DMA1_CH19_RDCRCR */
#define DMA1_RDCRCR019 (DMA1_CH19_RDCRCR)

/** \brief 2264, DMA channel 019 source and destination address CRC register */
#define DMA1_CH19_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416264u)
/** Alias (User Manual Name) for DMA1_CH19_SDCRCR */
#define DMA1_SDCRCR019 (DMA1_CH19_SDCRCR)

/** \brief 2268, DMA channel 019 source address register */
#define DMA1_CH19_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416268u)
/** Alias (User Manual Name) for DMA1_CH19_SADR */
#define DMA1_SADR019 (DMA1_CH19_SADR)

/** \brief 226C, DMA channel 019 destination address register */
#define DMA1_CH19_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441626Cu)
/** Alias (User Manual Name) for DMA1_CH19_DADR */
#define DMA1_DADR019 (DMA1_CH19_DADR)

/** \brief 2270, DMA channel 019 address and interrupt control register */
#define DMA1_CH19_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416270u)
/** Alias (User Manual Name) for DMA1_CH19_ADICR */
#define DMA1_ADICR019 (DMA1_CH19_ADICR)

/** \brief 2274, DMA channel 019 configuration register */
#define DMA1_CH19_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416274u)
/** Alias (User Manual Name) for DMA1_CH19_CHCFGR */
#define DMA1_CHCFGR019 (DMA1_CH19_CHCFGR)

/** \brief 2278, DMA channel 019 shadow address register */
#define DMA1_CH19_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416278u)
/** Alias (User Manual Name) for DMA1_CH19_SHADR */
#define DMA1_SHADR019 (DMA1_CH19_SHADR)

/** \brief 227C, DMA channel 019 control and status register */
#define DMA1_CH19_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441627Cu)
/** Alias (User Manual Name) for DMA1_CH19_CHCSR */
#define DMA1_CHCSR019 (DMA1_CH19_CHCSR)

/** \brief 2280, DMA channel 020 read data CRC register */
#define DMA1_CH20_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416280u)
/** Alias (User Manual Name) for DMA1_CH20_RDCRCR */
#define DMA1_RDCRCR020 (DMA1_CH20_RDCRCR)

/** \brief 2284, DMA channel 020 source and destination address CRC register */
#define DMA1_CH20_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416284u)
/** Alias (User Manual Name) for DMA1_CH20_SDCRCR */
#define DMA1_SDCRCR020 (DMA1_CH20_SDCRCR)

/** \brief 2288, DMA channel 020 source address register */
#define DMA1_CH20_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416288u)
/** Alias (User Manual Name) for DMA1_CH20_SADR */
#define DMA1_SADR020 (DMA1_CH20_SADR)

/** \brief 228C, DMA channel 020 destination address register */
#define DMA1_CH20_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441628Cu)
/** Alias (User Manual Name) for DMA1_CH20_DADR */
#define DMA1_DADR020 (DMA1_CH20_DADR)

/** \brief 2290, DMA channel 020 address and interrupt control register */
#define DMA1_CH20_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416290u)
/** Alias (User Manual Name) for DMA1_CH20_ADICR */
#define DMA1_ADICR020 (DMA1_CH20_ADICR)

/** \brief 2294, DMA channel 020 configuration register */
#define DMA1_CH20_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416294u)
/** Alias (User Manual Name) for DMA1_CH20_CHCFGR */
#define DMA1_CHCFGR020 (DMA1_CH20_CHCFGR)

/** \brief 2298, DMA channel 020 shadow address register */
#define DMA1_CH20_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416298u)
/** Alias (User Manual Name) for DMA1_CH20_SHADR */
#define DMA1_SHADR020 (DMA1_CH20_SHADR)

/** \brief 229C, DMA channel 020 control and status register */
#define DMA1_CH20_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441629Cu)
/** Alias (User Manual Name) for DMA1_CH20_CHCSR */
#define DMA1_CHCSR020 (DMA1_CH20_CHCSR)

/** \brief 22A0, DMA channel 021 read data CRC register */
#define DMA1_CH21_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44162A0u)
/** Alias (User Manual Name) for DMA1_CH21_RDCRCR */
#define DMA1_RDCRCR021 (DMA1_CH21_RDCRCR)

/** \brief 22A4, DMA channel 021 source and destination address CRC register */
#define DMA1_CH21_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44162A4u)
/** Alias (User Manual Name) for DMA1_CH21_SDCRCR */
#define DMA1_SDCRCR021 (DMA1_CH21_SDCRCR)

/** \brief 22A8, DMA channel 021 source address register */
#define DMA1_CH21_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44162A8u)
/** Alias (User Manual Name) for DMA1_CH21_SADR */
#define DMA1_SADR021 (DMA1_CH21_SADR)

/** \brief 22AC, DMA channel 021 destination address register */
#define DMA1_CH21_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44162ACu)
/** Alias (User Manual Name) for DMA1_CH21_DADR */
#define DMA1_DADR021 (DMA1_CH21_DADR)

/** \brief 22B0, DMA channel 021 address and interrupt control register */
#define DMA1_CH21_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44162B0u)
/** Alias (User Manual Name) for DMA1_CH21_ADICR */
#define DMA1_ADICR021 (DMA1_CH21_ADICR)

/** \brief 22B4, DMA channel 021 configuration register */
#define DMA1_CH21_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44162B4u)
/** Alias (User Manual Name) for DMA1_CH21_CHCFGR */
#define DMA1_CHCFGR021 (DMA1_CH21_CHCFGR)

/** \brief 22B8, DMA channel 021 shadow address register */
#define DMA1_CH21_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44162B8u)
/** Alias (User Manual Name) for DMA1_CH21_SHADR */
#define DMA1_SHADR021 (DMA1_CH21_SHADR)

/** \brief 22BC, DMA channel 021 control and status register */
#define DMA1_CH21_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44162BCu)
/** Alias (User Manual Name) for DMA1_CH21_CHCSR */
#define DMA1_CHCSR021 (DMA1_CH21_CHCSR)

/** \brief 22C0, DMA channel 022 read data CRC register */
#define DMA1_CH22_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44162C0u)
/** Alias (User Manual Name) for DMA1_CH22_RDCRCR */
#define DMA1_RDCRCR022 (DMA1_CH22_RDCRCR)

/** \brief 22C4, DMA channel 022 source and destination address CRC register */
#define DMA1_CH22_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44162C4u)
/** Alias (User Manual Name) for DMA1_CH22_SDCRCR */
#define DMA1_SDCRCR022 (DMA1_CH22_SDCRCR)

/** \brief 22C8, DMA channel 022 source address register */
#define DMA1_CH22_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44162C8u)
/** Alias (User Manual Name) for DMA1_CH22_SADR */
#define DMA1_SADR022 (DMA1_CH22_SADR)

/** \brief 22CC, DMA channel 022 destination address register */
#define DMA1_CH22_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44162CCu)
/** Alias (User Manual Name) for DMA1_CH22_DADR */
#define DMA1_DADR022 (DMA1_CH22_DADR)

/** \brief 22D0, DMA channel 022 address and interrupt control register */
#define DMA1_CH22_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44162D0u)
/** Alias (User Manual Name) for DMA1_CH22_ADICR */
#define DMA1_ADICR022 (DMA1_CH22_ADICR)

/** \brief 22D4, DMA channel 022 configuration register */
#define DMA1_CH22_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44162D4u)
/** Alias (User Manual Name) for DMA1_CH22_CHCFGR */
#define DMA1_CHCFGR022 (DMA1_CH22_CHCFGR)

/** \brief 22D8, DMA channel 022 shadow address register */
#define DMA1_CH22_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44162D8u)
/** Alias (User Manual Name) for DMA1_CH22_SHADR */
#define DMA1_SHADR022 (DMA1_CH22_SHADR)

/** \brief 22DC, DMA channel 022 control and status register */
#define DMA1_CH22_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44162DCu)
/** Alias (User Manual Name) for DMA1_CH22_CHCSR */
#define DMA1_CHCSR022 (DMA1_CH22_CHCSR)

/** \brief 22E0, DMA channel 023 read data CRC register */
#define DMA1_CH23_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44162E0u)
/** Alias (User Manual Name) for DMA1_CH23_RDCRCR */
#define DMA1_RDCRCR023 (DMA1_CH23_RDCRCR)

/** \brief 22E4, DMA channel 023 source and destination address CRC register */
#define DMA1_CH23_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44162E4u)
/** Alias (User Manual Name) for DMA1_CH23_SDCRCR */
#define DMA1_SDCRCR023 (DMA1_CH23_SDCRCR)

/** \brief 22E8, DMA channel 023 source address register */
#define DMA1_CH23_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44162E8u)
/** Alias (User Manual Name) for DMA1_CH23_SADR */
#define DMA1_SADR023 (DMA1_CH23_SADR)

/** \brief 22EC, DMA channel 023 destination address register */
#define DMA1_CH23_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44162ECu)
/** Alias (User Manual Name) for DMA1_CH23_DADR */
#define DMA1_DADR023 (DMA1_CH23_DADR)

/** \brief 22F0, DMA channel 023 address and interrupt control register */
#define DMA1_CH23_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44162F0u)
/** Alias (User Manual Name) for DMA1_CH23_ADICR */
#define DMA1_ADICR023 (DMA1_CH23_ADICR)

/** \brief 22F4, DMA channel 023 configuration register */
#define DMA1_CH23_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44162F4u)
/** Alias (User Manual Name) for DMA1_CH23_CHCFGR */
#define DMA1_CHCFGR023 (DMA1_CH23_CHCFGR)

/** \brief 22F8, DMA channel 023 shadow address register */
#define DMA1_CH23_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44162F8u)
/** Alias (User Manual Name) for DMA1_CH23_SHADR */
#define DMA1_SHADR023 (DMA1_CH23_SHADR)

/** \brief 22FC, DMA channel 023 control and status register */
#define DMA1_CH23_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44162FCu)
/** Alias (User Manual Name) for DMA1_CH23_CHCSR */
#define DMA1_CHCSR023 (DMA1_CH23_CHCSR)

/** \brief 2300, DMA channel 024 read data CRC register */
#define DMA1_CH24_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416300u)
/** Alias (User Manual Name) for DMA1_CH24_RDCRCR */
#define DMA1_RDCRCR024 (DMA1_CH24_RDCRCR)

/** \brief 2304, DMA channel 024 source and destination address CRC register */
#define DMA1_CH24_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416304u)
/** Alias (User Manual Name) for DMA1_CH24_SDCRCR */
#define DMA1_SDCRCR024 (DMA1_CH24_SDCRCR)

/** \brief 2308, DMA channel 024 source address register */
#define DMA1_CH24_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416308u)
/** Alias (User Manual Name) for DMA1_CH24_SADR */
#define DMA1_SADR024 (DMA1_CH24_SADR)

/** \brief 230C, DMA channel 024 destination address register */
#define DMA1_CH24_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441630Cu)
/** Alias (User Manual Name) for DMA1_CH24_DADR */
#define DMA1_DADR024 (DMA1_CH24_DADR)

/** \brief 2310, DMA channel 024 address and interrupt control register */
#define DMA1_CH24_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416310u)
/** Alias (User Manual Name) for DMA1_CH24_ADICR */
#define DMA1_ADICR024 (DMA1_CH24_ADICR)

/** \brief 2314, DMA channel 024 configuration register */
#define DMA1_CH24_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416314u)
/** Alias (User Manual Name) for DMA1_CH24_CHCFGR */
#define DMA1_CHCFGR024 (DMA1_CH24_CHCFGR)

/** \brief 2318, DMA channel 024 shadow address register */
#define DMA1_CH24_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416318u)
/** Alias (User Manual Name) for DMA1_CH24_SHADR */
#define DMA1_SHADR024 (DMA1_CH24_SHADR)

/** \brief 231C, DMA channel 024 control and status register */
#define DMA1_CH24_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441631Cu)
/** Alias (User Manual Name) for DMA1_CH24_CHCSR */
#define DMA1_CHCSR024 (DMA1_CH24_CHCSR)

/** \brief 2320, DMA channel 025 read data CRC register */
#define DMA1_CH25_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416320u)
/** Alias (User Manual Name) for DMA1_CH25_RDCRCR */
#define DMA1_RDCRCR025 (DMA1_CH25_RDCRCR)

/** \brief 2324, DMA channel 025 source and destination address CRC register */
#define DMA1_CH25_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416324u)
/** Alias (User Manual Name) for DMA1_CH25_SDCRCR */
#define DMA1_SDCRCR025 (DMA1_CH25_SDCRCR)

/** \brief 2328, DMA channel 025 source address register */
#define DMA1_CH25_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416328u)
/** Alias (User Manual Name) for DMA1_CH25_SADR */
#define DMA1_SADR025 (DMA1_CH25_SADR)

/** \brief 232C, DMA channel 025 destination address register */
#define DMA1_CH25_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441632Cu)
/** Alias (User Manual Name) for DMA1_CH25_DADR */
#define DMA1_DADR025 (DMA1_CH25_DADR)

/** \brief 2330, DMA channel 025 address and interrupt control register */
#define DMA1_CH25_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416330u)
/** Alias (User Manual Name) for DMA1_CH25_ADICR */
#define DMA1_ADICR025 (DMA1_CH25_ADICR)

/** \brief 2334, DMA channel 025 configuration register */
#define DMA1_CH25_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416334u)
/** Alias (User Manual Name) for DMA1_CH25_CHCFGR */
#define DMA1_CHCFGR025 (DMA1_CH25_CHCFGR)

/** \brief 2338, DMA channel 025 shadow address register */
#define DMA1_CH25_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416338u)
/** Alias (User Manual Name) for DMA1_CH25_SHADR */
#define DMA1_SHADR025 (DMA1_CH25_SHADR)

/** \brief 233C, DMA channel 025 control and status register */
#define DMA1_CH25_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441633Cu)
/** Alias (User Manual Name) for DMA1_CH25_CHCSR */
#define DMA1_CHCSR025 (DMA1_CH25_CHCSR)

/** \brief 2340, DMA channel 026 read data CRC register */
#define DMA1_CH26_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416340u)
/** Alias (User Manual Name) for DMA1_CH26_RDCRCR */
#define DMA1_RDCRCR026 (DMA1_CH26_RDCRCR)

/** \brief 2344, DMA channel 026 source and destination address CRC register */
#define DMA1_CH26_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416344u)
/** Alias (User Manual Name) for DMA1_CH26_SDCRCR */
#define DMA1_SDCRCR026 (DMA1_CH26_SDCRCR)

/** \brief 2348, DMA channel 026 source address register */
#define DMA1_CH26_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416348u)
/** Alias (User Manual Name) for DMA1_CH26_SADR */
#define DMA1_SADR026 (DMA1_CH26_SADR)

/** \brief 234C, DMA channel 026 destination address register */
#define DMA1_CH26_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441634Cu)
/** Alias (User Manual Name) for DMA1_CH26_DADR */
#define DMA1_DADR026 (DMA1_CH26_DADR)

/** \brief 2350, DMA channel 026 address and interrupt control register */
#define DMA1_CH26_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416350u)
/** Alias (User Manual Name) for DMA1_CH26_ADICR */
#define DMA1_ADICR026 (DMA1_CH26_ADICR)

/** \brief 2354, DMA channel 026 configuration register */
#define DMA1_CH26_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416354u)
/** Alias (User Manual Name) for DMA1_CH26_CHCFGR */
#define DMA1_CHCFGR026 (DMA1_CH26_CHCFGR)

/** \brief 2358, DMA channel 026 shadow address register */
#define DMA1_CH26_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416358u)
/** Alias (User Manual Name) for DMA1_CH26_SHADR */
#define DMA1_SHADR026 (DMA1_CH26_SHADR)

/** \brief 235C, DMA channel 026 control and status register */
#define DMA1_CH26_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441635Cu)
/** Alias (User Manual Name) for DMA1_CH26_CHCSR */
#define DMA1_CHCSR026 (DMA1_CH26_CHCSR)

/** \brief 2360, DMA channel 027 read data CRC register */
#define DMA1_CH27_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416360u)
/** Alias (User Manual Name) for DMA1_CH27_RDCRCR */
#define DMA1_RDCRCR027 (DMA1_CH27_RDCRCR)

/** \brief 2364, DMA channel 027 source and destination address CRC register */
#define DMA1_CH27_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416364u)
/** Alias (User Manual Name) for DMA1_CH27_SDCRCR */
#define DMA1_SDCRCR027 (DMA1_CH27_SDCRCR)

/** \brief 2368, DMA channel 027 source address register */
#define DMA1_CH27_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416368u)
/** Alias (User Manual Name) for DMA1_CH27_SADR */
#define DMA1_SADR027 (DMA1_CH27_SADR)

/** \brief 236C, DMA channel 027 destination address register */
#define DMA1_CH27_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441636Cu)
/** Alias (User Manual Name) for DMA1_CH27_DADR */
#define DMA1_DADR027 (DMA1_CH27_DADR)

/** \brief 2370, DMA channel 027 address and interrupt control register */
#define DMA1_CH27_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416370u)
/** Alias (User Manual Name) for DMA1_CH27_ADICR */
#define DMA1_ADICR027 (DMA1_CH27_ADICR)

/** \brief 2374, DMA channel 027 configuration register */
#define DMA1_CH27_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416374u)
/** Alias (User Manual Name) for DMA1_CH27_CHCFGR */
#define DMA1_CHCFGR027 (DMA1_CH27_CHCFGR)

/** \brief 2378, DMA channel 027 shadow address register */
#define DMA1_CH27_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416378u)
/** Alias (User Manual Name) for DMA1_CH27_SHADR */
#define DMA1_SHADR027 (DMA1_CH27_SHADR)

/** \brief 237C, DMA channel 027 control and status register */
#define DMA1_CH27_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441637Cu)
/** Alias (User Manual Name) for DMA1_CH27_CHCSR */
#define DMA1_CHCSR027 (DMA1_CH27_CHCSR)

/** \brief 2380, DMA channel 028 read data CRC register */
#define DMA1_CH28_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416380u)
/** Alias (User Manual Name) for DMA1_CH28_RDCRCR */
#define DMA1_RDCRCR028 (DMA1_CH28_RDCRCR)

/** \brief 2384, DMA channel 028 source and destination address CRC register */
#define DMA1_CH28_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416384u)
/** Alias (User Manual Name) for DMA1_CH28_SDCRCR */
#define DMA1_SDCRCR028 (DMA1_CH28_SDCRCR)

/** \brief 2388, DMA channel 028 source address register */
#define DMA1_CH28_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416388u)
/** Alias (User Manual Name) for DMA1_CH28_SADR */
#define DMA1_SADR028 (DMA1_CH28_SADR)

/** \brief 238C, DMA channel 028 destination address register */
#define DMA1_CH28_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441638Cu)
/** Alias (User Manual Name) for DMA1_CH28_DADR */
#define DMA1_DADR028 (DMA1_CH28_DADR)

/** \brief 2390, DMA channel 028 address and interrupt control register */
#define DMA1_CH28_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416390u)
/** Alias (User Manual Name) for DMA1_CH28_ADICR */
#define DMA1_ADICR028 (DMA1_CH28_ADICR)

/** \brief 2394, DMA channel 028 configuration register */
#define DMA1_CH28_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416394u)
/** Alias (User Manual Name) for DMA1_CH28_CHCFGR */
#define DMA1_CHCFGR028 (DMA1_CH28_CHCFGR)

/** \brief 2398, DMA channel 028 shadow address register */
#define DMA1_CH28_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416398u)
/** Alias (User Manual Name) for DMA1_CH28_SHADR */
#define DMA1_SHADR028 (DMA1_CH28_SHADR)

/** \brief 239C, DMA channel 028 control and status register */
#define DMA1_CH28_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441639Cu)
/** Alias (User Manual Name) for DMA1_CH28_CHCSR */
#define DMA1_CHCSR028 (DMA1_CH28_CHCSR)

/** \brief 23A0, DMA channel 029 read data CRC register */
#define DMA1_CH29_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44163A0u)
/** Alias (User Manual Name) for DMA1_CH29_RDCRCR */
#define DMA1_RDCRCR029 (DMA1_CH29_RDCRCR)

/** \brief 23A4, DMA channel 029 source and destination address CRC register */
#define DMA1_CH29_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44163A4u)
/** Alias (User Manual Name) for DMA1_CH29_SDCRCR */
#define DMA1_SDCRCR029 (DMA1_CH29_SDCRCR)

/** \brief 23A8, DMA channel 029 source address register */
#define DMA1_CH29_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44163A8u)
/** Alias (User Manual Name) for DMA1_CH29_SADR */
#define DMA1_SADR029 (DMA1_CH29_SADR)

/** \brief 23AC, DMA channel 029 destination address register */
#define DMA1_CH29_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44163ACu)
/** Alias (User Manual Name) for DMA1_CH29_DADR */
#define DMA1_DADR029 (DMA1_CH29_DADR)

/** \brief 23B0, DMA channel 029 address and interrupt control register */
#define DMA1_CH29_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44163B0u)
/** Alias (User Manual Name) for DMA1_CH29_ADICR */
#define DMA1_ADICR029 (DMA1_CH29_ADICR)

/** \brief 23B4, DMA channel 029 configuration register */
#define DMA1_CH29_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44163B4u)
/** Alias (User Manual Name) for DMA1_CH29_CHCFGR */
#define DMA1_CHCFGR029 (DMA1_CH29_CHCFGR)

/** \brief 23B8, DMA channel 029 shadow address register */
#define DMA1_CH29_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44163B8u)
/** Alias (User Manual Name) for DMA1_CH29_SHADR */
#define DMA1_SHADR029 (DMA1_CH29_SHADR)

/** \brief 23BC, DMA channel 029 control and status register */
#define DMA1_CH29_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44163BCu)
/** Alias (User Manual Name) for DMA1_CH29_CHCSR */
#define DMA1_CHCSR029 (DMA1_CH29_CHCSR)

/** \brief 23C0, DMA channel 030 read data CRC register */
#define DMA1_CH30_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44163C0u)
/** Alias (User Manual Name) for DMA1_CH30_RDCRCR */
#define DMA1_RDCRCR030 (DMA1_CH30_RDCRCR)

/** \brief 23C4, DMA channel 030 source and destination address CRC register */
#define DMA1_CH30_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44163C4u)
/** Alias (User Manual Name) for DMA1_CH30_SDCRCR */
#define DMA1_SDCRCR030 (DMA1_CH30_SDCRCR)

/** \brief 23C8, DMA channel 030 source address register */
#define DMA1_CH30_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44163C8u)
/** Alias (User Manual Name) for DMA1_CH30_SADR */
#define DMA1_SADR030 (DMA1_CH30_SADR)

/** \brief 23CC, DMA channel 030 destination address register */
#define DMA1_CH30_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44163CCu)
/** Alias (User Manual Name) for DMA1_CH30_DADR */
#define DMA1_DADR030 (DMA1_CH30_DADR)

/** \brief 23D0, DMA channel 030 address and interrupt control register */
#define DMA1_CH30_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44163D0u)
/** Alias (User Manual Name) for DMA1_CH30_ADICR */
#define DMA1_ADICR030 (DMA1_CH30_ADICR)

/** \brief 23D4, DMA channel 030 configuration register */
#define DMA1_CH30_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44163D4u)
/** Alias (User Manual Name) for DMA1_CH30_CHCFGR */
#define DMA1_CHCFGR030 (DMA1_CH30_CHCFGR)

/** \brief 23D8, DMA channel 030 shadow address register */
#define DMA1_CH30_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44163D8u)
/** Alias (User Manual Name) for DMA1_CH30_SHADR */
#define DMA1_SHADR030 (DMA1_CH30_SHADR)

/** \brief 23DC, DMA channel 030 control and status register */
#define DMA1_CH30_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44163DCu)
/** Alias (User Manual Name) for DMA1_CH30_CHCSR */
#define DMA1_CHCSR030 (DMA1_CH30_CHCSR)

/** \brief 23E0, DMA channel 031 read data CRC register */
#define DMA1_CH31_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44163E0u)
/** Alias (User Manual Name) for DMA1_CH31_RDCRCR */
#define DMA1_RDCRCR031 (DMA1_CH31_RDCRCR)

/** \brief 23E4, DMA channel 031 source and destination address CRC register */
#define DMA1_CH31_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44163E4u)
/** Alias (User Manual Name) for DMA1_CH31_SDCRCR */
#define DMA1_SDCRCR031 (DMA1_CH31_SDCRCR)

/** \brief 23E8, DMA channel 031 source address register */
#define DMA1_CH31_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44163E8u)
/** Alias (User Manual Name) for DMA1_CH31_SADR */
#define DMA1_SADR031 (DMA1_CH31_SADR)

/** \brief 23EC, DMA channel 031 destination address register */
#define DMA1_CH31_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44163ECu)
/** Alias (User Manual Name) for DMA1_CH31_DADR */
#define DMA1_DADR031 (DMA1_CH31_DADR)

/** \brief 23F0, DMA channel 031 address and interrupt control register */
#define DMA1_CH31_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44163F0u)
/** Alias (User Manual Name) for DMA1_CH31_ADICR */
#define DMA1_ADICR031 (DMA1_CH31_ADICR)

/** \brief 23F4, DMA channel 031 configuration register */
#define DMA1_CH31_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44163F4u)
/** Alias (User Manual Name) for DMA1_CH31_CHCFGR */
#define DMA1_CHCFGR031 (DMA1_CH31_CHCFGR)

/** \brief 23F8, DMA channel 031 shadow address register */
#define DMA1_CH31_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44163F8u)
/** Alias (User Manual Name) for DMA1_CH31_SHADR */
#define DMA1_SHADR031 (DMA1_CH31_SHADR)

/** \brief 23FC, DMA channel 031 control and status register */
#define DMA1_CH31_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44163FCu)
/** Alias (User Manual Name) for DMA1_CH31_CHCSR */
#define DMA1_CHCSR031 (DMA1_CH31_CHCSR)

/** \brief 2400, DMA channel 032 read data CRC register */
#define DMA1_CH32_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416400u)
/** Alias (User Manual Name) for DMA1_CH32_RDCRCR */
#define DMA1_RDCRCR032 (DMA1_CH32_RDCRCR)

/** \brief 2404, DMA channel 032 source and destination address CRC register */
#define DMA1_CH32_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416404u)
/** Alias (User Manual Name) for DMA1_CH32_SDCRCR */
#define DMA1_SDCRCR032 (DMA1_CH32_SDCRCR)

/** \brief 2408, DMA channel 032 source address register */
#define DMA1_CH32_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416408u)
/** Alias (User Manual Name) for DMA1_CH32_SADR */
#define DMA1_SADR032 (DMA1_CH32_SADR)

/** \brief 240C, DMA channel 032 destination address register */
#define DMA1_CH32_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441640Cu)
/** Alias (User Manual Name) for DMA1_CH32_DADR */
#define DMA1_DADR032 (DMA1_CH32_DADR)

/** \brief 2410, DMA channel 032 address and interrupt control register */
#define DMA1_CH32_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416410u)
/** Alias (User Manual Name) for DMA1_CH32_ADICR */
#define DMA1_ADICR032 (DMA1_CH32_ADICR)

/** \brief 2414, DMA channel 032 configuration register */
#define DMA1_CH32_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416414u)
/** Alias (User Manual Name) for DMA1_CH32_CHCFGR */
#define DMA1_CHCFGR032 (DMA1_CH32_CHCFGR)

/** \brief 2418, DMA channel 032 shadow address register */
#define DMA1_CH32_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416418u)
/** Alias (User Manual Name) for DMA1_CH32_SHADR */
#define DMA1_SHADR032 (DMA1_CH32_SHADR)

/** \brief 241C, DMA channel 032 control and status register */
#define DMA1_CH32_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441641Cu)
/** Alias (User Manual Name) for DMA1_CH32_CHCSR */
#define DMA1_CHCSR032 (DMA1_CH32_CHCSR)

/** \brief 2420, DMA channel 033 read data CRC register */
#define DMA1_CH33_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416420u)
/** Alias (User Manual Name) for DMA1_CH33_RDCRCR */
#define DMA1_RDCRCR033 (DMA1_CH33_RDCRCR)

/** \brief 2424, DMA channel 033 source and destination address CRC register */
#define DMA1_CH33_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416424u)
/** Alias (User Manual Name) for DMA1_CH33_SDCRCR */
#define DMA1_SDCRCR033 (DMA1_CH33_SDCRCR)

/** \brief 2428, DMA channel 033 source address register */
#define DMA1_CH33_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416428u)
/** Alias (User Manual Name) for DMA1_CH33_SADR */
#define DMA1_SADR033 (DMA1_CH33_SADR)

/** \brief 242C, DMA channel 033 destination address register */
#define DMA1_CH33_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441642Cu)
/** Alias (User Manual Name) for DMA1_CH33_DADR */
#define DMA1_DADR033 (DMA1_CH33_DADR)

/** \brief 2430, DMA channel 033 address and interrupt control register */
#define DMA1_CH33_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416430u)
/** Alias (User Manual Name) for DMA1_CH33_ADICR */
#define DMA1_ADICR033 (DMA1_CH33_ADICR)

/** \brief 2434, DMA channel 033 configuration register */
#define DMA1_CH33_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416434u)
/** Alias (User Manual Name) for DMA1_CH33_CHCFGR */
#define DMA1_CHCFGR033 (DMA1_CH33_CHCFGR)

/** \brief 2438, DMA channel 033 shadow address register */
#define DMA1_CH33_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416438u)
/** Alias (User Manual Name) for DMA1_CH33_SHADR */
#define DMA1_SHADR033 (DMA1_CH33_SHADR)

/** \brief 243C, DMA channel 033 control and status register */
#define DMA1_CH33_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441643Cu)
/** Alias (User Manual Name) for DMA1_CH33_CHCSR */
#define DMA1_CHCSR033 (DMA1_CH33_CHCSR)

/** \brief 2440, DMA channel 034 read data CRC register */
#define DMA1_CH34_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416440u)
/** Alias (User Manual Name) for DMA1_CH34_RDCRCR */
#define DMA1_RDCRCR034 (DMA1_CH34_RDCRCR)

/** \brief 2444, DMA channel 034 source and destination address CRC register */
#define DMA1_CH34_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416444u)
/** Alias (User Manual Name) for DMA1_CH34_SDCRCR */
#define DMA1_SDCRCR034 (DMA1_CH34_SDCRCR)

/** \brief 2448, DMA channel 034 source address register */
#define DMA1_CH34_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416448u)
/** Alias (User Manual Name) for DMA1_CH34_SADR */
#define DMA1_SADR034 (DMA1_CH34_SADR)

/** \brief 244C, DMA channel 034 destination address register */
#define DMA1_CH34_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441644Cu)
/** Alias (User Manual Name) for DMA1_CH34_DADR */
#define DMA1_DADR034 (DMA1_CH34_DADR)

/** \brief 2450, DMA channel 034 address and interrupt control register */
#define DMA1_CH34_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416450u)
/** Alias (User Manual Name) for DMA1_CH34_ADICR */
#define DMA1_ADICR034 (DMA1_CH34_ADICR)

/** \brief 2454, DMA channel 034 configuration register */
#define DMA1_CH34_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416454u)
/** Alias (User Manual Name) for DMA1_CH34_CHCFGR */
#define DMA1_CHCFGR034 (DMA1_CH34_CHCFGR)

/** \brief 2458, DMA channel 034 shadow address register */
#define DMA1_CH34_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416458u)
/** Alias (User Manual Name) for DMA1_CH34_SHADR */
#define DMA1_SHADR034 (DMA1_CH34_SHADR)

/** \brief 245C, DMA channel 034 control and status register */
#define DMA1_CH34_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441645Cu)
/** Alias (User Manual Name) for DMA1_CH34_CHCSR */
#define DMA1_CHCSR034 (DMA1_CH34_CHCSR)

/** \brief 2460, DMA channel 035 read data CRC register */
#define DMA1_CH35_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416460u)
/** Alias (User Manual Name) for DMA1_CH35_RDCRCR */
#define DMA1_RDCRCR035 (DMA1_CH35_RDCRCR)

/** \brief 2464, DMA channel 035 source and destination address CRC register */
#define DMA1_CH35_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416464u)
/** Alias (User Manual Name) for DMA1_CH35_SDCRCR */
#define DMA1_SDCRCR035 (DMA1_CH35_SDCRCR)

/** \brief 2468, DMA channel 035 source address register */
#define DMA1_CH35_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416468u)
/** Alias (User Manual Name) for DMA1_CH35_SADR */
#define DMA1_SADR035 (DMA1_CH35_SADR)

/** \brief 246C, DMA channel 035 destination address register */
#define DMA1_CH35_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441646Cu)
/** Alias (User Manual Name) for DMA1_CH35_DADR */
#define DMA1_DADR035 (DMA1_CH35_DADR)

/** \brief 2470, DMA channel 035 address and interrupt control register */
#define DMA1_CH35_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416470u)
/** Alias (User Manual Name) for DMA1_CH35_ADICR */
#define DMA1_ADICR035 (DMA1_CH35_ADICR)

/** \brief 2474, DMA channel 035 configuration register */
#define DMA1_CH35_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416474u)
/** Alias (User Manual Name) for DMA1_CH35_CHCFGR */
#define DMA1_CHCFGR035 (DMA1_CH35_CHCFGR)

/** \brief 2478, DMA channel 035 shadow address register */
#define DMA1_CH35_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416478u)
/** Alias (User Manual Name) for DMA1_CH35_SHADR */
#define DMA1_SHADR035 (DMA1_CH35_SHADR)

/** \brief 247C, DMA channel 035 control and status register */
#define DMA1_CH35_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441647Cu)
/** Alias (User Manual Name) for DMA1_CH35_CHCSR */
#define DMA1_CHCSR035 (DMA1_CH35_CHCSR)

/** \brief 2480, DMA channel 036 read data CRC register */
#define DMA1_CH36_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416480u)
/** Alias (User Manual Name) for DMA1_CH36_RDCRCR */
#define DMA1_RDCRCR036 (DMA1_CH36_RDCRCR)

/** \brief 2484, DMA channel 036 source and destination address CRC register */
#define DMA1_CH36_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416484u)
/** Alias (User Manual Name) for DMA1_CH36_SDCRCR */
#define DMA1_SDCRCR036 (DMA1_CH36_SDCRCR)

/** \brief 2488, DMA channel 036 source address register */
#define DMA1_CH36_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416488u)
/** Alias (User Manual Name) for DMA1_CH36_SADR */
#define DMA1_SADR036 (DMA1_CH36_SADR)

/** \brief 248C, DMA channel 036 destination address register */
#define DMA1_CH36_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441648Cu)
/** Alias (User Manual Name) for DMA1_CH36_DADR */
#define DMA1_DADR036 (DMA1_CH36_DADR)

/** \brief 2490, DMA channel 036 address and interrupt control register */
#define DMA1_CH36_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416490u)
/** Alias (User Manual Name) for DMA1_CH36_ADICR */
#define DMA1_ADICR036 (DMA1_CH36_ADICR)

/** \brief 2494, DMA channel 036 configuration register */
#define DMA1_CH36_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416494u)
/** Alias (User Manual Name) for DMA1_CH36_CHCFGR */
#define DMA1_CHCFGR036 (DMA1_CH36_CHCFGR)

/** \brief 2498, DMA channel 036 shadow address register */
#define DMA1_CH36_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416498u)
/** Alias (User Manual Name) for DMA1_CH36_SHADR */
#define DMA1_SHADR036 (DMA1_CH36_SHADR)

/** \brief 249C, DMA channel 036 control and status register */
#define DMA1_CH36_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441649Cu)
/** Alias (User Manual Name) for DMA1_CH36_CHCSR */
#define DMA1_CHCSR036 (DMA1_CH36_CHCSR)

/** \brief 24A0, DMA channel 037 read data CRC register */
#define DMA1_CH37_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44164A0u)
/** Alias (User Manual Name) for DMA1_CH37_RDCRCR */
#define DMA1_RDCRCR037 (DMA1_CH37_RDCRCR)

/** \brief 24A4, DMA channel 037 source and destination address CRC register */
#define DMA1_CH37_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44164A4u)
/** Alias (User Manual Name) for DMA1_CH37_SDCRCR */
#define DMA1_SDCRCR037 (DMA1_CH37_SDCRCR)

/** \brief 24A8, DMA channel 037 source address register */
#define DMA1_CH37_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44164A8u)
/** Alias (User Manual Name) for DMA1_CH37_SADR */
#define DMA1_SADR037 (DMA1_CH37_SADR)

/** \brief 24AC, DMA channel 037 destination address register */
#define DMA1_CH37_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44164ACu)
/** Alias (User Manual Name) for DMA1_CH37_DADR */
#define DMA1_DADR037 (DMA1_CH37_DADR)

/** \brief 24B0, DMA channel 037 address and interrupt control register */
#define DMA1_CH37_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44164B0u)
/** Alias (User Manual Name) for DMA1_CH37_ADICR */
#define DMA1_ADICR037 (DMA1_CH37_ADICR)

/** \brief 24B4, DMA channel 037 configuration register */
#define DMA1_CH37_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44164B4u)
/** Alias (User Manual Name) for DMA1_CH37_CHCFGR */
#define DMA1_CHCFGR037 (DMA1_CH37_CHCFGR)

/** \brief 24B8, DMA channel 037 shadow address register */
#define DMA1_CH37_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44164B8u)
/** Alias (User Manual Name) for DMA1_CH37_SHADR */
#define DMA1_SHADR037 (DMA1_CH37_SHADR)

/** \brief 24BC, DMA channel 037 control and status register */
#define DMA1_CH37_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44164BCu)
/** Alias (User Manual Name) for DMA1_CH37_CHCSR */
#define DMA1_CHCSR037 (DMA1_CH37_CHCSR)

/** \brief 24C0, DMA channel 038 read data CRC register */
#define DMA1_CH38_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44164C0u)
/** Alias (User Manual Name) for DMA1_CH38_RDCRCR */
#define DMA1_RDCRCR038 (DMA1_CH38_RDCRCR)

/** \brief 24C4, DMA channel 038 source and destination address CRC register */
#define DMA1_CH38_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44164C4u)
/** Alias (User Manual Name) for DMA1_CH38_SDCRCR */
#define DMA1_SDCRCR038 (DMA1_CH38_SDCRCR)

/** \brief 24C8, DMA channel 038 source address register */
#define DMA1_CH38_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44164C8u)
/** Alias (User Manual Name) for DMA1_CH38_SADR */
#define DMA1_SADR038 (DMA1_CH38_SADR)

/** \brief 24CC, DMA channel 038 destination address register */
#define DMA1_CH38_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44164CCu)
/** Alias (User Manual Name) for DMA1_CH38_DADR */
#define DMA1_DADR038 (DMA1_CH38_DADR)

/** \brief 24D0, DMA channel 038 address and interrupt control register */
#define DMA1_CH38_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44164D0u)
/** Alias (User Manual Name) for DMA1_CH38_ADICR */
#define DMA1_ADICR038 (DMA1_CH38_ADICR)

/** \brief 24D4, DMA channel 038 configuration register */
#define DMA1_CH38_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44164D4u)
/** Alias (User Manual Name) for DMA1_CH38_CHCFGR */
#define DMA1_CHCFGR038 (DMA1_CH38_CHCFGR)

/** \brief 24D8, DMA channel 038 shadow address register */
#define DMA1_CH38_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44164D8u)
/** Alias (User Manual Name) for DMA1_CH38_SHADR */
#define DMA1_SHADR038 (DMA1_CH38_SHADR)

/** \brief 24DC, DMA channel 038 control and status register */
#define DMA1_CH38_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44164DCu)
/** Alias (User Manual Name) for DMA1_CH38_CHCSR */
#define DMA1_CHCSR038 (DMA1_CH38_CHCSR)

/** \brief 24E0, DMA channel 039 read data CRC register */
#define DMA1_CH39_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44164E0u)
/** Alias (User Manual Name) for DMA1_CH39_RDCRCR */
#define DMA1_RDCRCR039 (DMA1_CH39_RDCRCR)

/** \brief 24E4, DMA channel 039 source and destination address CRC register */
#define DMA1_CH39_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44164E4u)
/** Alias (User Manual Name) for DMA1_CH39_SDCRCR */
#define DMA1_SDCRCR039 (DMA1_CH39_SDCRCR)

/** \brief 24E8, DMA channel 039 source address register */
#define DMA1_CH39_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44164E8u)
/** Alias (User Manual Name) for DMA1_CH39_SADR */
#define DMA1_SADR039 (DMA1_CH39_SADR)

/** \brief 24EC, DMA channel 039 destination address register */
#define DMA1_CH39_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44164ECu)
/** Alias (User Manual Name) for DMA1_CH39_DADR */
#define DMA1_DADR039 (DMA1_CH39_DADR)

/** \brief 24F0, DMA channel 039 address and interrupt control register */
#define DMA1_CH39_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44164F0u)
/** Alias (User Manual Name) for DMA1_CH39_ADICR */
#define DMA1_ADICR039 (DMA1_CH39_ADICR)

/** \brief 24F4, DMA channel 039 configuration register */
#define DMA1_CH39_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44164F4u)
/** Alias (User Manual Name) for DMA1_CH39_CHCFGR */
#define DMA1_CHCFGR039 (DMA1_CH39_CHCFGR)

/** \brief 24F8, DMA channel 039 shadow address register */
#define DMA1_CH39_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44164F8u)
/** Alias (User Manual Name) for DMA1_CH39_SHADR */
#define DMA1_SHADR039 (DMA1_CH39_SHADR)

/** \brief 24FC, DMA channel 039 control and status register */
#define DMA1_CH39_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44164FCu)
/** Alias (User Manual Name) for DMA1_CH39_CHCSR */
#define DMA1_CHCSR039 (DMA1_CH39_CHCSR)

/** \brief 2500, DMA channel 040 read data CRC register */
#define DMA1_CH40_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416500u)
/** Alias (User Manual Name) for DMA1_CH40_RDCRCR */
#define DMA1_RDCRCR040 (DMA1_CH40_RDCRCR)

/** \brief 2504, DMA channel 040 source and destination address CRC register */
#define DMA1_CH40_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416504u)
/** Alias (User Manual Name) for DMA1_CH40_SDCRCR */
#define DMA1_SDCRCR040 (DMA1_CH40_SDCRCR)

/** \brief 2508, DMA channel 040 source address register */
#define DMA1_CH40_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416508u)
/** Alias (User Manual Name) for DMA1_CH40_SADR */
#define DMA1_SADR040 (DMA1_CH40_SADR)

/** \brief 250C, DMA channel 040 destination address register */
#define DMA1_CH40_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441650Cu)
/** Alias (User Manual Name) for DMA1_CH40_DADR */
#define DMA1_DADR040 (DMA1_CH40_DADR)

/** \brief 2510, DMA channel 040 address and interrupt control register */
#define DMA1_CH40_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416510u)
/** Alias (User Manual Name) for DMA1_CH40_ADICR */
#define DMA1_ADICR040 (DMA1_CH40_ADICR)

/** \brief 2514, DMA channel 040 configuration register */
#define DMA1_CH40_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416514u)
/** Alias (User Manual Name) for DMA1_CH40_CHCFGR */
#define DMA1_CHCFGR040 (DMA1_CH40_CHCFGR)

/** \brief 2518, DMA channel 040 shadow address register */
#define DMA1_CH40_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416518u)
/** Alias (User Manual Name) for DMA1_CH40_SHADR */
#define DMA1_SHADR040 (DMA1_CH40_SHADR)

/** \brief 251C, DMA channel 040 control and status register */
#define DMA1_CH40_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441651Cu)
/** Alias (User Manual Name) for DMA1_CH40_CHCSR */
#define DMA1_CHCSR040 (DMA1_CH40_CHCSR)

/** \brief 2520, DMA channel 041 read data CRC register */
#define DMA1_CH41_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416520u)
/** Alias (User Manual Name) for DMA1_CH41_RDCRCR */
#define DMA1_RDCRCR041 (DMA1_CH41_RDCRCR)

/** \brief 2524, DMA channel 041 source and destination address CRC register */
#define DMA1_CH41_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416524u)
/** Alias (User Manual Name) for DMA1_CH41_SDCRCR */
#define DMA1_SDCRCR041 (DMA1_CH41_SDCRCR)

/** \brief 2528, DMA channel 041 source address register */
#define DMA1_CH41_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416528u)
/** Alias (User Manual Name) for DMA1_CH41_SADR */
#define DMA1_SADR041 (DMA1_CH41_SADR)

/** \brief 252C, DMA channel 041 destination address register */
#define DMA1_CH41_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441652Cu)
/** Alias (User Manual Name) for DMA1_CH41_DADR */
#define DMA1_DADR041 (DMA1_CH41_DADR)

/** \brief 2530, DMA channel 041 address and interrupt control register */
#define DMA1_CH41_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416530u)
/** Alias (User Manual Name) for DMA1_CH41_ADICR */
#define DMA1_ADICR041 (DMA1_CH41_ADICR)

/** \brief 2534, DMA channel 041 configuration register */
#define DMA1_CH41_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416534u)
/** Alias (User Manual Name) for DMA1_CH41_CHCFGR */
#define DMA1_CHCFGR041 (DMA1_CH41_CHCFGR)

/** \brief 2538, DMA channel 041 shadow address register */
#define DMA1_CH41_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416538u)
/** Alias (User Manual Name) for DMA1_CH41_SHADR */
#define DMA1_SHADR041 (DMA1_CH41_SHADR)

/** \brief 253C, DMA channel 041 control and status register */
#define DMA1_CH41_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441653Cu)
/** Alias (User Manual Name) for DMA1_CH41_CHCSR */
#define DMA1_CHCSR041 (DMA1_CH41_CHCSR)

/** \brief 2540, DMA channel 042 read data CRC register */
#define DMA1_CH42_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416540u)
/** Alias (User Manual Name) for DMA1_CH42_RDCRCR */
#define DMA1_RDCRCR042 (DMA1_CH42_RDCRCR)

/** \brief 2544, DMA channel 042 source and destination address CRC register */
#define DMA1_CH42_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416544u)
/** Alias (User Manual Name) for DMA1_CH42_SDCRCR */
#define DMA1_SDCRCR042 (DMA1_CH42_SDCRCR)

/** \brief 2548, DMA channel 042 source address register */
#define DMA1_CH42_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416548u)
/** Alias (User Manual Name) for DMA1_CH42_SADR */
#define DMA1_SADR042 (DMA1_CH42_SADR)

/** \brief 254C, DMA channel 042 destination address register */
#define DMA1_CH42_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441654Cu)
/** Alias (User Manual Name) for DMA1_CH42_DADR */
#define DMA1_DADR042 (DMA1_CH42_DADR)

/** \brief 2550, DMA channel 042 address and interrupt control register */
#define DMA1_CH42_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416550u)
/** Alias (User Manual Name) for DMA1_CH42_ADICR */
#define DMA1_ADICR042 (DMA1_CH42_ADICR)

/** \brief 2554, DMA channel 042 configuration register */
#define DMA1_CH42_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416554u)
/** Alias (User Manual Name) for DMA1_CH42_CHCFGR */
#define DMA1_CHCFGR042 (DMA1_CH42_CHCFGR)

/** \brief 2558, DMA channel 042 shadow address register */
#define DMA1_CH42_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416558u)
/** Alias (User Manual Name) for DMA1_CH42_SHADR */
#define DMA1_SHADR042 (DMA1_CH42_SHADR)

/** \brief 255C, DMA channel 042 control and status register */
#define DMA1_CH42_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441655Cu)
/** Alias (User Manual Name) for DMA1_CH42_CHCSR */
#define DMA1_CHCSR042 (DMA1_CH42_CHCSR)

/** \brief 2560, DMA channel 043 read data CRC register */
#define DMA1_CH43_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416560u)
/** Alias (User Manual Name) for DMA1_CH43_RDCRCR */
#define DMA1_RDCRCR043 (DMA1_CH43_RDCRCR)

/** \brief 2564, DMA channel 043 source and destination address CRC register */
#define DMA1_CH43_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416564u)
/** Alias (User Manual Name) for DMA1_CH43_SDCRCR */
#define DMA1_SDCRCR043 (DMA1_CH43_SDCRCR)

/** \brief 2568, DMA channel 043 source address register */
#define DMA1_CH43_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416568u)
/** Alias (User Manual Name) for DMA1_CH43_SADR */
#define DMA1_SADR043 (DMA1_CH43_SADR)

/** \brief 256C, DMA channel 043 destination address register */
#define DMA1_CH43_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441656Cu)
/** Alias (User Manual Name) for DMA1_CH43_DADR */
#define DMA1_DADR043 (DMA1_CH43_DADR)

/** \brief 2570, DMA channel 043 address and interrupt control register */
#define DMA1_CH43_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416570u)
/** Alias (User Manual Name) for DMA1_CH43_ADICR */
#define DMA1_ADICR043 (DMA1_CH43_ADICR)

/** \brief 2574, DMA channel 043 configuration register */
#define DMA1_CH43_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416574u)
/** Alias (User Manual Name) for DMA1_CH43_CHCFGR */
#define DMA1_CHCFGR043 (DMA1_CH43_CHCFGR)

/** \brief 2578, DMA channel 043 shadow address register */
#define DMA1_CH43_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416578u)
/** Alias (User Manual Name) for DMA1_CH43_SHADR */
#define DMA1_SHADR043 (DMA1_CH43_SHADR)

/** \brief 257C, DMA channel 043 control and status register */
#define DMA1_CH43_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441657Cu)
/** Alias (User Manual Name) for DMA1_CH43_CHCSR */
#define DMA1_CHCSR043 (DMA1_CH43_CHCSR)

/** \brief 2580, DMA channel 044 read data CRC register */
#define DMA1_CH44_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416580u)
/** Alias (User Manual Name) for DMA1_CH44_RDCRCR */
#define DMA1_RDCRCR044 (DMA1_CH44_RDCRCR)

/** \brief 2584, DMA channel 044 source and destination address CRC register */
#define DMA1_CH44_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416584u)
/** Alias (User Manual Name) for DMA1_CH44_SDCRCR */
#define DMA1_SDCRCR044 (DMA1_CH44_SDCRCR)

/** \brief 2588, DMA channel 044 source address register */
#define DMA1_CH44_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416588u)
/** Alias (User Manual Name) for DMA1_CH44_SADR */
#define DMA1_SADR044 (DMA1_CH44_SADR)

/** \brief 258C, DMA channel 044 destination address register */
#define DMA1_CH44_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441658Cu)
/** Alias (User Manual Name) for DMA1_CH44_DADR */
#define DMA1_DADR044 (DMA1_CH44_DADR)

/** \brief 2590, DMA channel 044 address and interrupt control register */
#define DMA1_CH44_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416590u)
/** Alias (User Manual Name) for DMA1_CH44_ADICR */
#define DMA1_ADICR044 (DMA1_CH44_ADICR)

/** \brief 2594, DMA channel 044 configuration register */
#define DMA1_CH44_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416594u)
/** Alias (User Manual Name) for DMA1_CH44_CHCFGR */
#define DMA1_CHCFGR044 (DMA1_CH44_CHCFGR)

/** \brief 2598, DMA channel 044 shadow address register */
#define DMA1_CH44_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416598u)
/** Alias (User Manual Name) for DMA1_CH44_SHADR */
#define DMA1_SHADR044 (DMA1_CH44_SHADR)

/** \brief 259C, DMA channel 044 control and status register */
#define DMA1_CH44_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441659Cu)
/** Alias (User Manual Name) for DMA1_CH44_CHCSR */
#define DMA1_CHCSR044 (DMA1_CH44_CHCSR)

/** \brief 25A0, DMA channel 045 read data CRC register */
#define DMA1_CH45_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44165A0u)
/** Alias (User Manual Name) for DMA1_CH45_RDCRCR */
#define DMA1_RDCRCR045 (DMA1_CH45_RDCRCR)

/** \brief 25A4, DMA channel 045 source and destination address CRC register */
#define DMA1_CH45_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44165A4u)
/** Alias (User Manual Name) for DMA1_CH45_SDCRCR */
#define DMA1_SDCRCR045 (DMA1_CH45_SDCRCR)

/** \brief 25A8, DMA channel 045 source address register */
#define DMA1_CH45_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44165A8u)
/** Alias (User Manual Name) for DMA1_CH45_SADR */
#define DMA1_SADR045 (DMA1_CH45_SADR)

/** \brief 25AC, DMA channel 045 destination address register */
#define DMA1_CH45_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44165ACu)
/** Alias (User Manual Name) for DMA1_CH45_DADR */
#define DMA1_DADR045 (DMA1_CH45_DADR)

/** \brief 25B0, DMA channel 045 address and interrupt control register */
#define DMA1_CH45_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44165B0u)
/** Alias (User Manual Name) for DMA1_CH45_ADICR */
#define DMA1_ADICR045 (DMA1_CH45_ADICR)

/** \brief 25B4, DMA channel 045 configuration register */
#define DMA1_CH45_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44165B4u)
/** Alias (User Manual Name) for DMA1_CH45_CHCFGR */
#define DMA1_CHCFGR045 (DMA1_CH45_CHCFGR)

/** \brief 25B8, DMA channel 045 shadow address register */
#define DMA1_CH45_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44165B8u)
/** Alias (User Manual Name) for DMA1_CH45_SHADR */
#define DMA1_SHADR045 (DMA1_CH45_SHADR)

/** \brief 25BC, DMA channel 045 control and status register */
#define DMA1_CH45_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44165BCu)
/** Alias (User Manual Name) for DMA1_CH45_CHCSR */
#define DMA1_CHCSR045 (DMA1_CH45_CHCSR)

/** \brief 25C0, DMA channel 046 read data CRC register */
#define DMA1_CH46_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44165C0u)
/** Alias (User Manual Name) for DMA1_CH46_RDCRCR */
#define DMA1_RDCRCR046 (DMA1_CH46_RDCRCR)

/** \brief 25C4, DMA channel 046 source and destination address CRC register */
#define DMA1_CH46_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44165C4u)
/** Alias (User Manual Name) for DMA1_CH46_SDCRCR */
#define DMA1_SDCRCR046 (DMA1_CH46_SDCRCR)

/** \brief 25C8, DMA channel 046 source address register */
#define DMA1_CH46_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44165C8u)
/** Alias (User Manual Name) for DMA1_CH46_SADR */
#define DMA1_SADR046 (DMA1_CH46_SADR)

/** \brief 25CC, DMA channel 046 destination address register */
#define DMA1_CH46_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44165CCu)
/** Alias (User Manual Name) for DMA1_CH46_DADR */
#define DMA1_DADR046 (DMA1_CH46_DADR)

/** \brief 25D0, DMA channel 046 address and interrupt control register */
#define DMA1_CH46_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44165D0u)
/** Alias (User Manual Name) for DMA1_CH46_ADICR */
#define DMA1_ADICR046 (DMA1_CH46_ADICR)

/** \brief 25D4, DMA channel 046 configuration register */
#define DMA1_CH46_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44165D4u)
/** Alias (User Manual Name) for DMA1_CH46_CHCFGR */
#define DMA1_CHCFGR046 (DMA1_CH46_CHCFGR)

/** \brief 25D8, DMA channel 046 shadow address register */
#define DMA1_CH46_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44165D8u)
/** Alias (User Manual Name) for DMA1_CH46_SHADR */
#define DMA1_SHADR046 (DMA1_CH46_SHADR)

/** \brief 25DC, DMA channel 046 control and status register */
#define DMA1_CH46_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44165DCu)
/** Alias (User Manual Name) for DMA1_CH46_CHCSR */
#define DMA1_CHCSR046 (DMA1_CH46_CHCSR)

/** \brief 25E0, DMA channel 047 read data CRC register */
#define DMA1_CH47_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44165E0u)
/** Alias (User Manual Name) for DMA1_CH47_RDCRCR */
#define DMA1_RDCRCR047 (DMA1_CH47_RDCRCR)

/** \brief 25E4, DMA channel 047 source and destination address CRC register */
#define DMA1_CH47_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44165E4u)
/** Alias (User Manual Name) for DMA1_CH47_SDCRCR */
#define DMA1_SDCRCR047 (DMA1_CH47_SDCRCR)

/** \brief 25E8, DMA channel 047 source address register */
#define DMA1_CH47_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44165E8u)
/** Alias (User Manual Name) for DMA1_CH47_SADR */
#define DMA1_SADR047 (DMA1_CH47_SADR)

/** \brief 25EC, DMA channel 047 destination address register */
#define DMA1_CH47_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44165ECu)
/** Alias (User Manual Name) for DMA1_CH47_DADR */
#define DMA1_DADR047 (DMA1_CH47_DADR)

/** \brief 25F0, DMA channel 047 address and interrupt control register */
#define DMA1_CH47_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44165F0u)
/** Alias (User Manual Name) for DMA1_CH47_ADICR */
#define DMA1_ADICR047 (DMA1_CH47_ADICR)

/** \brief 25F4, DMA channel 047 configuration register */
#define DMA1_CH47_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44165F4u)
/** Alias (User Manual Name) for DMA1_CH47_CHCFGR */
#define DMA1_CHCFGR047 (DMA1_CH47_CHCFGR)

/** \brief 25F8, DMA channel 047 shadow address register */
#define DMA1_CH47_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44165F8u)
/** Alias (User Manual Name) for DMA1_CH47_SHADR */
#define DMA1_SHADR047 (DMA1_CH47_SHADR)

/** \brief 25FC, DMA channel 047 control and status register */
#define DMA1_CH47_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44165FCu)
/** Alias (User Manual Name) for DMA1_CH47_CHCSR */
#define DMA1_CHCSR047 (DMA1_CH47_CHCSR)

/** \brief 2600, DMA channel 048 read data CRC register */
#define DMA1_CH48_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416600u)
/** Alias (User Manual Name) for DMA1_CH48_RDCRCR */
#define DMA1_RDCRCR048 (DMA1_CH48_RDCRCR)

/** \brief 2604, DMA channel 048 source and destination address CRC register */
#define DMA1_CH48_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416604u)
/** Alias (User Manual Name) for DMA1_CH48_SDCRCR */
#define DMA1_SDCRCR048 (DMA1_CH48_SDCRCR)

/** \brief 2608, DMA channel 048 source address register */
#define DMA1_CH48_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416608u)
/** Alias (User Manual Name) for DMA1_CH48_SADR */
#define DMA1_SADR048 (DMA1_CH48_SADR)

/** \brief 260C, DMA channel 048 destination address register */
#define DMA1_CH48_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441660Cu)
/** Alias (User Manual Name) for DMA1_CH48_DADR */
#define DMA1_DADR048 (DMA1_CH48_DADR)

/** \brief 2610, DMA channel 048 address and interrupt control register */
#define DMA1_CH48_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416610u)
/** Alias (User Manual Name) for DMA1_CH48_ADICR */
#define DMA1_ADICR048 (DMA1_CH48_ADICR)

/** \brief 2614, DMA channel 048 configuration register */
#define DMA1_CH48_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416614u)
/** Alias (User Manual Name) for DMA1_CH48_CHCFGR */
#define DMA1_CHCFGR048 (DMA1_CH48_CHCFGR)

/** \brief 2618, DMA channel 048 shadow address register */
#define DMA1_CH48_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416618u)
/** Alias (User Manual Name) for DMA1_CH48_SHADR */
#define DMA1_SHADR048 (DMA1_CH48_SHADR)

/** \brief 261C, DMA channel 048 control and status register */
#define DMA1_CH48_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441661Cu)
/** Alias (User Manual Name) for DMA1_CH48_CHCSR */
#define DMA1_CHCSR048 (DMA1_CH48_CHCSR)

/** \brief 2620, DMA channel 049 read data CRC register */
#define DMA1_CH49_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416620u)
/** Alias (User Manual Name) for DMA1_CH49_RDCRCR */
#define DMA1_RDCRCR049 (DMA1_CH49_RDCRCR)

/** \brief 2624, DMA channel 049 source and destination address CRC register */
#define DMA1_CH49_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416624u)
/** Alias (User Manual Name) for DMA1_CH49_SDCRCR */
#define DMA1_SDCRCR049 (DMA1_CH49_SDCRCR)

/** \brief 2628, DMA channel 049 source address register */
#define DMA1_CH49_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416628u)
/** Alias (User Manual Name) for DMA1_CH49_SADR */
#define DMA1_SADR049 (DMA1_CH49_SADR)

/** \brief 262C, DMA channel 049 destination address register */
#define DMA1_CH49_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441662Cu)
/** Alias (User Manual Name) for DMA1_CH49_DADR */
#define DMA1_DADR049 (DMA1_CH49_DADR)

/** \brief 2630, DMA channel 049 address and interrupt control register */
#define DMA1_CH49_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416630u)
/** Alias (User Manual Name) for DMA1_CH49_ADICR */
#define DMA1_ADICR049 (DMA1_CH49_ADICR)

/** \brief 2634, DMA channel 049 configuration register */
#define DMA1_CH49_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416634u)
/** Alias (User Manual Name) for DMA1_CH49_CHCFGR */
#define DMA1_CHCFGR049 (DMA1_CH49_CHCFGR)

/** \brief 2638, DMA channel 049 shadow address register */
#define DMA1_CH49_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416638u)
/** Alias (User Manual Name) for DMA1_CH49_SHADR */
#define DMA1_SHADR049 (DMA1_CH49_SHADR)

/** \brief 263C, DMA channel 049 control and status register */
#define DMA1_CH49_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441663Cu)
/** Alias (User Manual Name) for DMA1_CH49_CHCSR */
#define DMA1_CHCSR049 (DMA1_CH49_CHCSR)

/** \brief 2640, DMA channel 050 read data CRC register */
#define DMA1_CH50_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416640u)
/** Alias (User Manual Name) for DMA1_CH50_RDCRCR */
#define DMA1_RDCRCR050 (DMA1_CH50_RDCRCR)

/** \brief 2644, DMA channel 050 source and destination address CRC register */
#define DMA1_CH50_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416644u)
/** Alias (User Manual Name) for DMA1_CH50_SDCRCR */
#define DMA1_SDCRCR050 (DMA1_CH50_SDCRCR)

/** \brief 2648, DMA channel 050 source address register */
#define DMA1_CH50_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416648u)
/** Alias (User Manual Name) for DMA1_CH50_SADR */
#define DMA1_SADR050 (DMA1_CH50_SADR)

/** \brief 264C, DMA channel 050 destination address register */
#define DMA1_CH50_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441664Cu)
/** Alias (User Manual Name) for DMA1_CH50_DADR */
#define DMA1_DADR050 (DMA1_CH50_DADR)

/** \brief 2650, DMA channel 050 address and interrupt control register */
#define DMA1_CH50_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416650u)
/** Alias (User Manual Name) for DMA1_CH50_ADICR */
#define DMA1_ADICR050 (DMA1_CH50_ADICR)

/** \brief 2654, DMA channel 050 configuration register */
#define DMA1_CH50_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416654u)
/** Alias (User Manual Name) for DMA1_CH50_CHCFGR */
#define DMA1_CHCFGR050 (DMA1_CH50_CHCFGR)

/** \brief 2658, DMA channel 050 shadow address register */
#define DMA1_CH50_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416658u)
/** Alias (User Manual Name) for DMA1_CH50_SHADR */
#define DMA1_SHADR050 (DMA1_CH50_SHADR)

/** \brief 265C, DMA channel 050 control and status register */
#define DMA1_CH50_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441665Cu)
/** Alias (User Manual Name) for DMA1_CH50_CHCSR */
#define DMA1_CHCSR050 (DMA1_CH50_CHCSR)

/** \brief 2660, DMA channel 051 read data CRC register */
#define DMA1_CH51_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416660u)
/** Alias (User Manual Name) for DMA1_CH51_RDCRCR */
#define DMA1_RDCRCR051 (DMA1_CH51_RDCRCR)

/** \brief 2664, DMA channel 051 source and destination address CRC register */
#define DMA1_CH51_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416664u)
/** Alias (User Manual Name) for DMA1_CH51_SDCRCR */
#define DMA1_SDCRCR051 (DMA1_CH51_SDCRCR)

/** \brief 2668, DMA channel 051 source address register */
#define DMA1_CH51_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416668u)
/** Alias (User Manual Name) for DMA1_CH51_SADR */
#define DMA1_SADR051 (DMA1_CH51_SADR)

/** \brief 266C, DMA channel 051 destination address register */
#define DMA1_CH51_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441666Cu)
/** Alias (User Manual Name) for DMA1_CH51_DADR */
#define DMA1_DADR051 (DMA1_CH51_DADR)

/** \brief 2670, DMA channel 051 address and interrupt control register */
#define DMA1_CH51_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416670u)
/** Alias (User Manual Name) for DMA1_CH51_ADICR */
#define DMA1_ADICR051 (DMA1_CH51_ADICR)

/** \brief 2674, DMA channel 051 configuration register */
#define DMA1_CH51_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416674u)
/** Alias (User Manual Name) for DMA1_CH51_CHCFGR */
#define DMA1_CHCFGR051 (DMA1_CH51_CHCFGR)

/** \brief 2678, DMA channel 051 shadow address register */
#define DMA1_CH51_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416678u)
/** Alias (User Manual Name) for DMA1_CH51_SHADR */
#define DMA1_SHADR051 (DMA1_CH51_SHADR)

/** \brief 267C, DMA channel 051 control and status register */
#define DMA1_CH51_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441667Cu)
/** Alias (User Manual Name) for DMA1_CH51_CHCSR */
#define DMA1_CHCSR051 (DMA1_CH51_CHCSR)

/** \brief 2680, DMA channel 052 read data CRC register */
#define DMA1_CH52_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416680u)
/** Alias (User Manual Name) for DMA1_CH52_RDCRCR */
#define DMA1_RDCRCR052 (DMA1_CH52_RDCRCR)

/** \brief 2684, DMA channel 052 source and destination address CRC register */
#define DMA1_CH52_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416684u)
/** Alias (User Manual Name) for DMA1_CH52_SDCRCR */
#define DMA1_SDCRCR052 (DMA1_CH52_SDCRCR)

/** \brief 2688, DMA channel 052 source address register */
#define DMA1_CH52_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416688u)
/** Alias (User Manual Name) for DMA1_CH52_SADR */
#define DMA1_SADR052 (DMA1_CH52_SADR)

/** \brief 268C, DMA channel 052 destination address register */
#define DMA1_CH52_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441668Cu)
/** Alias (User Manual Name) for DMA1_CH52_DADR */
#define DMA1_DADR052 (DMA1_CH52_DADR)

/** \brief 2690, DMA channel 052 address and interrupt control register */
#define DMA1_CH52_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416690u)
/** Alias (User Manual Name) for DMA1_CH52_ADICR */
#define DMA1_ADICR052 (DMA1_CH52_ADICR)

/** \brief 2694, DMA channel 052 configuration register */
#define DMA1_CH52_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416694u)
/** Alias (User Manual Name) for DMA1_CH52_CHCFGR */
#define DMA1_CHCFGR052 (DMA1_CH52_CHCFGR)

/** \brief 2698, DMA channel 052 shadow address register */
#define DMA1_CH52_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416698u)
/** Alias (User Manual Name) for DMA1_CH52_SHADR */
#define DMA1_SHADR052 (DMA1_CH52_SHADR)

/** \brief 269C, DMA channel 052 control and status register */
#define DMA1_CH52_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441669Cu)
/** Alias (User Manual Name) for DMA1_CH52_CHCSR */
#define DMA1_CHCSR052 (DMA1_CH52_CHCSR)

/** \brief 26A0, DMA channel 053 read data CRC register */
#define DMA1_CH53_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44166A0u)
/** Alias (User Manual Name) for DMA1_CH53_RDCRCR */
#define DMA1_RDCRCR053 (DMA1_CH53_RDCRCR)

/** \brief 26A4, DMA channel 053 source and destination address CRC register */
#define DMA1_CH53_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44166A4u)
/** Alias (User Manual Name) for DMA1_CH53_SDCRCR */
#define DMA1_SDCRCR053 (DMA1_CH53_SDCRCR)

/** \brief 26A8, DMA channel 053 source address register */
#define DMA1_CH53_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44166A8u)
/** Alias (User Manual Name) for DMA1_CH53_SADR */
#define DMA1_SADR053 (DMA1_CH53_SADR)

/** \brief 26AC, DMA channel 053 destination address register */
#define DMA1_CH53_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44166ACu)
/** Alias (User Manual Name) for DMA1_CH53_DADR */
#define DMA1_DADR053 (DMA1_CH53_DADR)

/** \brief 26B0, DMA channel 053 address and interrupt control register */
#define DMA1_CH53_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44166B0u)
/** Alias (User Manual Name) for DMA1_CH53_ADICR */
#define DMA1_ADICR053 (DMA1_CH53_ADICR)

/** \brief 26B4, DMA channel 053 configuration register */
#define DMA1_CH53_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44166B4u)
/** Alias (User Manual Name) for DMA1_CH53_CHCFGR */
#define DMA1_CHCFGR053 (DMA1_CH53_CHCFGR)

/** \brief 26B8, DMA channel 053 shadow address register */
#define DMA1_CH53_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44166B8u)
/** Alias (User Manual Name) for DMA1_CH53_SHADR */
#define DMA1_SHADR053 (DMA1_CH53_SHADR)

/** \brief 26BC, DMA channel 053 control and status register */
#define DMA1_CH53_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44166BCu)
/** Alias (User Manual Name) for DMA1_CH53_CHCSR */
#define DMA1_CHCSR053 (DMA1_CH53_CHCSR)

/** \brief 26C0, DMA channel 054 read data CRC register */
#define DMA1_CH54_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44166C0u)
/** Alias (User Manual Name) for DMA1_CH54_RDCRCR */
#define DMA1_RDCRCR054 (DMA1_CH54_RDCRCR)

/** \brief 26C4, DMA channel 054 source and destination address CRC register */
#define DMA1_CH54_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44166C4u)
/** Alias (User Manual Name) for DMA1_CH54_SDCRCR */
#define DMA1_SDCRCR054 (DMA1_CH54_SDCRCR)

/** \brief 26C8, DMA channel 054 source address register */
#define DMA1_CH54_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44166C8u)
/** Alias (User Manual Name) for DMA1_CH54_SADR */
#define DMA1_SADR054 (DMA1_CH54_SADR)

/** \brief 26CC, DMA channel 054 destination address register */
#define DMA1_CH54_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44166CCu)
/** Alias (User Manual Name) for DMA1_CH54_DADR */
#define DMA1_DADR054 (DMA1_CH54_DADR)

/** \brief 26D0, DMA channel 054 address and interrupt control register */
#define DMA1_CH54_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44166D0u)
/** Alias (User Manual Name) for DMA1_CH54_ADICR */
#define DMA1_ADICR054 (DMA1_CH54_ADICR)

/** \brief 26D4, DMA channel 054 configuration register */
#define DMA1_CH54_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44166D4u)
/** Alias (User Manual Name) for DMA1_CH54_CHCFGR */
#define DMA1_CHCFGR054 (DMA1_CH54_CHCFGR)

/** \brief 26D8, DMA channel 054 shadow address register */
#define DMA1_CH54_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44166D8u)
/** Alias (User Manual Name) for DMA1_CH54_SHADR */
#define DMA1_SHADR054 (DMA1_CH54_SHADR)

/** \brief 26DC, DMA channel 054 control and status register */
#define DMA1_CH54_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44166DCu)
/** Alias (User Manual Name) for DMA1_CH54_CHCSR */
#define DMA1_CHCSR054 (DMA1_CH54_CHCSR)

/** \brief 26E0, DMA channel 055 read data CRC register */
#define DMA1_CH55_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44166E0u)
/** Alias (User Manual Name) for DMA1_CH55_RDCRCR */
#define DMA1_RDCRCR055 (DMA1_CH55_RDCRCR)

/** \brief 26E4, DMA channel 055 source and destination address CRC register */
#define DMA1_CH55_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44166E4u)
/** Alias (User Manual Name) for DMA1_CH55_SDCRCR */
#define DMA1_SDCRCR055 (DMA1_CH55_SDCRCR)

/** \brief 26E8, DMA channel 055 source address register */
#define DMA1_CH55_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44166E8u)
/** Alias (User Manual Name) for DMA1_CH55_SADR */
#define DMA1_SADR055 (DMA1_CH55_SADR)

/** \brief 26EC, DMA channel 055 destination address register */
#define DMA1_CH55_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44166ECu)
/** Alias (User Manual Name) for DMA1_CH55_DADR */
#define DMA1_DADR055 (DMA1_CH55_DADR)

/** \brief 26F0, DMA channel 055 address and interrupt control register */
#define DMA1_CH55_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44166F0u)
/** Alias (User Manual Name) for DMA1_CH55_ADICR */
#define DMA1_ADICR055 (DMA1_CH55_ADICR)

/** \brief 26F4, DMA channel 055 configuration register */
#define DMA1_CH55_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44166F4u)
/** Alias (User Manual Name) for DMA1_CH55_CHCFGR */
#define DMA1_CHCFGR055 (DMA1_CH55_CHCFGR)

/** \brief 26F8, DMA channel 055 shadow address register */
#define DMA1_CH55_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44166F8u)
/** Alias (User Manual Name) for DMA1_CH55_SHADR */
#define DMA1_SHADR055 (DMA1_CH55_SHADR)

/** \brief 26FC, DMA channel 055 control and status register */
#define DMA1_CH55_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44166FCu)
/** Alias (User Manual Name) for DMA1_CH55_CHCSR */
#define DMA1_CHCSR055 (DMA1_CH55_CHCSR)

/** \brief 2700, DMA channel 056 read data CRC register */
#define DMA1_CH56_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416700u)
/** Alias (User Manual Name) for DMA1_CH56_RDCRCR */
#define DMA1_RDCRCR056 (DMA1_CH56_RDCRCR)

/** \brief 2704, DMA channel 056 source and destination address CRC register */
#define DMA1_CH56_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416704u)
/** Alias (User Manual Name) for DMA1_CH56_SDCRCR */
#define DMA1_SDCRCR056 (DMA1_CH56_SDCRCR)

/** \brief 2708, DMA channel 056 source address register */
#define DMA1_CH56_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416708u)
/** Alias (User Manual Name) for DMA1_CH56_SADR */
#define DMA1_SADR056 (DMA1_CH56_SADR)

/** \brief 270C, DMA channel 056 destination address register */
#define DMA1_CH56_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441670Cu)
/** Alias (User Manual Name) for DMA1_CH56_DADR */
#define DMA1_DADR056 (DMA1_CH56_DADR)

/** \brief 2710, DMA channel 056 address and interrupt control register */
#define DMA1_CH56_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416710u)
/** Alias (User Manual Name) for DMA1_CH56_ADICR */
#define DMA1_ADICR056 (DMA1_CH56_ADICR)

/** \brief 2714, DMA channel 056 configuration register */
#define DMA1_CH56_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416714u)
/** Alias (User Manual Name) for DMA1_CH56_CHCFGR */
#define DMA1_CHCFGR056 (DMA1_CH56_CHCFGR)

/** \brief 2718, DMA channel 056 shadow address register */
#define DMA1_CH56_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416718u)
/** Alias (User Manual Name) for DMA1_CH56_SHADR */
#define DMA1_SHADR056 (DMA1_CH56_SHADR)

/** \brief 271C, DMA channel 056 control and status register */
#define DMA1_CH56_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441671Cu)
/** Alias (User Manual Name) for DMA1_CH56_CHCSR */
#define DMA1_CHCSR056 (DMA1_CH56_CHCSR)

/** \brief 2720, DMA channel 057 read data CRC register */
#define DMA1_CH57_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416720u)
/** Alias (User Manual Name) for DMA1_CH57_RDCRCR */
#define DMA1_RDCRCR057 (DMA1_CH57_RDCRCR)

/** \brief 2724, DMA channel 057 source and destination address CRC register */
#define DMA1_CH57_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416724u)
/** Alias (User Manual Name) for DMA1_CH57_SDCRCR */
#define DMA1_SDCRCR057 (DMA1_CH57_SDCRCR)

/** \brief 2728, DMA channel 057 source address register */
#define DMA1_CH57_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416728u)
/** Alias (User Manual Name) for DMA1_CH57_SADR */
#define DMA1_SADR057 (DMA1_CH57_SADR)

/** \brief 272C, DMA channel 057 destination address register */
#define DMA1_CH57_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441672Cu)
/** Alias (User Manual Name) for DMA1_CH57_DADR */
#define DMA1_DADR057 (DMA1_CH57_DADR)

/** \brief 2730, DMA channel 057 address and interrupt control register */
#define DMA1_CH57_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416730u)
/** Alias (User Manual Name) for DMA1_CH57_ADICR */
#define DMA1_ADICR057 (DMA1_CH57_ADICR)

/** \brief 2734, DMA channel 057 configuration register */
#define DMA1_CH57_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416734u)
/** Alias (User Manual Name) for DMA1_CH57_CHCFGR */
#define DMA1_CHCFGR057 (DMA1_CH57_CHCFGR)

/** \brief 2738, DMA channel 057 shadow address register */
#define DMA1_CH57_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416738u)
/** Alias (User Manual Name) for DMA1_CH57_SHADR */
#define DMA1_SHADR057 (DMA1_CH57_SHADR)

/** \brief 273C, DMA channel 057 control and status register */
#define DMA1_CH57_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441673Cu)
/** Alias (User Manual Name) for DMA1_CH57_CHCSR */
#define DMA1_CHCSR057 (DMA1_CH57_CHCSR)

/** \brief 2740, DMA channel 058 read data CRC register */
#define DMA1_CH58_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416740u)
/** Alias (User Manual Name) for DMA1_CH58_RDCRCR */
#define DMA1_RDCRCR058 (DMA1_CH58_RDCRCR)

/** \brief 2744, DMA channel 058 source and destination address CRC register */
#define DMA1_CH58_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416744u)
/** Alias (User Manual Name) for DMA1_CH58_SDCRCR */
#define DMA1_SDCRCR058 (DMA1_CH58_SDCRCR)

/** \brief 2748, DMA channel 058 source address register */
#define DMA1_CH58_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416748u)
/** Alias (User Manual Name) for DMA1_CH58_SADR */
#define DMA1_SADR058 (DMA1_CH58_SADR)

/** \brief 274C, DMA channel 058 destination address register */
#define DMA1_CH58_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441674Cu)
/** Alias (User Manual Name) for DMA1_CH58_DADR */
#define DMA1_DADR058 (DMA1_CH58_DADR)

/** \brief 2750, DMA channel 058 address and interrupt control register */
#define DMA1_CH58_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416750u)
/** Alias (User Manual Name) for DMA1_CH58_ADICR */
#define DMA1_ADICR058 (DMA1_CH58_ADICR)

/** \brief 2754, DMA channel 058 configuration register */
#define DMA1_CH58_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416754u)
/** Alias (User Manual Name) for DMA1_CH58_CHCFGR */
#define DMA1_CHCFGR058 (DMA1_CH58_CHCFGR)

/** \brief 2758, DMA channel 058 shadow address register */
#define DMA1_CH58_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416758u)
/** Alias (User Manual Name) for DMA1_CH58_SHADR */
#define DMA1_SHADR058 (DMA1_CH58_SHADR)

/** \brief 275C, DMA channel 058 control and status register */
#define DMA1_CH58_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441675Cu)
/** Alias (User Manual Name) for DMA1_CH58_CHCSR */
#define DMA1_CHCSR058 (DMA1_CH58_CHCSR)

/** \brief 2760, DMA channel 059 read data CRC register */
#define DMA1_CH59_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416760u)
/** Alias (User Manual Name) for DMA1_CH59_RDCRCR */
#define DMA1_RDCRCR059 (DMA1_CH59_RDCRCR)

/** \brief 2764, DMA channel 059 source and destination address CRC register */
#define DMA1_CH59_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416764u)
/** Alias (User Manual Name) for DMA1_CH59_SDCRCR */
#define DMA1_SDCRCR059 (DMA1_CH59_SDCRCR)

/** \brief 2768, DMA channel 059 source address register */
#define DMA1_CH59_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416768u)
/** Alias (User Manual Name) for DMA1_CH59_SADR */
#define DMA1_SADR059 (DMA1_CH59_SADR)

/** \brief 276C, DMA channel 059 destination address register */
#define DMA1_CH59_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441676Cu)
/** Alias (User Manual Name) for DMA1_CH59_DADR */
#define DMA1_DADR059 (DMA1_CH59_DADR)

/** \brief 2770, DMA channel 059 address and interrupt control register */
#define DMA1_CH59_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416770u)
/** Alias (User Manual Name) for DMA1_CH59_ADICR */
#define DMA1_ADICR059 (DMA1_CH59_ADICR)

/** \brief 2774, DMA channel 059 configuration register */
#define DMA1_CH59_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416774u)
/** Alias (User Manual Name) for DMA1_CH59_CHCFGR */
#define DMA1_CHCFGR059 (DMA1_CH59_CHCFGR)

/** \brief 2778, DMA channel 059 shadow address register */
#define DMA1_CH59_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416778u)
/** Alias (User Manual Name) for DMA1_CH59_SHADR */
#define DMA1_SHADR059 (DMA1_CH59_SHADR)

/** \brief 277C, DMA channel 059 control and status register */
#define DMA1_CH59_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441677Cu)
/** Alias (User Manual Name) for DMA1_CH59_CHCSR */
#define DMA1_CHCSR059 (DMA1_CH59_CHCSR)

/** \brief 2780, DMA channel 060 read data CRC register */
#define DMA1_CH60_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF4416780u)
/** Alias (User Manual Name) for DMA1_CH60_RDCRCR */
#define DMA1_RDCRCR060 (DMA1_CH60_RDCRCR)

/** \brief 2784, DMA channel 060 source and destination address CRC register */
#define DMA1_CH60_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF4416784u)
/** Alias (User Manual Name) for DMA1_CH60_SDCRCR */
#define DMA1_SDCRCR060 (DMA1_CH60_SDCRCR)

/** \brief 2788, DMA channel 060 source address register */
#define DMA1_CH60_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF4416788u)
/** Alias (User Manual Name) for DMA1_CH60_SADR */
#define DMA1_SADR060 (DMA1_CH60_SADR)

/** \brief 278C, DMA channel 060 destination address register */
#define DMA1_CH60_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF441678Cu)
/** Alias (User Manual Name) for DMA1_CH60_DADR */
#define DMA1_DADR060 (DMA1_CH60_DADR)

/** \brief 2790, DMA channel 060 address and interrupt control register */
#define DMA1_CH60_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF4416790u)
/** Alias (User Manual Name) for DMA1_CH60_ADICR */
#define DMA1_ADICR060 (DMA1_CH60_ADICR)

/** \brief 2794, DMA channel 060 configuration register */
#define DMA1_CH60_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF4416794u)
/** Alias (User Manual Name) for DMA1_CH60_CHCFGR */
#define DMA1_CHCFGR060 (DMA1_CH60_CHCFGR)

/** \brief 2798, DMA channel 060 shadow address register */
#define DMA1_CH60_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF4416798u)
/** Alias (User Manual Name) for DMA1_CH60_SHADR */
#define DMA1_SHADR060 (DMA1_CH60_SHADR)

/** \brief 279C, DMA channel 060 control and status register */
#define DMA1_CH60_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF441679Cu)
/** Alias (User Manual Name) for DMA1_CH60_CHCSR */
#define DMA1_CHCSR060 (DMA1_CH60_CHCSR)

/** \brief 27A0, DMA channel 061 read data CRC register */
#define DMA1_CH61_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44167A0u)
/** Alias (User Manual Name) for DMA1_CH61_RDCRCR */
#define DMA1_RDCRCR061 (DMA1_CH61_RDCRCR)

/** \brief 27A4, DMA channel 061 source and destination address CRC register */
#define DMA1_CH61_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44167A4u)
/** Alias (User Manual Name) for DMA1_CH61_SDCRCR */
#define DMA1_SDCRCR061 (DMA1_CH61_SDCRCR)

/** \brief 27A8, DMA channel 061 source address register */
#define DMA1_CH61_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44167A8u)
/** Alias (User Manual Name) for DMA1_CH61_SADR */
#define DMA1_SADR061 (DMA1_CH61_SADR)

/** \brief 27AC, DMA channel 061 destination address register */
#define DMA1_CH61_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44167ACu)
/** Alias (User Manual Name) for DMA1_CH61_DADR */
#define DMA1_DADR061 (DMA1_CH61_DADR)

/** \brief 27B0, DMA channel 061 address and interrupt control register */
#define DMA1_CH61_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44167B0u)
/** Alias (User Manual Name) for DMA1_CH61_ADICR */
#define DMA1_ADICR061 (DMA1_CH61_ADICR)

/** \brief 27B4, DMA channel 061 configuration register */
#define DMA1_CH61_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44167B4u)
/** Alias (User Manual Name) for DMA1_CH61_CHCFGR */
#define DMA1_CHCFGR061 (DMA1_CH61_CHCFGR)

/** \brief 27B8, DMA channel 061 shadow address register */
#define DMA1_CH61_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44167B8u)
/** Alias (User Manual Name) for DMA1_CH61_SHADR */
#define DMA1_SHADR061 (DMA1_CH61_SHADR)

/** \brief 27BC, DMA channel 061 control and status register */
#define DMA1_CH61_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44167BCu)
/** Alias (User Manual Name) for DMA1_CH61_CHCSR */
#define DMA1_CHCSR061 (DMA1_CH61_CHCSR)

/** \brief 27C0, DMA channel 062 read data CRC register */
#define DMA1_CH62_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44167C0u)
/** Alias (User Manual Name) for DMA1_CH62_RDCRCR */
#define DMA1_RDCRCR062 (DMA1_CH62_RDCRCR)

/** \brief 27C4, DMA channel 062 source and destination address CRC register */
#define DMA1_CH62_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44167C4u)
/** Alias (User Manual Name) for DMA1_CH62_SDCRCR */
#define DMA1_SDCRCR062 (DMA1_CH62_SDCRCR)

/** \brief 27C8, DMA channel 062 source address register */
#define DMA1_CH62_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44167C8u)
/** Alias (User Manual Name) for DMA1_CH62_SADR */
#define DMA1_SADR062 (DMA1_CH62_SADR)

/** \brief 27CC, DMA channel 062 destination address register */
#define DMA1_CH62_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44167CCu)
/** Alias (User Manual Name) for DMA1_CH62_DADR */
#define DMA1_DADR062 (DMA1_CH62_DADR)

/** \brief 27D0, DMA channel 062 address and interrupt control register */
#define DMA1_CH62_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44167D0u)
/** Alias (User Manual Name) for DMA1_CH62_ADICR */
#define DMA1_ADICR062 (DMA1_CH62_ADICR)

/** \brief 27D4, DMA channel 062 configuration register */
#define DMA1_CH62_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44167D4u)
/** Alias (User Manual Name) for DMA1_CH62_CHCFGR */
#define DMA1_CHCFGR062 (DMA1_CH62_CHCFGR)

/** \brief 27D8, DMA channel 062 shadow address register */
#define DMA1_CH62_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44167D8u)
/** Alias (User Manual Name) for DMA1_CH62_SHADR */
#define DMA1_SHADR062 (DMA1_CH62_SHADR)

/** \brief 27DC, DMA channel 062 control and status register */
#define DMA1_CH62_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44167DCu)
/** Alias (User Manual Name) for DMA1_CH62_CHCSR */
#define DMA1_CHCSR062 (DMA1_CH62_CHCSR)

/** \brief 27E0, DMA channel 063 read data CRC register */
#define DMA1_CH63_RDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_RDCRCR*)0xF44167E0u)
/** Alias (User Manual Name) for DMA1_CH63_RDCRCR */
#define DMA1_RDCRCR063 (DMA1_CH63_RDCRCR)

/** \brief 27E4, DMA channel 063 source and destination address CRC register */
#define DMA1_CH63_SDCRCR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SDCRCR*)0xF44167E4u)
/** Alias (User Manual Name) for DMA1_CH63_SDCRCR */
#define DMA1_SDCRCR063 (DMA1_CH63_SDCRCR)

/** \brief 27E8, DMA channel 063 source address register */
#define DMA1_CH63_SADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SADR*)0xF44167E8u)
/** Alias (User Manual Name) for DMA1_CH63_SADR */
#define DMA1_SADR063 (DMA1_CH63_SADR)

/** \brief 27EC, DMA channel 063 destination address register */
#define DMA1_CH63_DADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_DADR*)0xF44167ECu)
/** Alias (User Manual Name) for DMA1_CH63_DADR */
#define DMA1_DADR063 (DMA1_CH63_DADR)

/** \brief 27F0, DMA channel 063 address and interrupt control register */
#define DMA1_CH63_ADICR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_ADICR*)0xF44167F0u)
/** Alias (User Manual Name) for DMA1_CH63_ADICR */
#define DMA1_ADICR063 (DMA1_CH63_ADICR)

/** \brief 27F4, DMA channel 063 configuration register */
#define DMA1_CH63_CHCFGR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCFGR*)0xF44167F4u)
/** Alias (User Manual Name) for DMA1_CH63_CHCFGR */
#define DMA1_CHCFGR063 (DMA1_CH63_CHCFGR)

/** \brief 27F8, DMA channel 063 shadow address register */
#define DMA1_CH63_SHADR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_SHADR*)0xF44167F8u)
/** Alias (User Manual Name) for DMA1_CH63_SHADR */
#define DMA1_SHADR063 (DMA1_CH63_SHADR)

/** \brief 27FC, DMA channel 063 control and status register */
#define DMA1_CH63_CHCSR /*lint --e(923, 9078)*/ (*(volatile Ifx_DMA_CH_CHCSR*)0xF44167FCu)
/** Alias (User Manual Name) for DMA1_CH63_CHCSR */
#define DMA1_CHCSR063 (DMA1_CH63_CHCSR)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDMA_REG_H */
