// Seed: 3850885588
`celldefine
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  type_10(
      id_3, id_1, id_4
  );
endmodule
