[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 88E1548PA0-BAM2I000 production of MARVELL from the text:Marvell.  Moving Forward Faster\nDoc. No. MV-S106839-U0, Rev. B\nMay 5, 2017, Advance\n Document Classification: General \n Cover\nAlaska® 88E1545/\n88E1543/88E1548\nIntegrated 10/100/1000 Mbps \nEnergy Efficient Ethernet \nTransceiver\nDatasheet - Unrestricted\n                         \n                         Document Conventions\n                         \nNote:  Provides related information or information of special importance.\n                         \nCaution:  Indicates potential damage to hardware or software, or loss of data.\n                         \nWarning:  Indicates a risk of personal injury.\nDocument Status\nDoc Status: Advance Technical Publication: x.xx\n                         \nFor more information, visit our website at: http://www.marvell.com\nDisclaimer\nNo part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including phot ocopying and recording, for any purpose, \nwithout the express written permission of Marvell. Marvell retain s the right to make changes to this document at any time, with out notice. Marvell makes no warranty of any \nkind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the impli ed warranties of merchantability or fitness for any \nparticular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other  items contained within this document. \nMarvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situati on if any such products failed. Do not use \nMarvell products in these types of equipment or applications. \nWith respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorizati on, agrees: \n1) Not to re-export or release any such information consisting of technology, software or source code controlled for national s ecurity reasons by the U.S. Export Control \nRegulations ("EAR"), to a national of EAR Country Groups D:1 or E:2; \n2) Not to export the direct product of such technology or such so ftware, to EAR Country Groups D:1 or E:2, if such technology o r software and direct products thereof are \ncontrolled for national security reasons by the EAR; and, \n3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, \nnot to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct produ ct is controlled for national security reasons \nby the EAR, or is subject to controls under the U.S. Munitions List ("USML"). \nAt all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this doc ument in connection with their receipt of any \nsuch information. \nCopyright © 1999–2017. Marvell International Ltd. All rights reserved. Alaska, ARMADA, Avanta, Avastar, CarrierSpan, FLC, Hyper Duo, Kirkwood, Link Street, LinkCrypt, \nMarvell logo, Marvell, Marvell EZ-Connect, Marvell Smart, Marvell VSoC, MoChi, Moving Forward Faster, PISC, Prestera, Qdeo, QDE O logo, Virtual Cable Tester, The \nWorld as YOU See It, Vmeta, Xelerated, and Yukon are registered trademarks of Marvell or its affiliates. ArmadaBoard, Marvell C OFFEEbin, Marvell ESPRESSObin, \nMarvell MACCHIATObin, and NANDEdge are trademarks of Marvell or its affiliates.\nPatent(s) Pending—Products identified in this document may be covered by one or more Marvell patents and/or patent applications .Alaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 2 Document Classification: General May 5, 2017, Advance\n \nAlaska® 88E1545/88E1543/88E1548\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet\nTransceiver Datasheet - Unrestricted\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 3\n                          \nPRODUCT OVERVIEW\nThe latest generation Alaska® Quad family of single-chip \ndevices contains four independent Gigabit Ethernet \ntransceivers on a single mono lithic IC. Each transceiver \nperforms all the physical la yer functions for 1000BASE-T \nand 100BASE-TX full or half-duplex Ethernet on CAT 5 \ntwisted pair cable, and 10BASE-T full or half-duplex \nEthernet on CAT 3, 4, and 5 cable. \nThe Alaska 88E1545 device supports the Quad-Serial \nGigabit Media Independent Interface (QSGMII) for direct \nconnection to a MAC/Switch port. The QSGMII \ncombines four ports of SGMII running at 1.25 Gbps onto \na single differential-pair of signals operating at 5 Gbps. \nQSGMII primarily decreases th e number of I/O pins on \nthe MAC interface compared to the SGMII and lowers the overall power consumption.\nThe Alaska 88E1543 device s upports SGMII on the MAC \ninterface in a Copper to SGMII application. In addition, \nthe SGMII can also be used as media interface for \nFiber/SFP applications. The device can be also configured to operate in SG MII (System) to Auto-Media \nCopper/Fiber mode for mixed media applications.\nThe Alaska 88E1548 device supports four modes of \noperation. Three modes use the QSGMII to support \neither copper, SGMII/Fiber or auto media detect to copper or SGMII/Fiber. The fourth mode supports SGMII \nto copper directly. The device supports IEEE 802.3az \nEnergy Efficient Ethernet (EEE) and is IEEE 802.3az compliant.\nThe device integrates MDI termination resistors and \ncapacitors into the PHY. This resistor integration \nsimplifies board layout and lowers board cost by \nreducing the number of external components. The new Marvell\n® calibrated resistor scheme will achieve and \nexceed the accuracy requir ements of the IEEE 802.3 \nreturn loss specifications. The device consumes 400 mW per port in copper applications. This reduces \nthe overall system cost by  eliminating heat-sink and \nreducing air-flow requirements.The device is fully compliant with the IEEE 802.3 \nstandard. The device includes the PMD, PMA, and PCS \nsublayers. The device performs PAM5, 8B/10B, 4B/5B, \nMLT-3, NRZI, and Manchester encoding/decoding; digital clock/data recovery; stream cipher \nscrambling/descrambling; di gital adaptive equalization \nfor the receiver data path as well as digital filtering for \npulse-shaping for the line transmitter; and \nAuto-Negotiation and management functions. \nThe device supports Auto-MDI/MDIX at all three speeds \nto enable easier installation and reduced installation costs. \nThe device uses advanced mixed-signal processing to \nperform equalization, echo and crosstalk cancellation, \ndata recovery, and error correction at a Gigabits per \nsecond data rate. The device  dissipates very low power \nwhile achieving robust performance in noisy \nenvironments. The device is supported with an \nintegrated Advanced Virtual Cable Tester\n® (VCT™) \nenabling fault detection and advanced cable \nperformance monitoring. \nFeatures\n\uf06eSupports Energy Efficient Ethernet (EEE) - IEEE \n802.3az compliant\n\uf06e88E1545 supports one mode of operation\n-QSGMII (System) to Copper\n\uf06e88E1543 supports two modes of operation\n-SGMII (System) to Copper\n-Dual-port SGMII (system) to Copper/Fiber\n\uf06e88E1548 supports four modes of operation\n-QSGMII (System) to Copper\n-QSGMII (System) to SGMII/Fiber (Media)\n-QSGMII (System) to Copper/SGMII/Fiber \nAuto-Media\n-SGMII (System) to Copper\n\uf06eUltra low power consumption\n\uf06eIntegrated MDI termination resistors and capacitors\n\uf06eIntegrated Advanced Virtual Cable Tester® (VCT™) \ncable diagnostic feature\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 4 Document Classification: General May 5, 2017, Advance\n \uf06e“Downshift” mode for two-pair cable installations\n\uf06eSupports up to four LEDs per port programmable to \nindicate link, speed, and activity functions\n\uf06eSupports Advance Power Management modes for significant power savings\n\uf06eAutomatic MDI/MDIX crosso ver for all 3 speeds of \noperation including 100 BASE-TX and 10BASE-T\n\uf06eAutomatic polarity correction\n\uf06e25 MHz, 125 MHz, or 156.25 MHz reference clock \noptions\uf06eClock cascade up to two downstream devices\n\uf06eVarious loopback modes for diagnostics\n\uf06eSupports IEEE 1149.1 JTAG and 1149.6 AC JTAG\n\uf06eAvailable in Green compliant package only\n\uf06eManufactured in a 14 x 20 mm 128-Pin LQFP with \nEPAD package\n\uf06e88E1545 and 88E1543 devices manufactured in a \n14 x 20 mm 128-Pin LQFP with EPAD package\n\uf06e88E1548 devices manufactured in a 15 x 15 mm 196-Pin TFBGA package\n                         \n                         Figure 1: 88E1545/88E1548 Device Appl ication - QSGMII (System) to Copper\n                         \nFigure 2: 88E1543/88E1548 Device Ap plication - SGMII (System) to Copper\n                         M\na\ngn\ne\nt\ni\nc\ns\nSystem Interface:\n- QSGMII Media Interface:\n  - 10BASE-T  - 100BASE-TX  - 1000BASE-TRJ45\n88E1545/88E1548 \nDevice\nRJ45RJ45RJ45Quad 10/100/1000 \nMbps\nEthernet MAC with \nQSGMII Interface\nM\na\ngn\ne\nt\ni\nc\ns10/100/1000 Mbps\nEthernet MAC\nSystem Interface -\n- SGMII Media Interface:  - 10BASE-T  - 100BASE-TX\n  - 1000BASE-TRJ45\n88E1543/88E1548 \nDevice\nRJ45RJ45RJ45\n10/100/1000 Mbps\nEthernet MAC10/100/1000 Mbps\nEthernet MAC10/100/1000 Mbps\nEthernet MAC\nProduct Overview\nFeatures\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 5\n                          \n                         Figure 3: 88E1543/88E1548 Device  Application - Dual-port SGMII (System) to Copper/SGMII/Fiber \nAuto Media Detect\n                         \nFigure 4: 88E1548 Device Application - QSGMII (System) to Copper/SGMII/Fiber Auto Media \nDetect\n                         SFP \nInterface \n(x2)Dual 10/100/1000 \nMbps\nEthernet MAC with \nSGMII Interface\nSystem Interface: - SGMIIM\nA\nG\n(x2)RJ-45\n(x2)\nMedia Interface:  - 1000BASE-T\n  -  100BASE-TX\n  -  10BASE-TMedia Interface:\n  - SGMII (Media)\n  - 1000BASE-X\n  - 100BASE-FX\nMDI88E1543/88E1548 \nDevice\nSFP \nInterface \n(x4)Quad 10/100/1000 \nMbps\nEthernet MAC with \nQSGMII Interface\nSystem Interface: \n- QSGMIIM\nA\nG\n(x4)RJ-45\n(x4)\nMedia Interface:  - 1000BASE-T\n  -  100BASE-TX\n  -  10BASE-TMedia Interface:\n  - SGMII (Media)\n  - 1000BASE-X\n  - 100BASE-FX\nMDI88E1548 Device\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 6 Document Classification: General May 5, 2017, Advance\n                          \n                         Figure 5: 88E1548 Device Application - QSGMII (System) to SGMII/Fiber (Media)\n                         \nTable 1: 88E1545/88E1543/ 88E1548 Device Features\nFeatures 88E1545 88E1543 88E1548\nQuad-port QSGMII (System) to Copper Yes No Yes\nQuad-port QSGMII (System) to Auto-media Copper/Fiber No No Yes\nQuad-port SGMII (System) to Copper No Yes YesDual-port SGMII (System) to Copper No Yes Yes\nDual-port SGMII (System) to Fiber No Yes Yes\nDual-port SGMII (System) to Auto-media Copper/Fiber No Yes Yes100BASE-FX support No Yes Yes\nIEEE 802.3az Energy Efficient Ethernet Yes Yes Yes\nAuto-Media Detect No Yes\n1\n1. 88E1543 auto-media detect is only supported in dual-por t SGMII (System) to Auto-media Copper/Fiber configuration.Yes\nPackage 14mm x 20mm 128-pin LQFP with \nEPAD15 mm x 15 mm \n196-pin TFBGAQuad 10/100/1000 \nMbps\nEthernet MAC with \nQSGMII Interface\nMedia Interface:- SGMII\n- 1000BASE-X- 100BASE-FXSystem Interface:\nQSGMII88E1548 DeviceSFP\nSFP\nSFP\nSFP\nTable of Contents\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 7\n Table of Contents\n1 Signal Description ............................................................................................................ .............. 17\n1.1 Pin Description ............................................................................................................. ....................................... 17\n1.1.1 88E1545 128-Pin LQFP Package Pinout ............ .............. .............. .............. ........... ............ .......... ...... 18\n1.1.2 88E1543 128-Pin LQFP Package Pinout ............ .............. .............. .............. ........... ............ .......... ...... 26\n1.1.3 88E1548 196-Pin TFBGA Package Pinout ................ .............. .............. .............. .............. .............. ..... 35\n1.2 Pin Assignment List ......................................................................................................... ................................... 45\n1.2.1 88E1545 128-Pin LQFP Package Pi n Assignment List ........ .............. .............. .............. .............. ........ 45\n1.2.2 88E1543 128-Pin LQFP Package Pi n Assignment List ........ .............. .............. .............. .............. ........ 47\n1.2.3 88E1548 196-Pin TFBGA Package Pin Assignment List ............. .............. ............ ........... ........... ........ 49\n2 PHY Functional Specifications ................................................................................................. ..... 52\n2.1 Modes of Operation and Major Inte rfaces ......... .............. .............. .............. ............ ........... ........... ...................... 53\n2.2 Copper Media Interface ...................................................................................................... ................................ 56\n2.2.1 Transmit Side Network Interface .................... ....................................................................... ............... 56\n2.2.2 Encoder ................................................................................................................... ............................. 56\n2.2.3 Receive Side Network Interface ............................................................................................ ............... 56\n2.2.4 Decoder ................................................................................................................... ............................. 58\n2.3 1.25 GHz SERDES Interface ................................................................................................... ........................... 59\n2.3.1 Electrical Interface ................................. ..................................................................... .......................... 59\n2.3.2 SGMII Speed and Link ...................................................................................................... ................... 59\n2.3.3 False SERDES Link Up Prevention .................. ......................................................................... ........... 60\n2.4 QSGMII 5.0 GHz SERDES Interface ............................................................................................. ..................... 61\n2.4.1 Electrical Interface ................................. ..................................................................... .......................... 61\n2.4.2 QSGMII Register Addressing ................................................................................................ ............... 62\n2.4.3 QSGMII Speed and Link ..................................................................................................... .................. 62\n2.5 Loopback .................................................................................................................... ........................................ 63\n2.5.1 System Interface Loopback ................................................................................................. ................. 63\n2.5.2 Synchronous SERDES Loopback .... .............. .............. .............. .............. .............. ........... .......... ......... 65\n2.5.3 Line Loopback ........... .............. .............. .............. .............. .............. .............. .............. ......................... 65\n2.5.4 External Loopback ..... .............. .............. .............. .............. ........... ............ ........... .......... ....................... 67\n2.6 Resets ...................................................................................................................... ........................................... 69\n2.7 Power Management ............................................................................................................ ................................ 70\n2.7.1 Manual Power Down .... .............. .............. .............. .............. ........... ........... ............ ........... ................... 70\n2.7.2 MAC Interface Power Down .... .............................................................................................. ............... 70\n2.7.3 Copper Energy Detect Modes .......................... ...................................................................... .............. 71\n2.7.4 Low Power Modes ........................................................................................................... ..................... 72\n2.7.5 Low Power Operating Modes ..... .............. .............. .............. .............. .............. ........... ........... .............. 72\n2.7.6 SGMII Effect on Low Power Modes ........................................................................................... ........... 72\n2.8 Auto-Negotiation ............................................................................................................ ..................................... 72\n2.8.1 10/100/1000BASE-T Auto-N egotiation ............. .............. .............. .............. ............ ........... .......... ......... 73\n2.8.2 1000BASE-X Auto-Negotiation ...... .............. .............. .............. .............. ........... ........... ........... .............. 74\n2.8.3 SGMII Auto-Negotiation ............................... ..................................................................... .................... 74\n2.8.4 QSGMII Auto-Negotiation ................................................................................................... .................. 75\n2.9 Downshift Feature ........................................................................................................... .................................... 76\n2.9.1 Offset .................................................................................................................... ................................ 77\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver                          \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 8 Document Classification: General May 5, 2017, Advance\n 2.10 CRC Error Counter and Frame Coun ter .............. .............. .............. .............. ........... ............ ......... ..................... 77\n2.10.1 Enabling the CRC Error Counter and Frame Counter .. ....................................................................... .7 7\n2.11 Packet Generator ....... .................................................................................................... ..................................... 77\n2.12 MDI/MDIX Crossover ......................................................................................................... ................................. 78\n2.13 Polarity Correction ........................................................................................................ ...................................... 79\n2.14 FLP Exchange Complete with No Link ................... ...................................................................... ...................... 79\n2.15 LED ........................................................................................................................ ............................................. 80\n2.15.1 LED Polarity ............................................................................................................. ............................. 81\n2.15.2 Pulse Stretching and Blinking ...................... ...................................................................... ................... 82\n2.15.3 Bi-Color LED Mixing ...................................................................................................... ....................... 83\n2.15.4 Modes of Operation ... .............. .............. .............. .............. ........... ............ ........... .......... ....................... 84\n2.15.5 Behavior in Various Low Power States ..................................................................................... ........... 87\n2.16 Interrupt .................................................................................................................. ............................................. 88\n2.17 Configuring the Device ..................................................................................................... ................................... 88\n2.17.1 Hardware Configuration ................................................................................................... ..................... 88\n2.17.2 Software Configurati on - Management Interface ............................................................................ ...... 91\n2.18 Reference Clock .......................................... .................................................................. ..................................... 95\n2.19 Power Supplies ............................................................................................................. ...................................... 96\n2.19.1 AVDD33 ................................................................................................................... ............................. 96\n2.19.2 AVDD18 ................................................................................................................... ............................. 96\n2.19.3 VDDC ..................................................................................................................... .............................. 96\n2.19.4 DVDD ..................................................................................................................... .............................. 96\n2.19.5 VDDOL .................................................................................................................... ............................. 96\n2.19.6 VDDOR .................................................................................................................... ............................. 96\n2.19.7 VDDOM .................................................................................................................... ............................ 97\n2.19.8 Power Supply Sequencing .................................................................................................. ................. 97\n3 PHY Register Description ...................................................................................................... ........ 98\n3.1 PHY MDIO Register Description .......................... ..................................................................... .......................... 99\n4 Electrical Specificati ons ..................................................................................................... ......... 159\n4.1 Absolute Maximum Ratings ........ ............................................................................................ .......................... 159\n4.2 Recommended Operating Conditions . .............. .............. .............. .............. .............. ............ ......... ................... 160\n4.3 Package Thermal Information ..... ............................................................................................ .......................... 161\n4.3.1 Thermal Conditions for 128-pin LQFP Package ........ .............. .............. ........... ........... ............ ......... .. 161\n4.3.2 Thermal Conditions for 196-pin TFBGA Package ........ .............. .............. .............. .............. .............. 162\n4.4 Current Consumption ...................................... ................................................................... ............................... 163\n4.4.1 Current Consumption AVDD18 + VDDC ................... ...................................................................... ... 163\n4.4.2 Current Consumption AVDD33 ........................... ..................................................................... .......... 164\n4.4.3 Current Consumption DVDD ............................ ...................................................................... ............ 165\n4.4.4 Current Consumption VDDOL .......................... ....................................................................... ........... 166\n4.4.5 Current Consumption VDDOR ............................ ..................................................................... .......... 166\n4.4.6 Current Consumption VDDOM ............................ ..................................................................... .......... 167\n4.5 DC Operating Conditions ..................................................................................................... ............................. 168\n4.5.1 Digital Pins .............................................................................................................. ............................ 168\n4.5.2 LED Pins .................................................................................................................. ........................... 168\n4.5.3 RESETn Pin ......... .............. .............. .............. .............. .............. ........... ........... ........... ....................... 169\n4.5.4 IEEE DC Transceiver Parameters . .............. .............. .............. .............. .............. ........... .......... .......... 169\n4.5.5 SGMII ..................................................................................................................... ............................ 170\n4.5.6 QSGMII .................................................................................................................... ........................... 174\nTable of Contents\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 9\n 4.5.7 REFCLKP/N Receiver Specifications ......................................................................................... ........ 179\n4.6 AC Electrical Specifications ................................................................................................ .............................. 180\n4.6.1 Reset Timing .............................................................................................................. ........................ 180\n4.6.2 XTAL_IN/XTAL_OUT Timing ................................................................................................... ........... 180\n4.6.3 REFCLKP/N Receiver Specifications ......................................................................................... ........ 181\n4.6.4 LED to CONFIG Timing ...................................................................................................... ................ 182\n4.7 SGMII Timing ................................................................................................................ .................................... 184\n4.7.1 SGMII Output AC Characteristics ................... ........................................................................ ............ 184\n4.7.2 SGMII Input AC Characteristics ................... ......................................................................... .............. 184\n4.8 QSGMII Timing ............................................................................................................... .................................. 185\n4.8.1 QSGMII Output AC Characteristics .................. ........................................................................ .......... 185\n4.8.2 QSGMII Receiver Input Jitter To lerance Specifications ..................................................................... 185\n4.9 MDC/MDIO Timing ............................................................................................................. ............................... 187\n4.9.1 JTAG Timing ............................................................................................................... ........................ 188\n4.10 IEEE AC Transceiver Parameters ............ .............. .............. .............. .............. .............. ........... ....................... 189\n4.11 Latency Timing ............................................................................................................. ..................................... 190\n4.11.1 10/100/1000BASE-T to SGMII Late ncy Timing ............ .............. .............. .............. .............. ............ .. 190\n4.11.2 SGMII to 10/100/1000BASE- T Latency Timing ...... .............. .............. .............. ........... ............ ......... .. 191\n4.11.3 10/100/1000BASE-T to QSGMII Lat ency Timing ................. .............. .............. ........... ............ ........... 191\n4.11.4 QSGMII to 10/1 00/1000BASE-T Latency Timing ...... .............. .............. ........... ........... ............ ........... 193\n4.11.5 QSGMII to SGMII Latency Timing ........................................................................................... ........... 193\n4.11.6 SGMII to QSGMII Latency Timing ........................................................................................... ........... 194\n4.11.7 SGMII to Auto-media Latency Timing ............... ........................................................................ .......... 195\n5 Mechanical Drawings ........................................................................................................... ........ 199\n5.1 128-Pin LQFP Package Drawing ... .............. .............. .............. .............. .............. .............. ......... ...................... 199\n5.2 196-Pin TFBGA Package Drawing ............................................................................................... .................... 201\n6 Part Order Numbering/Package Marking ................ .................................................................... 203\n6.1 Part Order Numbering ........................................................................................................ ............................... 203\n6.2 Package Marking ............................................................................................................. ................................. 204\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver                          \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 10 Document Classification: General May 5, 2017, Advance\n List of Tables\nTable 1: 88E1545/88E1543/88E1548 Device Features .......... .............. .............. .............. ............... ............. ...6\nTable 2: Pin Type Definitions....... ............................................................................................ .......................17\nTable 3: Media Dependent Interface Port 0.................. .............. .............. .............. .............. ............. .............19\nTable 4: Media Dependent Interface Port 1.................. .............. .............. .............. .............. ............. .............19\nTable 5: Media Dependent Interface Port 2.................. .............. .............. .............. .............. ............. .............20\nTable 6: Media Dependent Interface Port 3.................. .............. .............. .............. .............. ............. .............20\nTable 7: QSGMII................................................................................................................. ............................20\nTable 8: Management Interface/Control .................... .............. .............. .............. .............. ............... ..............21\nTable 9: LED/Configuration ...................................................................................................... ......................21\nTable 10: JTAG.................................................................................................................. ...............................22\nTable 11: Clock/Reset ........................................................................................................... ...........................22\nTable 12: Test.................................................................................................................. .................................23\nTable 13: Reference ............................................................................................................. ............................23\nTable 14: Power & Ground ........................................................................................................ .......................24\nTable 15: Do Not Connect ........................................................................................................ ........................25\nTable 16: I/O State at Various Test or Reset Modes .............................................................................. ..........25\nTable 17: Media Dependent Interface Port 0............... .............. .............. .............. .............. ............... ..............27\nTable 18: Media Dependent Interface Port 1............... .............. .............. .............. .............. ............... ..............27\nTable 19: Media Dependent Interface Port 2............... .............. .............. .............. .............. ............... ..............28\nTable 20: Media Dependent Interface Port 3............... .............. .............. .............. .............. ............... ..............28\nTable 21: SGMII Port 0 .......................................................................................................... ...........................28\nTable 22: SGMII Port 1 .......................................................................................................... ...........................29\nTable 23: SGMII Port 2 .......................................................................................................... ...........................29\nTable 24: SGMII Port 3 .......................................................................................................... ...........................29\nTable 25: Management Interface/Control .................... .............. .............. .............. .............. .............. ...............29\nTable 26: LED/Configuration ........... .......................................................................................... .......................30\nTable 27: JTAG.................................................................................................................. ...............................30\nTable 28: Clock/Reset ........................................................................................................... ...........................31\nTable 29: Test.................................................................................................................. .................................32\nTable 30: Reference ............................................................................................................. ............................32\nTable 31: Power & Ground ........................................................................................................ .......................33\nTable 32: Do Not Connect ........................................................................................................ ........................34\nTable 33: I/O State at Various Test or Reset Modes .............................................................................. ..........34\nTable 34: Media Dependent Interface Port 0............... .............. .............. .............. .............. ............... ..............36\nTable 35: Media Dependent Interface Port 1............... .............. .............. .............. .............. ............... ..............36\nTable 36: Media Dependent Interface Port 2............... .............. .............. .............. .............. ............... ..............37\nTable 37: Media Dependent Interface Port 3............... .............. .............. .............. .............. ............... ..............37\nTable 38: SGMII Port 0 .......................................................................................................... ...........................37\nTable 39: SGMII Port 1 .......................................................................................................... ...........................38\nList of Tables\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 11\n Table 40: SGMII Port 2 .......................................................................................................... ...........................38\nTable 41: SGMII Port 3 .......................................................................................................... ...........................38\nTable 42: QSGMII................................................................................................................ .............................38\nTable 43: Management Interface/Control .................... .............. .............. .............. .............. .............. ...............38\nTable 44: LED/Configuration ........... .......................................................................................... .......................39\nTable 45: JTAG.................................................................................................................. ...............................40\nTable 46: Clock/Reset ........................................................................................................... ...........................40\nTable 47: Test.................................................................................................................. .................................41\nTable 48: Reference ............................................................................................................. ............................41\nTable 49: Power & Ground ........................................................................................................ .......................42\nTable 50: Do Not Connect ........................................................................................................ ........................44\nTable 51: I/O State at Various Test or Reset Modes .............................................................................. ..........44\nTable 52: 88E1545 128-Pin LQFP List—A lphabetical by Signal Name ........... .............. .............. ........... .........45\nTable 53: 88E1543 128-Pin LQFP List—A lphabetical by Signal Name ........... .............. .............. ........... .........47\nTable 54: 88E1548 196-Pin TFBGA List—Alphabetical by Si gnal Name............ .............. ........... ........... .........49\nTable 55: MODE[2:0] Select ...................................................................................................... .......................54\nTable 56: SGMII (MAC Interface) Operational Speed ....... .............. .............. ........... ........... ............ .......... .......59\nTable 57: Fiber Noise Filtering................................................................................................. .........................60\nTable 58: SGMII Port Operational Sp eed ............... .............. .............. .............. ........... ........... ........... ...............62\nTable 59: Reset Control Bits.................................................................................................... .........................69\nTable 60: Power Down Control Bits. .............................................................................................. ...................70\nTable 61: Automatic MAC Interface Power Down ............. ....................................................................... ........70\nTable 62: Power State after Exiting Power Down........... ....................................................................... ...........71\nTable 63: SGMII Auto-Negotiation mo des .......................................................................................... ..............75\nTable 64: Media Dependent Interface Pin Mapping ............. .............. .............. .............. .............. ............ ........78\nTable 65: LED[3:2] Functional Pin Mapping .............. ......................................................................... ..............81\nTable 66: LED Polarity.......................................................................................................... ............................81\nTable 67: Pulse Stretching and Blinking ................. ........................................................................ ..................82\nTable 68: Bi-Color LED Mixing ................................................................................................... ......................83\nTable 69: Modes of Operation ......... .............. .............. .............. .............. .............. ............ ......... ......................84\nTable 70: Compound LED Status ................................................................................................... ..................86\nTable 71: Speed Blinking Sequence... .............. .............. .............. .............. .............. ........... ........... ..................86\nTable 72: Speed Blink........................................................................................................... ............................86\nTable 73: MODE 3 Behavior....................................................................................................... ......................87\nTable 74: MODE 4 Behavior....................................................................................................... ......................87\nTable 75: Four Bit Mapping ...................................................................................................... ........................88\nTable 76: Configuration Mapping... .............................................................................................. .....................89\nTable 77: Device Configuration Definition ....................................................................................... .................89\nTable 78: PDOWN Register Setting as a Function of MODE[2:0] ....................................................................9 1\nTable 79: Serial Management Interface Protocol ........... ....................................................................... ...........92\nTable 80: Page Address .......................................................................................................... .........................93\nTable 81: Extensions for Management Frame Format for Indi rect Access.......................................................93\nTable 82: Clause 45 Access to Clause 22 Registers Example. ...................................................................... ..94\nTable 83: Reference Clock Pin Connec tions ....................................................................................... .............95\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver                          \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 12 Document Classification: General May 5, 2017, Advance\n Table 84: Register Types........................................................................................................ ..........................98\nTable 85: Register Map .......................................................................................................... ........................102\nTable 86: Copper Control Register ............................................................................................... ..................104\nTable 87: Copper Status Register ................................................................................................ ..................106\nTable 88: PHY Identifier 1................................. ..................................................................... .........................107\nTable 89: PHY Identifier 2................................. ..................................................................... .........................107\nTable 90: Copper Auto-Negotiation Advertisement Register ........................................................................ ..108\nTable 91: Copper Link Partner Ability Register - Base Page...................................................................... ....110\nTable 92: Copper Auto-Negotiation Expansion Register ...... ...................................................................... ....111\nTable 93: Copper Next Page Transmit Register.................................................................................... .........112\nTable 94: Copper Link Partner Next Page Register ....... ......................................................................... .......113\nTable 95: 1000BASE-T C ontrol Register....... .............. .............. .............. .............. .............. .............. .............113\nTable 96: 1000BASE-T Status Register ........... .............. .............. .............. .............. .............. ........... .............114\nTable 97: MMD Access Control Register..................... ...................................................................... .............115\nTable 98: MMD Access Address/Data Register ............. ......................................................................... .......115\nTable 99: Extended Status Register .............. .............. .............. .............. .............. .............. .......... .................116\nTable 100: Copper Specific Control Register 1 ........ ........................................................................... .............116\nTable 101: Copper Specific Status Register 1.................................................................................... ..............117\nTable 102: Copper Specific Interrupt Enable Register .. .......................................................................... .........118\nTable 103: Copper Interrupt Status Register ..................................................................................... ...............120\nTable 104: Copper Specific Control Register 2 ........ ........................................................................... .............121\nTable 105: Copper Specific Receive Error Counter Regist er ....................................................................... ....121\nTable 106: Page Address ......................................................................................................... ........................121\nTable 107: Global Interrupt Status.............................................................................................. ......................122\nTable 108: Fiber Control Register............................................................................................... ......................122\nTable 109: Fiber Status Register ................................................................................................ ......................124\nTable 110: PHY Identifier.............. ......................................................................................... ...........................125\nTable 111: PHY Identifier.............. ......................................................................................... ...........................125\nTable 112: Fiber Auto-Nego tiation Advertisem ent Register - 1000BASE-X Mo de (Register 16_1.1:0 = \n01)............................................................................................................................ .......................126\nTable 113: Fiber Auto-Negotiation Advertisement Regi ster - SGMII (System mode ) (Register 16_1.1:0 = \n10)............................................................................................................................ .......................127\nTable 114: Fiber Auto-Negotiation Advertisement Re gister - SGMII (Media mo de) (Register 16_1.1:0 = \n11)............................................................................................................................ .......................128\nTable 115: Fiber Link Partner  Ability Register - 1000BASE- X Mode (Register 16_1.1:0 = 01) ............ ............128\nTable 116: Fiber Link Partner Ability Register - SGMII (System mode) (Register 16_1.1:0 = 10)....................129\nTable 117: Fiber Link Partner Ability Register - SGMII (Media mode) (Regist er 16_1.1:0 = 11)......................129\nTable 118: Fiber Auto-Negotiation Expansion Register.... ........................................................................ ........130\nTable 119: Fiber Next Page Transmit Register .................................................................................... ............131\nTable 120: Fiber Link Partner Next Page Register ........ ........................................................................ ...........132\nTable 121: Extended Status Register .............. .............. .............. .............. .............. ............ ........... ..................132\nTable 122: Fiber Specific Control Register 1 ............ ........................................................................ ................132\nTable 123: Fiber Specific Status Register ....................................................................................... .................133\nTable 124: Fiber Interrupt Enable Register............... ....................................................................... .................134\nList of Tables\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 13\n Table 125: Fiber Interrupt Status Register...................................................................................... ..................135\nTable 126: Fiber Receive Error Counter Register ......... ........................................................................ ...........136\nTable 127: PRBS Control ......................................................................................................... ........................136\nTable 128: PRBS Error Counter LSB ... ............................................................................................ ................137\nTable 129: PRBS Error Counter MSB .. ............................................................................................. ...............137\nTable 130: Fiber Specific Control Register 2 ............ ........................................................................ ................137\nTable 131: MAC Specific Control Register 1 ............... ....................................................................... ..............138\nTable 132: MAC Specific Control Register 2 ............... ....................................................................... ..............138\nTable 133: LED[3:0] Function Control Register ........... ........................................................................ .............139\nTable 134: LED[3:0] Polarity Control Register.......... ......................................................................... ...............140\nTable 135: LED Timer Control Register........................................................................................... .................141\nTable 136: LED[5:4] Function Control and Polarity Register ...................................................................... ......142\nTable 137: QSGMII Control Register........................ ...................................................................... ..................143\nTable 138: QSGMII Status Register ............................................................................................... ..................144\nTable 139: QSGMII Auto-Negotiation Advertisement Register - SGMII (System mode) (Register 16_4.0 \n= 0)........................................................................................................................... .......................145\nTable 140: QSGMII Link Partner Ability Register - SG MII (System mode) Mode (Register 16_4.0 = 0)..........145\nTable 141: QSGMII Link Partner Ability Register - SG MII (Media mode) Mode (Register 16_4.0 = 1) ............146\nTable 142: QSGMII Auto-Negotiation Expansion Register........................................................................... ....147\nTable 143: QSGMII Specific Control Register 1 ................................................................................... ............147\nTable 144: QSGMII Specific Status Register...................................................................................... ..............148\nTable 145: QSGMII Interrupt Enable Register..................................................................................... .............149\nTable 146: QSGMII Interrupt Status Register..................................................................................... ..............150\nTable 147: QSGMII Receive Error Counter Register........ ........................................................................ ........150\nTable 148: PRBS Control ......................................................................................................... ........................150\nTable 149: PRBS Error Counter LSB ... ............................................................................................ ................151\nTable 150: PRBS Error Counter MSB .. ............................................................................................. ...............151\nTable 151: QSGMII Global Control Register 1 ..................................................................................... ............151\nTable 152: QSGMII Global Control Register 2 ..................................................................................... ............152\nTable 153: 1000BASE-T Pair Skew Regi ster .............. .............. .............. .............. ........... ........... .......... ...........153\nTable 154: 1000BASE-T Pair Sw ap and Polarity ........ .............. .............. .............. .............. ........... ......... .........153\nTable 155: Copper Port Packet Genera tion........................................................................................ ..............153\nTable 156: Copper Port CRC Counters ............................................................................................. ...............154\nTable 157: Checker Control...................................................................................................... ........................155\nTable 158: Copper Port Packet Generator IPG Control ... .......................................................................... ......155\nTable 159: Misc Test ............................................................................................................ ............................155\nTable 160: Packet Generation ........... ......................................................................................... ......................156\nTable 161: CRC Counters ................. .............. .............. .............. .............. ............ ........... ......... .......................156\nTable 162: Checker Control...................................................................................................... ........................157\nTable 163: Packet Generator IPG Cont rol......................................................................................... ...............157\nTable 164: General Control Register 1 ........................................................................................... ..................158\nTable 165: Absolute Maximum Ratings ....................... ...................................................................... ...............159\nTable 166: Recommended Operating Cond itions.......... .............. .............. .............. ............ ........... .......... ........160\nTable 167: Thermal Conditions for 128-pin LQFP Package ... .............. .............. ........... ........... ............ ......... ...161\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver                          \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 14 Document Classification: General May 5, 2017, Advance\n Table 168: Thermal Conditions for 196-pin TFBGA Package .............. .............. ........... ........... ............ ........... .162\nTable 169: Current Consumption AVDD1 8 + VDDC .................................................................................... ....163\nTable 170: Current Consumption AVDD33.................... ....................................................................... ............164\nTable 171: Current Consumption DVDD ....................... ...................................................................... .............165\nTable 172: Current Consumption VDDOL ..................... ....................................................................... ............166\nTable 173: Current Consumption VDDOR..................... ....................................................................... ............166\nTable 174: Current Consumption VDDOM ....................... ..................................................................... ...........167\nTable 175: Digital Pins......................................................................................................... .............................168\nTable 176: LED Pins............................................................................................................. ............................168\nTable 177: RESETn Pin....... .............. .............. .............. .............. ............ ........... ........... .......... .........................169\nTable 178: Internal Resister Description........................................................................................ ...................169\nTable 179: IEEE DC Transceiver Parame ters .......... .............. .............. .............. .............. ........... .......... ...........169\nTable 180: Transmitter DC Characteristics.................. ..................................................................... ................170\nTable 181: Programming SGMII Output Amplitude ................................................................................... .......170\nTable 182: Receiver DC Characteristics................... ....................................................................... .................173\nTable 183: Transmitter DC Characteristics.................. ..................................................................... ................174\nTable 184: Receiver DC Characteristics................... ....................................................................... .................177\nTable 185: REFCLKP/N Receiver Specifications .................................................................................... .........179\nTable 186: Reset Timing......................................................................................................... ..........................180\nTable 187: XTAL_IN/XTAL_OUT Timing.............................................................................................. ............180\nTable 188: REFCLKP/N Receiver Specifications .................................................................................... .........181\nTable 189: LED to CONFIG Timing ................................................................................................. .................182\nTable 190: SGMII Output AC Characteristics .............. ........................................................................ .............184\nTable 191: SGMII Input AC Characteristics.............. ......................................................................... ...............184\nTable 192: QSGMII Output AC Characteristics ........... .......................................................................... ...........185\nTable 193: QSGMII Receiver Input Jitter Tolerance Spec ifications................................................................ ..185\nTable 194: MDC/MDIO Timing ...................................................................................................... ...................187\nTable 195: JTAG Timing.......................................................................................................... .........................188\nTable 196: IEEE AC Transceiver Parame ters .......... .............. .............. .............. .............. ........... .......... ...........189\nTable 197: 10/100/1000BASE-T to SGMII Latency Timing .... .............. .............. ........... ........... ............ .......... ..190\nTable 198: SGMII to 10/ 100/1000BASE-T Latency Timing .... .............. .............. ........... ........... ............ .......... ..191\nTable 199: 10/100/1000BASE-T to QSGMII Latency Timing .... .............. .............. ........... ........... ........... .......... 191\nTable 200: QSGMII to 10/100/1000BASE-T Latency Timing ...... .............. .............. .............. ............... ............ 193\nTable 201: QSGMII to SGMII Latency Timing ....................................................................................... ...........193\nTable 202: SGMII to QSGMII Latency Timing ............... ........................................................................ ...........194\nTable 203: SGMII to SGMII/Fiber Latency Timing (Register 27_4.14 = 1) .......................................................195\nTable 204: 10/100/1000BASE-T to SGMII Latency Timing (R egister 27_4.14 = 1) ......... .............. ........... .......196\nTable 205: SGMII to 10/ 100/1000BASE-T Latency Ti ming (Register 27_4.14 = 1) ... .............. .............. ..........197\nTable 206: 128-Pin LQFP Package Dimensions in mm ......... .............. .............. ........... ........... ............ ......... ...200\nTable 207: 196-Pin TFBGA Package Dimensions in mm.... ........................................................................... ..202\nTable 208: 88E1545/88E1543/88E1548 Part Order Options .... .............. .............. ........... ........... ........... .......... 203\nList of Figures\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 15\n List of Figures\nFigure 1: 88E1545/88E1548 Device Application - QSGMII (S ystem) to Copper .. .............. ............ ........... ........4\nFigure 2: 88E1543/88E1548 Device Applic ation - SGMII (System) to Copper..... .............. ............ ........... ........4\nFigure 3: 88E1543/88E1548 Device Application - D ual-port SGMII (System) to Copper/SGMII/Fiber \nAuto Media Detect .............................................................................................................. ................5\nFigure 4: 88E1548 Device Application - QSGMII (System) to Copper/SGMII/Fiber Auto  Media Detect............5\nFigure 5: 88E1548 Device Application - QSGMII (System) to  SGMII/Fiber (Media)......... .............. ........... ........6\nFigure 6: 88E1545 Device 128-Pin LQFP Package (Top View) . ............ .............. ............ ........... ........... .........18\nFigure 7: 88E1543 Device 128-Pin LQFP Package (Top View) . ............ .............. ............ ........... ........... .........26\nFigure 8: 88E1548 Device 196-Pin TFBGA Package (Top View ).............. .............. .............. .............. ............35\nFigure 9: 88E1548 Pin A1 Location ...... .............. .............. .............. .............. ........... ........... ........... ..................35\nFigure 10: Device Functional Block Diagram...................................................................................... ...............52\nFigure 11: SGMII System to Copper Interface Example.. ........................................................................... .......53\nFigure 12: QSGMII System to SGMII/Fiber Media Interface Example...............................................................53Figure 13: QSGMII System to Copper Interface Example .. .............. .............. .............. ........... ............ ......... .....54\nFigure 14: CML I/Os............................................................................................................. ..............................59\nFigure 15: QSGMII............................................................................................................... ..............................61\nFigure 16: CML I/Os............................................................................................................. ..............................62\nFigure 17: MAC Interface Loopback Diagram - Copper Media Interface........... .............. .............. ........... .........63\nFigure 18: System Interface Loopback Diagram - Fiber Media Interface...........................................................6 4\nFigure 19: System Interface Loopback Diagram - QSGMII Medi a Interface......................................................64\nFigure 20: Synchronous SERDES Loopba ck Diagram............. .............. .............. .............. .............. ............. ....65\nFigure 21: Copper Line Loopback Data Path................ ....................................................................... ..............66\nFigure 22: Fiber Line Loopback Data Path ................. ....................................................................... ................66\nFigure 23: QSGMII Line Loopback Data  Path ................. .............. .............. .............. .............. ..............\n............67\nFigure 24: Loopback Stub (Top View with Tab up)................................................................................. ...........67\nFigure 25: Test Setup for 10/100/1000 M bps Modes using an External Loopback  Stub...... ............ ........... ......68\nFigure 26: LED Chain ............................................................................................................ ............................80\nFigure 27: Various LED Hookup Configurations .................................................................................... ............81\nFigure 28: Typical MDC/MDIO Read Oper ation ........... .............. .............. .............. ............ ........... .......... ..........91\nFigure 29: Typical MDC/MDIO Write Operation..................................................................................... ............92\nFigure 30: Device Register Map Summary - Page 0 - Page 7. ............... .............. .............. .............. .............. .100\nFigure 31: Device Register Map Summary - Page 8 - Page 255.............. .............. .............. ............... ............1 01\nFigure 32: CML I/Os............................................................................................................. ............................171\nFigure 33: AC connections (CML or LVDS receiver) or DC connection LVDS receiver ..................................172\nFigure 34: DC Connection to a CML Receiver................. ..................................................................... ...........173\nFigure 35: Input Differential Hysteresis........................................................................................ ....................174\nFigure 36: CML I/Os............................................................................................................. ............................175\nFigure 37: AC connections (CML or LVDS receiver) or DC connection LVDS receiver ..................................176\nFigure 38: DC Connection to a CML Receiver................. ..................................................................... ...........177\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver                          \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 16 Document Classification: General May 5, 2017, Advance\n Figure 39: Driver and Receiver Differential Return Loss. ........................................................................ .........178\nFigure 40: Definition of Driver Ampl itude and Swing ............. .............. .............. .............. ........... ........... ..........179\nFigure 41: Reset Timing......................................................................................................... ..........................180\nFigure 42: XTAL_IN/XTAL_OUT Timing.............................................................................................. ............181\nFigure 43: REF_CLK Timing....................................................................................................... .....................182\nFigure 44: LED to CONFIG Timing ................................................................................................. .................183\nFigure 45: Serial Interface Rise and Fall Times.......... ....................................................................... ..............184\nFigure 46: Serial Interface Rise and Fall Times.......... ....................................................................... ..............185\nFigure 47: Driver and Receiver Eye Mask .................. ....................................................................... ..............186\nFigure 48:  MDC/MDIO Timing ..................................................................................................... ...................187\nFigure 49: MDC/MDIO Input Hysteresis ............................................................................................ ..............187\nFigure 50: JTAG Timing.......................................................................................................... .........................188\nFigure 51: 10/100/1000BASE-T to SGMII Latency Timing .... .............. .............. ........... ........... ............ .......... ..190\nFigure 52: SGMII to 10/ 100/1000BASE-T Latency Timing .... .............. .............. ........... ........... ............ .......... ..191\nFigure 53: 10/100/1000BASE-T to QSGMII Latency Timing ............... .............. .............. ........... ........... .......... 192\nFigure 54: QSGMII to 10 /100/1000BASE-T Latency Ti ming ......... .............. .............. .............. .............. .......... 193\nFigure 55: QSGMII to SGMII Latency Timing ....................................................................................... ...........194\nFigure 56: SGMII to QSGMII Latency Timing ....................................................................................... ...........195\nFigure 57: SGMII to SGMII/Fiber Latency Timing (Register 27_4.14 = 1) .......................................................196Figure 58: 10/100/1000BASE-T to SGMII Latency Timing (R egister 27_4.14 = 1) ......... .............. ........... .......197\nFigure 59: SGMII to 10/ 100/1000BASE-T Latency Ti ming (Register 27_4.14 = 1) ... .............. .............. ..........198\nFigure 60: 128-Pin LQFP Package ................................................................................................. .................199\nFigure 61: 196-Pin TFBGA Package ................................................................................................ ...............201\nFigure 62: Sample Part Number ................................................................................................... ...................203\nFigure 63: 88E1545 128-pin LQFP Commercial Package Ma rking and Pin 1 Location ..... ........... ........... .......204\nFigure 64: 88E1543 128-pin LQFP Commercial Package Ma rking and Pin 1 Location ..... ........... ........... .......204\nFigure 65: 88E1548 196-pin TFBGA Commercial Package Ma rking and Pin 1 Location... ........... ........... .......205\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 17\n 1 Signal Description\n1.1 Pin Description\n                         \nTable 2: Pin Type Definitions\nPin Type Definition\nH Input with hysteresisI/O Input and output\nI Input only\nO Output onlyPU Internal pull-up \nPD Internal pull-down\nD Open drain outputZ Tri-state output\nmA DC sink capability\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 18 Document Classification: General May 5, 2017, Advance\n 1.1.1 88E1545 128-Pin LQFP Package Pinout\n                         \nFigure 6: 88E1545 Device 128-Pin LQFP Package (Top View)\n                         \n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n128127126125124123122121120119118117116115114113112111110109108107106105104103\n3940414243444546474849505152535455565758596061626364\nCONFIG[0]P2_LED[2]\nP2_LED[3]\nVDDOL\nP3_LED[1]\nP3_LED[2]\nP3_LED[3]\nCONFIG[1]\nVSSDNC\nREF_CLKPAVDD33\nP0_MDIN[1]\nP0_MDIP[2]\nP0_MDIN[2]\nP0_MDIP[3]\nP0_MDIN[3]\nAVDD33P2_MDIN[1]P1_MDIN[1]\nP2_MDIP[1]P2_MDIP[0]P1_MDIP[0]P1_MDIN[0]P3_LED[0]V18_L\nCONFIG[2]TCKREF_CLKN\nVDDORP0_MDIP[1]AVDD18P3_MDIN[1]\nP3_MDIP[1]VDDOLP0_LED[3]\nP1_LED[1]\nP1_LED[2]\nP2_LED[0]P1_LED[3]\nDVDD\nP2_LED[1]\nDVDDDVDD\nP1_LED[0]\nP1_MDIN[3]\nAVDD18P1_MDIP[3]\nAVDD33TRSTnVDDOL\nP1_MDIP[1]\nAVDD18AVDD33\nP2_MDIN[0]\nAVDD18\nP2_MDIP[2]\nP3_MDIN[3]P2_MDIP[3]\nP2_MDIN[3]P2_MDIN[2]\nAVDD18TSTPTDNC\nHSDACP\nVDDCHSDACNXTAL_OUT\nXTAL_INCLK_SEL[0]DVDD\nCLK_SEL[1]Q_OUTN\nVSS\nDNCAVDD18DNCDNCQ_INP\nVSS\nDNC\nAVDD18VSSQ_INNAVDD18\nDNCAVDD18\nVDDORVDDOM\nDVDD\nTDO\nDNC\nTDI\nDVDDQ_OUTP\nVSSP0_LED[0]\nINTn\nTEST[1]DVDDAVDD18\nTEST[0]RESETn\nMDIOMDC\nVSS\nTMSDNCDVDD\nCONFIG[3]\nP3_MDIN[0]P3_MDIP[0]DNC\nRSETP3_MDIP[3]\nAVDD18P0_LED[2]\nP0_LED[1]\nAVDD18\nP1_MDIN[2]\nP1_MDIP[2]P0_MDIP[0]\nP3_MDIN[2]\nP3_MDIP[2]VDDC\nTop View\nEPAD - VSS\n88E1545-LKJ\nDNC\nP0_MDIN[0]\nAVDD18\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 19\n                          \n                         Table 3: Media Dependent Interface Port 0\n88E1545 \nPin #Pin Name Pin Type Description\n126\n127P0_MDIP[0]\nP0_MDIN[0]I/O Media Dependent Interface[0]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[0] correspond to BI_DA±. \nIn MDIX configuration, MDIP/N[0] correspond to BI_DB±.In 100BASE-TX and 10BASE-T modes in MD I configuration, MDIP/N[0] are used \nfor the transmit pair. In MDIX configuration, MDIP/N[0] are used for the receive pair. NOTE: Unused MDI pins must be left floating.\nThe 88E1545 device contains an internal 100 ohm resistor between the \nMDIP/N[0] pins.\n2\n3P0_MDIP[1]\nP0_MDIN[1]I/O Media Dependent Interface[1]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[1] correspond to BI_DB±. In \nMDIX configuration, MDIP/N[1] correspond to BI_DA±.In 100BASE-TX and 10BASE-T modes in MD I configuration, MDIP/N[1] are used \nfor the receive pair. In MDIX configuration, MDIP/N[1] are used for the transmit pair. NOTE: Unused MDI pins must be left floating.\nThe 88E1545 device contains an internal 100 ohm resistor between the \nMDIP/N[1] pins.\n4\n5P0_MDIP[2]\nP0_MDIN[2]I/O Media Dependent Interface[2]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[2] correspond to BI_DC±. In \nMDIX configuration, MDIP/N[2] correspond to BI_DD±. In 100BASE-TX and 10BASE-T modes, MDIP/N[2] are not used. NOTE: Unused MDI pins must be left floating.\nThe 88E1545 device contains an internal 100 ohm resistor between the \nMDIP/N[2] pins.\n7\n8P0_MDIP[3]\nP0_MDIN[3]I/O Media Dependent Interface[3]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[3] correspond to BI_DD±. In \nMDIX configuration, MDIP/N[3] correspond to BI_DC±. In 100BASE-TX and 10BASE-T modes, MDIP/N[3] are not used.NOTE: Unused MDI pins must be left floating.\nThe 88E1545 device contains an internal 100 ohm resistor between the \nMDIP/N[3] pins.\nTable 4: Media Dependent Interface Port 1\n88E1545 Pin # Pin Name Pin Type Description\n19\n18P1_MDIP[0]\nP1_MDIN[0]I/O Media Dependent Interface[0] for Port 1.\nRefer to P0_MDI[0]P/N .\n16\n15P1_MDIP[1]\nP1_MDIN[1]I/O Media Dependent Interface[1] for Port 1. \nRefer to P0_MDI[1]P/N .\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 20 Document Classification: General May 5, 2017, Advance\n                          \n                         \n                         13\n12P1_MDIP[2]\nP1_MDIN[2]I/O Media Dependent Interface[2] for Port 1.\nRefer to P0_MDI[2]P/N .\n10\n9P1_MDIP[3]\nP1_MDIN[3]I/O Media Dependent Interface[3] for Port 1. \nRefer to P0_MDI[3]P/N .Table 4: Media Dependent Interface Port 1 (Continued)\n88E1545 \nPin #Pin Name Pin Type Description\nTable 5: Media Dependent Interface Port 2\n88E1545 Pin # Pin Name Pin Type Description\n20\n21P2_MDIP[0]\nP2_MDIN[0]I/O Media Dependent Interface[0] for Port 2.\nRefer to P0_MDI[0]P/N .\n23\n24P2_MDIP[1]\nP2_MDIN[1]I/O Media Dependent Interface[1] for Port 2. \nRefer to P0_MDI[1]P/N .\n26\n27P2_MDIP[2]\nP2_MDIN[2]I/O Media Dependent Interface[2] for Port 2.\nRefer to P0_MDI[2]P/N .\n29\n30P2_MDIP[3]\nP2_MDIN[3]I/O Media Dependent Interface[3] for Port 2. \nRefer to P0_MDI[3]P/N .\nTable 6: Media Dependent Interface Port 3\n88E1545 \nPin #Pin Name Pin Type Description\n41\n40P3_MDIP[0]\nP3_MDIN[0]I/O Media Dependent Interface[0] for Port 3.\nRefer to P0_MDI[0]P/N .\n37\n36P3_MDIP[1]\nP3_MDIN[1]I/O Media Dependent Interface[1] for Port 3. \nRefer to P0_MDI[1]P/N .\n35\n34P3_MDIP[2]\nP3_MDIN[2]I/O Media Dependent Interface[2] for Port 3.\nRefer to P0_MDI[2]P/N .\n32\n31P3_MDIP[3]\nP3_MDIN[3]I/O Media Dependent Interface[3] for Port 3. \nRefer to P0_MDI[3]P/N .\nTable 7: QSGMII\n88E1545 \nPin #Pin Name Pin Type Description\n80\n82Q_INP\nQ_INNI QSGMII Transmit Data. 5.0 GBaud input - Positive and Negative. \n85\n87Q_OUTP\nQ_OUTNO QSGMII Receive Data. 5.0 GBaud output - Positive and Negative.\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 21\n                          \n                         Table 8: Management Interface/Control\n88E1545 \nPin #Pin Name Pin Type Description\n91 MDC I Management Clock pin.\nMDC is the management data clock reference for the serial management interface. A continuous clock stream is not expected. The maximum frequency supported is 12.5 MHz. \n90 MDIO I/O Management Data pin.\nMDIO is the management data. MDIO transfers management data in and out of the device synchronously to MDC. This pin requires a pull-up resistor in a range from 1.5 kohm to 10 kohm .\n99 INTn OD Interrupt pin.\nINTn functions as an active low interrupt output. The pull-up resistor used for the INTn should not be connected to voltage higher than VDDOL.\nTable 9: LED/Configuration\n88E1545 Pin # Pin Name Pin Type Description\n103\n102101100P0_LED[3]\nP0_LED[2]P0_LED[1]P0_LED[0]O Parallel LED Output Port 0\nSee Section 2.15, LED, on page 80  for details.\n108\n107106105P1_LED[3]\nP1_LED[2]P1_LED[1]P1_LED[0]O Parallel LED Output Port 1\nSee Section 2.15, LED, on page 80  for details.\n116\n115112111P2_LED[3]\nP2_LED[2]P2_LED[1]P2_LED[0]O Parallel LED Output Port 2\nSee Section 2.15, LED, on page 80  for details.\n121\n120\n119\n118P3_LED[3]\nP3_LED[2]\nP3_LED[1]\nP3_LED[0]O Parallel LED Output Port 3\nSee Section 2.15, LED, on page 80  for details.\n125\n124123122CONFIG[3]\nCONFIG[2]CONFIG[1]CONFIG[0]I Global hardware configuration.\nSee Section 2.17.1, Hardware Configuration, on page 88  for details.\n114 V18_L I VDDOL voltage control.\nTie to VSS = VDDOL operating at 2.5V/3.3VFloating = VDDOL operating at 1.8V\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 22 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 10: JTAG\n88E1545 \nPin #Pin Name Pin Type Description\n58 TDI I, PU Boundary scan test data input. TDI contains an internal 150 kohm pull-up \nresistor.\n55 TMS I, PU Boundary scan test mode select input. TMS contains an internal 150 kohm \npull-up resistor. \n54 TCK I, PU Boundary scan test clock input. TCK contains an internal 150 kohm pull-up \nresistor. \n62 TRSTn I, PU Boundary scan test reset input. Active low. \nTRSTn contains an internal 150 kohm pull-up resistor. For normal operation, TRSTn should be pulled low with a 4.7 kohm pull-down resistor. \n61 TDO O Boundary scan test data output. \nTable 11: Clock/Reset\n88E1545 \nPin #Pin Name Pin Type Description\n49 XTAL_IN I 25 MHz Clock Input\n25 MHz ± 50 ppm tolerance crystal reference or oscillator input. XTAL_IN has internal ac-coupling. XTAL_IN must be left floating when it is not used.Refer to the ‘Oscillator Level Shifting’ (MV-S301630-00) application note for details on how to convert a 2.5V/3.3V clock source to 1.8V clock.\n50 XTAL_OUT O 25 MHz Crystal Output.\n25 MHz ± 50 ppm tolerance crystal reference. XTAL_OUT must be left floating when it is not used.\n66\n65REF_CLKP\nREF_CLKNI 25 MHz/125 MHz/156.25 MHz Reference Clock Input Positive and Negative ± 50 \nppm tolerance differential clock inputs. \nREFCLKP/N inputs are LVDS differential inputs with a 100 ohm differential \ninternal termination resistor and internal ac-coupling. If the REF_CLKP/N inputs are not used, the REF_CLKP/N must be left floating. \nREF_CLKP/N also supports 125 MHz single-ended clock. In this case, the \nunused pin must be connected with 0.1uF capacitor to ground.\n52\n51CLK_SEL[1]\nCLK_SEL[0]I Reference Clock Selection\nCLK_SEL[1:0]00 = Use 156.25 MHz REF_CLKP/N01 = Use 125 MHz REF_CLKP/N10 = Use 25 MHz REF_CLKP/N11 = Use 25 MHz XTAL_IN/XTAL_OUT\nCLK_SEL[1:0] must be connected to VDDOR for configuration HIGH.\n97 RESETn I Hardware reset. XTAL_IN must be  active for a minimum of 10 clock cycles \nbefore the rising edge of RESETn. RESETn must be in inactive state for normal operation.The RESETn pin can accept 2.5V LVCMOS signaling when the VDDOL pin is connected to 3.3V supply.\n1 = Normal operation\n0 = Reset\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 23\n                          \n                         Table 12: Test\n88E1545 \nPin #Pin Name Pin Type Description\n45\n44HSDACP\nHSDACNO AC Test Points (Positive and Negative), TX_TCLK, and Clock Cascade \nDifferential Outputs.\nThe HSDACP/N outputs are used for AC  Test Points, TX_TCLK, and Clock \nCascade Differential Outputs. These pins must be connected to a 50 ohm termination resistor to VSS. These pins can be left floating if not used for clock cascade, IEEE testing, and debug test points are not of importance.\nWhen used for clock cascade purpose, these pins are differential LVDS clock \noutputs that must be routed differentiall y to the REF_CLKP/N inputs of the \ndownstream devices. A maximum of 5 downstream devices are allowed. The clock frequency follows the clock frequency used for the REF_CLKP/N or XTAL_IN/OUT inputs. \nThese pins are also used to bring out a differential TX_TCLK for IEEE testing \nand AC Test Points for debug purposes. When used for IEEE testing or AC Test Points, the clock cascade must be disabled.\n46 TSTPT O DC Test Point. The TSTPT pin should be left floating if not used.\n93\n94TEST[1]\nTEST[0]I, PD Test Control. This pin should be left floating if not used.\nTable 13: Reference\n88E1545 \nPin #Pin Name Pin Type Description\n42 RSET I Resistor Reference\nExternal 5.0 kohm 1% resistor connected to ground. \nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 24 Document Classification: General May 5, 2017, Advance\n                          \nTable 14: Power & Ground\n88E1545 \nPin #Pin Name Pin Type Description\n53\n57638995104109113DVDD Power 1.0V Digital Supply\n6\n1117222833397075838496128AVDD18 Power 1.8V Analog Supply.\n1\n142538AVDD33 Power 3.3V Analog Supply.\n43\n48VDDC Power 1.8V Supply\n1.\n98\n110117VDDOL Power 1.8V, 2.5V, or 3.3V I/O Supply\n2.\nWhen V18_L is tied to VSS, VDDOL operates at 2.5V/3.3V.\nWhen V18_L is left floating, VDDOL operates at 1.8V.\n92 VDDOM Power 1.2V or 1.8V I/O Supply3.\nNOTE: For the 88E1545 device, VDDOM only supports 1.2V or 1.8V\n56\n64VDDOR Power 2.5V or 3.3V I/O Supply4.\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 25\n                          \n                         67\n7879818688VSS Ground Ground. \nEPAD VSS Ground Ground to device. The device is packaged in a 128-pin LQFP package with an \nEPAD (exposed die pad) on the bottom of the package. This EPAD must be soldered to VSS as it is the main VSS connection on the device.The location and dimensions of the EPAD can be found in Table 206 on \npage 200 .\nSee the Marvell\n® EPAD Layout Guidelines Application Note for EPAD layout \ndetails.\n1. VDDC supplies XTAL_IN/OUT.\n2. VDDOL supplies digital I/O pins for RESETn, LED, CONFIG, and INTn.\n3. VDDOM supplies digital I/O pins for MDC, MDIO, and TEST.4. VDDOR supplies digital I/O pins for TDO, TDI, TMS, TCK, TRSTn, REF_CLKP/N, and CLK_SEL[1:0].Table 14: Power & Ground (Continued)\n88E1545 \nPin #Pin Name Pin Type Description\nTable 15: Do Not Connect\n88E1545 Pin # Pin Name Pin Type Description\n47\n59606869717273747677DNC I Do Not Connect. Do not connect these pins to anything. These pins must be left \nunconnected.\nTable 16: I/O State at Various Test or Reset Modes\nPin(s) Loopback Software Reset Hardware Reset Power Down\nMDI[3:0]P/N Active Tri-state Tri-state Tri-stateQ_OUTP/N Active Internally pulled up by \nterminations of 50 ohmsInternally pulled up by \nterminations of 50 ohmsReg. 16.3 state\n0 = Internally pulled up by terminations of 50 ohms1 = Active\nMDIO Active Active Tri-state Active\nINTn Active Tri-state T ri-state Tri-state\nTDO Active Active Active Active\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 26 Document Classification: General May 5, 2017, Advance\n 1.1.2 88E1543 128-Pin LQFP Package Pinout\n                         \nFigure 7: 88E1543 Device 128-Pin LQFP Package (Top View)\n                         \n1\n23\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n1516\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n2829\n30\n31\n32\n33\n34\n35\n36\n37\n38102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n128127126125124123122121120119118117116115114113112111110109108107106105104103\n3940414243444546474849505152535455565758596061626364\nCONFIG[0]P2_LED[2]\nP2_LED[3]\nVDDOL\nP3_LED[1]\nP3_LED[2]\nP3_LED[3]\nCONFIG[1]\nVSSP3_S_INP\nREFCLKPAVDD33\nP0_MDIN[1]\nP0_MDIP[2]\nP0_MDIN[2]\nP0_MDIP[3]\nP0_MDIN[3]\nAVDD33P2_MDIN[1]P1_MDIN[1]\nP2_MDIP[1]P2_MDIP[0]P1_MDIP[0]P1_MDIN[0]P3_LED[0]V18_L\nCONFIG[2]TCKREFCLKN\nVDDORP0_MDIP[1]AVDD18P3_MDIN[1]\nP3_MDIP[1]VDDOLP0_LED[3]\nP1_LED[1]\nP1_LED[2]\nP2_LED[0]P1_LED[3]\nDVDD\nP2_LED[1]\nDVDDDVDD\nP1_LED[0]\nP1_MDIN[3]\nAVDD18P1_MDIP[3]\nAVDD33TRSTnVDDOL\nP1_MDIP[1]\nAVDD18AVDD33\nP2_MDIN[0]\nAVDD18\nP2_MDIP[2]\nP3_MDIN[3]P2_MDIP[3]\nP2_MDIN[3]P2_MDIN[2]\nAVDD18TSTPTDNC\nHSDACP\nVDDCHSDACNXTAL_OUT\nXTAL_INCLK_SEL[0]DVDD\nCLK_SEL[1]P1_S_INP\nDVDD\nP2_S_OUTNAVDD18P2_S_INNP2_S_INPTSTPTF\nAVDD18\nP3_S_OUTN\nAVDD18MDIOMDCVDDOM\nP3_S_OUTPTEST[1]\nVDDORP0_S_OUTN\nDVDD\nTDO\nDNC\nTDI\nDVDDTEST[0]\nDVDDP0_LED[0]\nINTn\nP0_S_OUTPP0_S_INNP0_S_INP\nAVDD18RESETn\nP1_S_OUTPP1_S_OUTN\nP1_S_INN\nTMSP3_S_INNAVDD18\nCONFIG[3]\nP3_MDIN[0]P3_MDIP[0]DNC\nRSETP3_MDIP[3]\nAVDD18P0_LED[2]\nP0_LED[1]\nAVDD18\nP1_MDIN[2]\nP1_MDIP[2]P0_MDIP[0]\nP3_MDIN[2]\nP3_MDIP[2]VDDC\nTop View\nEPAD - VSS\n88E1543-LKJ\nP2_S_OUTP\nP0_MDIN[0]\nAVDD18\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 27\n                          \n                         Table 17: Media Dependent Interface Port 0\n88E1543 \nPin #Pin Name Pin Type Description\n126\n127P0_MDIP[0]\nP0_MDIN[0]I/O Media Dependent Interface[0]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[0] correspond to BI_DA±. \nIn MDIX configuration, MDIP/N[0] correspond to BI_DB±.In 100BASE-TX and 10BASE-T modes in MDI configuration, MDIP/N[0] are \nused for the transmit pair. In MDIX configuration, MDIP/N[0] are used for the receive pair. NOTE: Unused MDI pins must be left floating.\nThe 88E1543 device contains an internal 100 ohm resistor between the \nMDIP/N[0] pins.\n2\n3P0_MDIP[1]\nP0_MDIN[1]I/O Media Dependent Interface[1]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[1] correspond to BI_DB±. \nIn MDIX configuration, MDIP/N[1] correspond to BI_DA±.In 100BASE-TX and 10BASE-T modes in MDI configuration, MDIP/N[1] are \nused for the receive pair. In MDIX configuration, MDIP/N[1] are used for the transmit pair. NOTE: Unused MDI pins must be left floating.\nThe 88E1543 device contains an internal 100 ohm resistor between the \nMDIP/N[1] pins.\n4\n5P0_MDIP[2]\nP0_MDIN[2]I/O Media Dependent Interface[2]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[2] correspond to BI_DC±. \nIn MDIX configuration, MDIP/N[2] correspond to BI_DD±. In 100BASE-TX and 10BASE-T modes, MDIP/N[2] are not used. NOTE: Unused MDI pins must be left floating.\nThe 88E1543 device contains an internal 100 ohm resistor between the \nMDIP/N[2] pins.\n7\n8P0_MDIP[3]\nP0_MDIN[3]I/O Media Dependent Interface[3]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[3] correspond to BI_DD±. \nIn MDIX configuration, MDIP/N[3] correspond to BI_DC±. In 100BASE-TX and 10BASE-T modes, MDIP/N[3] are not used.NOTE: Unused MDI pins must be left floating.\nThe 88E1543 device contains an internal 100 ohm resistor between the \nMDIP/N[3] pins.\nTable 18: Media Dependent Interface Port 1\n88E1543 Pin # Pin Name Pin Type Description\n19\n18P1_MDIP[0]\nP1_MDIN[0]I/O Media Dependent Interface[0] for Port 1.\nRefer to P0_MDI[0]P/N .\n16\n15P1_MDIP[1]\nP1_MDIN[1]I/O Media Dependent Interface[1] for Port 1. \nRefer to P0_MDI[1]P/N .\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 28 Document Classification: General May 5, 2017, Advance\n                          \n                         \n                         13\n12P1_MDIP[2]\nP1_MDIN[2]I/O Media Dependent Interface[2] for Port 1.\nRefer to P0_MDI[2]P/N .\n10\n9P1_MDIP[3]\nP1_MDIN[3]I/O Media Dependent Interface[3] for Port 1. \nRefer to P0_MDI[3]P/N .Table 18: Media Dependent Interface Port 1 (Continued)\n88E1543 \nPin #Pin Name Pin Type Description\nTable 19: Media Dependent Interface Port 2\n88E1543 Pin # Pin Name Pin Type Description\n20\n21P2_MDIP[0]\nP2_MDIN[0]I/O Media Dependent Interface[0] for Port 2.\nRefer to P0_MDI[0]P/N .\n23\n24P2_MDIP[1]\nP2_MDIN[1]I/O Media Dependent Interface[1] for Port 2. \nRefer to P0_MDI[1]P/N .\n26\n27P2_MDIP[2]\nP2_MDIN[2]I/O Media Dependent Interface[2] for Port 2.\nRefer to P0_MDI[2]P/N .\n29\n30P2_MDIP[3]\nP2_MDIN[3]I/O Media Dependent Interface[3] for Port 2. \nRefer to P0_MDI[3]P/N .\nTable 20: Media Dependent Interface Port 3\n88E1543 \nPin #Pin Name Pin Type Description\n41\n40P3_MDIP[0]\nP3_MDIN[0]I/O Media Dependent Interface[0] for Port 3.\nRefer to P0_MDI[0]P/N .\n37\n36P3_MDIP[1]\nP3_MDIN[1]I/O Media Dependent Interface[1] for Port 3. \nRefer to P0_MDI[1]P/N .\n35\n34P3_MDIP[2]\nP3_MDIN[2]I/O Media Dependent Interface[2] for Port 3.\nRefer to P0_MDI[2]P/N .\n32\n31P3_MDIP[3]\nP3_MDIN[3]I/O Media Dependent Interface[3] for Port 3. \nRefer to P0_MDI[3]P/N .\nTable 21: SGMII Port 0\n88E1543 \nPin #Pin Name Pin Type Description\n96\n95P0_S_INP\nP0_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \n93\n92P0_S_OUTP\nP0_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 29\n                          \n                         \n                         \n                         Table 22: SGMII Port 1\n88E1543 \nPin #Pin Name Pin Type Description\n87\n88P1_S_INP\nP1_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \n90\n91P1_S_OUTP\nP1_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 23: SGMII Port 2\n88E1543 \nPin #Pin Name Pin Type Description\n77\n76P2_S_INP\nP2_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \n74\n73P2_S_OUTP\nP2_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 24: SGMII Port 3\n88E1543 \nPin #Pin Name Pin Type Description\n68\n69P3_S_INP\nP3_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \n71\n72P3_S_OUTP\nP3_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 25: Management Interface/Control\n88E1543 \nPin #Pin Name Pin Type Description\n82 MDC I Management Clock pin.\nMDC is the management data clock reference for the serial management interface. A continuous clock stream is not expected. The maximum frequency supported is 12.5 MHz. \n81 MDIO I/O Management Data pin.\nMDIO is the management data. MDIO transfers management data in and out of the device synchronously to MDC. This pin requires a pull-up resistor in a range from 1.5 kohm to 10 kohm .\n99 INTn OD Interrupt pin.\nINTn functions as an active low interrupt output. The pull-up resistor used for the INTn should not be connected to voltage higher than VDDOL.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 30 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 26: LED/Configuration\n88E1543 \nPin #Pin Name Pin Type Description\n103\n102101100P0_LED[3]\nP0_LED[2]P0_LED[1]P0_LED[0]O Parallel LED Output Port 0\nSee Section 2.15, LED, on page 80  for details.\n108\n107106105P1_LED[3]\nP1_LED[2]P1_LED[1]P1_LED[0]O Parallel LED Output Port 1\nSee Section 2.15, LED, on page 80  for details.\n116\n115112111P2_LED[3]\nP2_LED[2]P2_LED[1]P2_LED[0]O Parallel LED Output Port 2\nSee Section 2.15, LED, on page 80  for details.\n121\n120119118P3_LED[3]\nP3_LED[2]P3_LED[1]P3_LED[0]O Parallel LED Output Port 3\nSee Section 2.15, LED, on page 80  for details.\n125\n124123122CONFIG[3]\nCONFIG[2]CONFIG[1]CONFIG[0]I Global hardware configuration.\nSee Section 2.17.1, Hardware Configuration, on page 88  for details.\n114 V18_L I VDDOL voltage control.\nTie to VSS = VDDOL operating at 2.5V/3.3VFloating = VDDOL operating at 1.8V\nTable 27: JTAG\n88E1543 Pin # Pin Name Pin Type Description\n58 TDI I, PU Boundary scan test data input. TDI contains an internal 150 kohm pull-up \nresistor.\n55 TMS I, PU Boundary scan test mode select input. TMS contains an internal 150 kohm \npull-up resistor. \n54 TCK I, PU Boundary scan test clock input. TCK contains an internal 150 kohm pull-up \nresistor. \n62 TRSTn I, PU Boundary scan test reset input. Active low. \nTRSTn contains an internal 150 kohm pull-up resistor. For normal operation, TRSTn should be pulled low with a 4.7 kohm pull-down resistor. \n61 TDO O Boundary scan test data output. \nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 31\n                          \nTable 28: Clock/Reset\n88E1543 \nPin #Pin Name Pin Type Description\n49 XTAL_IN I 25 MHz Clock Input\n25 MHz ± 50 ppm tolerance crystal reference or oscillator input. XTAL_IN has internal ac-coupling. XTAL_IN must be left floating when it is not used.Refer to the ‘Oscillator Level Shifting’ (MV-S301630-00) application note for details on how to convert a 2.5V/3.3V clock source to 1.8V clock.\n50 XTAL_OUT O 25 MHz Crystal Output.\n25 MHz ± 50 ppm tolerance crystal reference. XTAL_OUT must be left floating when it is not used.\n66\n65REF_CLKP\nREF_CLKNI 25 MHz/125 MHz/156.25 MHz Reference Clock Input Positive and Negative +/- \n50 ppm tolerance differential clock inputs. \nREFCLKP/N inputs are LVDS differential inputs with a 100 ohm differential \ninternal termination resistor and internal ac-coupling. If the REF_CLKP/N inputs are not used, the REF_CLKP/N must be left floating. \nREF_CLKP/N also supports 125 MHz single-ended clock. In this case, the \nunused pin must be connected with 0.1uF capacitor to ground.\n52\n51CLK_SEL[1]\nCLK_SEL[0]I Reference Clock Selection\nCLK_SEL[1:0]00 = Use 156.25 MHz REF_CLKP/N01 = Use 125 MHz REF_CLKP/N10 = Use 25 MHz REF_CLKP/N11 = Use 25 MHz XTAL_IN/XTAL_OUT\nCLK_SEL[1:0] must be connected to VDDOR for configuration HIGH.\n97 RESETn I Hardware reset. XTAL_IN must be  active for a minimum of 10 clock cycles \nbefore the rising edge of RESETn. RESETn must be in inactive state for normal operation.The RESETn pin can accept 2.5V LVCM OS signalling when the VDDOL pin is \nconnected to 3.3V supply.\n1 = Normal operation\n0 = Reset\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 32 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 29: Test\n88E1543 \nPin #Pin Name Pin Type Description\n45\n44HSDACP\nHSDACNO AC Test Points (Positive and Negative), TX_TCLK, and Clock Cascade \nDifferential Outputs.\nThe HSDACP/N outputs are used for AC  Test Points, TX_TCLK, and Clock \nCascade Differential Outputs. These pins must be connected to a 50 ohm termination resistor to VSS. These pins can be left floating if not used for clock cascade, IEEE testing, and debug test points are not of importance.\nWhen used for clock cascade purpose, these pins are differential LVDS clock \noutputs that must be routed differentiall y to the REF_CLKP/N inputs of the \ndownstream devices. A maximum of 5 downstream devices are allowed. The clock frequency follows the clock frequency used for the REF_CLKP/N or XTAL_IN/OUT inputs. \nThese pins are also used to bring out a differential TX_TCLK for IEEE testing \nand AC Test Points for debug purposes. When used for IEEE testing or AC Test Points, the clock cascade must be disabled.\n46 TSTPT O DC Test Point. The TSTPT pin should be left floating if not used.\n80 TSTPTF O DC test point. The TSTPTF pin should be left floating if not used.\n84\n85TEST[1]\nTEST[0]I, PD Test Control. This pin should be left floating if not used.\nTable 30: Reference\n88E1543 \nPin #Pin Name Pin Type Description\n42 RSET I Resistor Reference\nExternal 5.0 kohm 1% resistor connected to ground. \nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 33\n                          \nTable 31: Power & Ground\n88E1543 \nPin #Pin Name Pin Type Description\n53\n57637986104109113DVDD Power 1.0V Digital Supply\n6\n1117222833397075788994128AVDD18 Power 1.8V Analog Supply.\n1\n142538AVDD33 Power 3.3V Analog Supply.\n43\n48VDDC Power 1.8V Supply\n1.\n98\n110117VDDOL Power 1.8V, 2.5V, or 3.3V I/O Supply\n2.\nWhen V18_L is tied to VSS, VDDOL operates at 2.5V/3.3V.\nWhen V18_L is left floating, VDDOL operates at 1.8V.\n83 VDDOM Power 2.5V or 3.3V I/O Supply3.\nNOTE: For the 88E1543 device, VDDOM only supports 2.5V or 3.3V\n56\n64VDDOR Power 2.5V or 3.3V I/O Supply4.\n67 VSS Ground Ground. \nEPAD VSS Ground Ground to device. The device is packaged in a 128-pin LQFP package with \nan EPAD (exposed die pad) on the bottom of the package. This EPAD must be soldered to VSS as it is the main VSS connection on the device.The location and dimensions of the EPAD can be found in Table 206 on \npage 200 .\nSee the Marvell\n® EPAD Layout Guidelines Application Note for EPAD layout \ndetails.\n1. VDDC supplies XTAL_IN/OUT\n2. VDDOL supplies digital I/O pins for RESETn, LED, CONFIG, and INTn.3. VDDOM supplies digital I/O pins for MDC, MDIO, and TEST.\n4. VDDOR supplies digital I/O pins for TDO, TDI, TMS, TCK, TRSTn, REF_CLKP/N, and CLK_SEL[1:0].\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 34 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 32: Do Not Connect\n88E1543 \nPin #Pin Name Pin Type Description\n47\n5960DNC I Do Not Connect. Do not connect these pins to anything. These pins must be left \nunconnected.\nTable 33: I/O State at Various Test or Reset Modes\nPin(s) Loopback Software Reset Hardware Reset Power Down\nMDI[3:0]P/N Active Tri-state Tri-state Tri-state\nS_OUTP/N Active Internally pulled up by\nterminations of 50 ohmsInternally pulled up by\nterminations of 50 ohmsReg. 16.3 state\n0 = Internally pulled up by terminations of 50 ohms1 = Active\nMDIO Active Active Tri-state Active\nINTn Active Tri-state Tri-state Tri-state\nTDO Active Active Active Active\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 35\n 1.1.3 88E1548 196-Pin TFBGA Package Pinout\nThe 88E1548 device is a 10/100/1000BASE-T Gigabit Ethernet Transceiver.\n                         \n                         Figure 8: 88E1548 Device 196-Pin TFBGA Package (Top View)\n                         \n1 2 3 4 5 6 7 8 9 1 01 11 21 31 4\nA P0_S_INN P0_S_OUTN P1_S_OUTP P1_S_INP TEST[1] MDIO VSS Q_OUTP Q_INN VSS P2_S_INP P2_S_OUTP P3_S_OUTN P3_S_INN A\nB P0_S_INP P0_S_OUTP P1_S_OUTN P1_S_INN TEST[0] MDC VSS Q_OUTN Q_INP VSS P2_S_INN P2_S_OUTN P3_S_OUTP P3_S_INP B\nC VSS VSS VSS VSS VSS VSS V12_E N T ST P T F VSS VSS VSS VSS VSS VSS C\nD P0_LED[0] INTn V SS AVDD18 A VDD18 VDDOM V DDOM AV DD18 A VDD18 AV DD18 AVDD18 TDO REF_CLKP REF_CLKN D\nE P 0_LE D[2] P 0_LE D [1] R E SE Tn AVDD 18 AVD D18 DVDD D VD D DVDD DVD D AVD D18 AVDD 18 TRSTn V18_R D NC E\nF P 1_LE D[0] P 0_LE D [3] VDD OL DVDD VSS VSS VSS VSS VSS VSS DVDD D VD D VD DOR D NC F\nG P 1_LE D[2] P 1_LE D [1] VDD OL DVDD VSS VSS VSS VSS VSS VSS DVDD TC K TM S TD I G\nH P1_LED[3] P2_LED[0] VDDOL DVDD VSS VSS VSS VSS VSS VSS VSS VDDC CLK_SEL[1] CLK_SEL[0] H\nJ P 2_LE D[1] V18_L VDD OL DVDD AVD D33 VSS AVDD 33 VSS AVDD 33 VSS VSS VSSC XTAL_I N XTAL_OU T J\nK P2_LED[2] P2_LED[3] CONFIG[2] VSS AVDD33 VSS AVDD33 VSS AVDD33 VSS AVDD18 RSET TSTPT DNC K\nL P3_LED[0] P3_LED[1] CONFIG[3] AVDD18 A VDD18 AV DD18 A VDD18 AV DD18 A VDD18 AV DD18 AVDD18 V SS HSDA CN HSDACP L\nM P3_LED[2] P3_LED[3] VSS VSS P0_MDIP[3] P0_MDIN[3] P1_MDIN[0] P1_MDIP[0] P2_MDIP[3] P2_MDIN[3] P3_MDIN[1] P3_MDIP[1] VSS VSS M\nN CONFIG[0] VSS P0_MDIP[0] P0_MDIP[1] P0_MDIN[2] P1_MDIP[3] P1_MDIP[2] P1_MDIP[1] P2_MDIN[0] P2_MDIN[1] P2_MDIN[2] P3_MDIP[3] P3_MDIP[2] P3_MD IP[0] N\nP CONFIG[1] VSS P0_MDIN[0] P0_MDIN[1] P0_MDIP[2] P1_MDIN[3] P1_MDIN[2] P1_MDIN[1] P2_MDIP[0] P2_MDIP[1] P2_MDIP[2] P3_MDIN[3] P3_MDIN[2] P3_MD IN[0] P\n1 2 3 4 5 6 7 8 9 1 01 11 21 31 4\nFigure 9: 88E1548 Pin A1 Location\n                         \nPin A1 location88E1548-BAM\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 36 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 34: Media Dependent Interface Port 0\n88E1548 \nPin #Pin Name Pin Type Description\nN3\nP3P0_MDIP[0]\nP0_MDIN[0]I/O Media Dependent Interface[0]. \nIn 1000BASE-T mode in MDI configuratio n, MDIP/N[0] correspond to BI_DA±. \nIn MDIX configuration, MDIP/N[0] correspond to BI_DB±.In 100BASE-TX and 10BASE-T modes in MD I configuration, MDIP/N[0] are used \nfor the transmit pair. In MDIX configuration, MDIP/N[0] are used for the receive pair. \nNOTE: Unused MDI pins must be left floating.\nThe device contains an internal 100 ohm resistor between the MDIP/N[0] pins.\nN4\nP4P0_MDIP[1]\nP0_MDIN[1]I/O Media Dependent Interface[1]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[1] correspond to BI_DB±. In \nMDIX configuration, MDIP/N[1] correspond to BI_DA±.In 100BASE-TX and 10BASE-T modes in MD I configuration, MDIP/N[1] are used \nfor the receive pair. In MDIX configuration, MDIP/N[1] are used for the transmit pair. \nNOTE: Unused MDI pins must be left floating.\nThe device contains an internal 100 ohm resistor between the MDIP/N[1] pins.\nP5\nN5P0_MDIP[2]\nP0_MDIN[2]I/O Media Dependent Interface[2]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[2] correspond to BI_DC±. In \nMDIX configuration, MDIP/N[2] correspond to BI_DD±. In 100BASE-TX and 10BASE-T modes, MDIP/N[2] are not used. \nNOTE: Unused MDI pins must be left floating.\nThe device contains an internal 100 ohm resistor between the MDIP/N[2] pins.\nM5\nM6P0_MDIP[3]\nP0_MDIN[3]I/O Media Dependent Interface[3]. \nIn 1000BASE-T mode in MDI configuration, MDIP/N[3] correspond to BI_DD±. In \nMDIX configuration, MDIP/N[3] correspond to BI_DC±. In 100BASE-TX and 10BASE-T modes, MDIP/N[3] are not used.\nNOTE: Unused MDI pins must be left floating.\nThe device contains an internal 100 ohm resistor between the MDIP/N[3] pins.\nTable 35: Media Dependent Interface Port 1\n88E1548 \nPin #Pin Name Pin Type Description\nM8\nM7P1_MDIP[0]\nP1_MDIN[0]I/O Media Dependent Interface[0] for Port 1.\nRefer to P0_MDI[0]P/N .\nN8\nP8P1_MDIP[1]\nP1_MDIN[1]I/O Media Dependent Interface[1] for Port 1. \nRefer to P0_MDI[1]P/N .\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 37\n                          \n                         \n                         N7\nP7P1_MDIP[2]\nP1_MDIN[2]I/O Media Dependent Interface[2] for Port 1.\nRefer to P0_MDI[2]P/N .\nN6\nP6P1_MDIP[3]\nP1_MDIN[3]I/O Media Dependent Interface[3] for Port 1. \nRefer to P0_MDI[3]P/N .Table 35: Media Dependent Interface Port 1 (Continued)\n88E1548 \nPin #Pin Name Pin Type Description\nTable 36: Media Dependent Interface Port 2\n88E1548 Pin # Pin Name Pin Type Description\nP9\nN9P2_MDIP[0]\nP2_MDIN[0]I/O Media Dependent Interface[0] for Port 2.\nRefer to P0_MDI[0]P/N .\nP10\nN10P2_MDIP[1]\nP2_MDIN[1]I/O Media Dependent Interface[1] for Port 2. \nRefer to P0_MDI[1]P/N .\nP11\nN11P2_MDIP[2]\nP2_MDIN[2]I/O Media Dependent Interface[2] for Port 2.\nRefer to P0_MDI[2]P/N .\nM9\nM10P2_MDIP[3]\nP2_MDIN[3]I/O Media Dependent Interface[3] for Port 2. \nRefer to P0_MDI[3]P/N .\nTable 37: Media Dependent Interface Port 3\n88E1548 \nPin #Pin Name Pin Type Description\nN14\nP14P3_MDIP[0]\nP3_MDIN[0]I/O Media Dependent Interface[0] for Port 3.\nRefer to P0_MDI[0]P/N .\nM12\nM11P3_MDIP[1]\nP3_MDIN[1]I/O Media Dependent Interface[1] for Port 3. \nRefer to P0_MDI[1]P/N .\nN13\nP13P3_MDIP[2]\nP3_MDIN[2]I/O Media Dependent Interface[2] for Port 3.\nRefer to P0_MDI[2]P/N .\nN12\nP12P3_MDIP[3]\nP3_MDIN[3]I/O Media Dependent Interface[3] for Port 3. \nRefer to P0_MDI[3]P/N .\nTable 38: SGMII Port 0\n88E1548 \nPin #Pin Name Pin Type Description\nB1\nA1P0_S_INP\nP0_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \nB2\nA2P0_S_OUTP\nP0_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 38 Document Classification: General May 5, 2017, Advance\n                          \n                         \n                         \n                         \n                         Table 39: SGMII Port 1\n88E1548 \nPin #Pin Name Pin Type Description\nA4\nB4P1_S_INP\nP1_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \nA3\nB3P1_S_OUTP\nP1_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 40: SGMII Port 2\n88E1548 \nPin #Pin Name Pin Type Description\nA11\nB11P2_S_INP\nP2_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \nA12\nB12P2_S_OUTP\nP2_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 41: SGMII Port 3\n88E1548 \nPin #Pin Name Pin Type Description\nB14\nA14P3_S_INP\nP3_S_INNI SGMII Transmit Data. 1.25 GBaud input - Positive and Negative. \nB13\nA13P3_S_OUTP\nP3_S_OUTNO SGMII Receive Data. 1.25 GBaud output - Positive and Negative.\nOutput amplitude can be adjusted via register 26_1.2:0.\nTable 42: QSGMII\n88E1548 \nPin #Pin Name Pin Type Description\nB9\nA9Q_INP\nQ_INNI QSGMII Transmit Data. 5.0 GBaud input - Positive and Negative. \nA8\nB8Q_OUTP\nQ_OUTNO QSGMII Receive Data. 5.0 GBaud output - Positive and Negative.\nTable 43: Management Interface/Control\n88E1548 \nPin #Pin Name Pin Type Description\nB6 MDC I Management Clock pin.\nMDC is the management data clock reference for the serial management interface. A continuous clock stream is not expected. The maximum frequency supported is 12.5 MHz. \nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 39\n                          A6 MDIO I/O Management Data pin.\nMDIO is the management data. MDIO transfers management data in and out of the device synchronously to MDC. This pin requires a pull-up resistor in a range from 1.5 kohm to 10 kohm .\nD2 INTn OD Interrupt pin.\nINTn functions as an active low interrupt output. The pull-up resistor used for the INTn should not be connected to voltage higher than VDDOL.Table 43: Management Interface/Control (Continued)\n88E1548 Pin # Pin Name Pin Type Description\nTable 44: LED/Configuration\n88E1548 Pin # Pin Name Pin Type Description\nF2\nE1E2D1P0_LED[3]\nP0_LED[2]P0_LED[1]P0_LED[0]O Parallel LED Output Port 0\nSee Section 2.15, LED, on page 80  for details.\nH1\nG1G2F1P1_LED[3]\nP1_LED[2]P1_LED[1]P1_LED[0]O Parallel LED Output Port 1\nSee Section 2.15, LED, on page 80  for details.\nK2\nK1J1H2P2_LED[3]\nP2_LED[2]P2_LED[1]P2_LED[0]O Parallel LED Output Port 2\nSee Section 2.15, LED, on page 80  for details.\nM2\nM1L2L1P3_LED[3]\nP3_LED[2]P3_LED[1]P3_LED[0]O Parallel LED Output Port 3\nSee Section 2.15, LED, on page 80  for details.\nL3\nK3P1N1CONFIG[3]\nCONFIG[2]CONFIG[1]CONFIG[0]I Global hardware configuration. \nSee Section 2.17.1, Hardware Configuration, on page 88  for details.\nJ2 V18_L I VDDOL voltage control.\nTie to VSS = VDDOL operating at 2.5V/3.3VFloating = VDDOL operating at 1.8V\nE13 V18_R I VDDOR voltage control.\nTie to VSS = VDDOR operating at 2.5V/3.3VFloating = VDDOR operating at 1.8V\nC7 V12_EN I VDDOM voltage control.\nTie to VSS = VDDOM operating at 2.5V/3.3VFloating = VDDOM operating at 1.2V/1.8V\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 40 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 45: JTAG\n88E1548 \nPin #Pin Name Pin Type Description\nG14 TDI I, PU Boundary scan test data input. TDI contains an internal 150 kohm pull-up \nresistor.\nG13 TMS I, PU Boundary scan test mode select input. TMS contains an internal 150 kohm \npull-up resistor. \nG12 TCK I, PU Boundary scan test clock input. TCK contains an internal 150 kohm pull-up \nresistor. \nE12 TRSTn I, PU Boundary scan test reset input. Active low. \nTRSTn contains an internal 150 kohm pull-up resistor. For normal operation, TRSTn should be pulled low with a 4.7 kohm pull-down resistor. \nD12 TDO O Boundary scan test data output. \nTable 46: Clock/Reset\n88E1548 \nPin #Pin Name Pin Type Description\nJ13 XTAL_IN I 25 MHz Clock Input\n25 MHz ± 50 ppm tolerance crystal reference or oscillator input. XTAL_IN has internal ac-coupling. XTAL_IN must be left floating when it is not used.Refer to the ‘Oscillator Level Shifting’ (MV-S301630-00) application note for details on how to convert a 2.5V/3.3V clock source to 1.8V clock.\nJ14 XTAL_OUT O 25 MHz Crystal Output.\n25 MHz ± 50 ppm tolerance crystal reference. XTAL_OUT must be left floating when it is not used.\nD13\nD14REF_CLKP\nREF_CLKNI 25 MHz/125 MHz/156.25 MHz Reference Clock Input Positive and Negative +/- \n50 ppm tolerance differential clock inputs. \nREFCLKP/N inputs are LVDS differential inputs with a 100 ohm differential \ninternal termination resistor and internal ac-coupling. If the REF_CLKP/N inputs are not used, the REF_CLKP/N must be left floating. \nREF_CLKP/N also supports 125 MHz single-ended clock. In this case, the \nunused pin must be connected with 0.1uF capacitor to ground.\nH13\nH14CLK_SEL[1]\nCLK_SEL[0]I Reference Clock Selection\nCLK_SEL[1:0]00 = Use 156.25 MHz REF_CLKP/N01 = Use 125 MHz REF_CLKP/N10 = Use 25 MHz REF_CLKP/N11 = Use 25 MHz XTAL_IN/XTAL_OUT\nCLK_SEL[1:0] must be connected to VDDOR for configuration HIGH.\nE3 RESETn I Hardware reset. XTAL_IN must be  active for a minimum of 10 clock cycles \nbefore the rising edge of RESETn. RESETn must be in inactive state for normal operation.The RESETn pin can accept 2.5V LVCM OS signalling when the VDDOL pin is \nconnected to 3.3V supply.\n1 = Normal operation\n0 = Reset\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 41\n                          \n                         Table 47: Test\n88E1548 \nPin #Pin Name Pin Type Description\nL14\nL13HSDACP\nHSDACNO AC Test Points (Positive and Negative), TX_TCLK, and Clock Cascade \nDifferential Outputs.\nThe HSDACP/N outputs are used for AC  Test Points, TX_TCLK, and Clock \nCascade Differential Outputs. These pins must be connected to a 50 ohm termination resistor to VSS. These pins can be left floating if not used for clock cascade, IEEE testing, and debug test points are not of importance.\nWhen used for clock cascade purpose, these pins are differential LVDS clock \noutputs that must be routed differentiall y to the REF_CLKP/N inputs of the \ndownstream devices. A maximum of 5 downstream devices are allowed. The clock frequency follows the clock frequency used for the REF_CLKP/N or XTAL_IN/OUT inputs. \nThese pins are also used to bring out a differential TX_TCLK for IEEE testing \nand AC Test Points for debug purposes. When used for IEEE testing or AC Test Points, the clock cascade must be disabled.\nK13 TSTPT O DC Test Point. The TSTPT pin should be left floating if not used.\nC8 TSTPTF O DC test point. The TSTPTF pin should be left floating if not used.\nA5\nB5TEST[1]\nTEST[0]I, PD Test Control. This pin should be left floating if not used.\nTable 48: Reference\n88E1548 \nPin #Pin Name Pin Type Description\nK12 RSET I Resistor Reference\nExternal 5.0 kohm 1% resistor connected to ground. \nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 42 Document Classification: General May 5, 2017, Advance\n                          \nTable 49: Power & Ground\n88E1548 \nPin #Pin Name Pin Type Description\nE6\nE7E8E9F4F11F12G4G11H4J4DVDD Power 1.0V Digital Supply\nD4\nD5D8D9D10D11E4E5E10E11L4L5L7L6L9L8L10L11K11AVDD18 Power 1.8V Analog Supply.\nJ5\nK5J7K7J9K9AVDD33 Power 3.3V Analog Supply.\nH12 VDDC Power 1.8V Supply\n1.\nD6\nD7VDDOM Power 1.2V, 1.8V, 2.5V, or 3.3V I/O Supply2.\nF13 VDDOR Power 1.8V, 2.5V, or 3.3V I/O Supply3.\nF3\nG3H3J3VDDOL Power 1.8V, 2.5V, or 3.3V I/O Supply\n4.\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 43\n A7\nA10B7B10C1C2C3C4C5C6C9C10C11C12C13C14D3F5F6F7F8F9F10G5G6G7G8G9G10H5H6H7H8H9\nH10\nH11J10J11J6J8K4K6K8K10L12M3M4VSS Ground Ground. \nTable 49: Power & Ground (Continued)\n88E1548 \nPin #Pin Name Pin Type Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 44 Document Classification: General May 5, 2017, Advance\n                          \n                         M13\nM14N2P2VSS (cont.) Ground Ground.\nJ12 VSSC Ground Ground.\n1. VDDC supplies XTAL_IN/OUT\n2. VDDOM supplies digital I/O pins for MDC, MDIO, and TEST.\n3. VDDOR supplies digital I/O pins for TDO, TDI, TMS, TCK, TRSTn, REF_CLKP/N, and CLK_SEL[1:0].4. VDDOL supplies digital I/O pins for RESETn, LED, CONFIG, and INTn.Table 49: Power & Ground (Continued)\n88E1548 \nPin #Pin Name Pin Type Description\nTable 50: Do Not Connect\n88E1548 Pin # Pin Name Pin Type Description\nE14\nF14DNC O Do Not Connect. Do not connect these pins to anything. These pins must be left \nunconnected.\nK14 DNC I Do Not Connect. Do not connect these pins to anything. These pins must be left \nunconnected.\nTable 51: I/O State at Various Test or Reset Modes\nPin(s) Loopback Software Reset Hardware Reset Power Down\nMDI[3:0]P/\nNActive Tri-state T ri-state Tri-state\nS_OUTP/N Active Internally pulled up by\nterminations of 50 ohmsInternally pulled up by\nterminations of 50 ohmsReg. 16.3 state\n0 = Internally pulled up by \nterminations of 50 ohms1 = Active\nQ_OUTP/N Active Internally pulled up by\nterminations of 50 ohmsInternally pulled up by\nterminations of 50 ohmsReg. 16.3 state\n0 = Internally pulled up by terminations of 50 ohms1 = Active\nMDIO Active Active Tri-state Active\nINTn Active Tri-state T ri-state Tri-state\nTDO Active Active Active Active\nSignal Description\nPin Assignment List\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 45\n 1.2 Pin Assignment List\n1.2.1 88E1545 128-Pin LQFP Package Pin Assignment List\nTable 52: 88E1545 128-Pin LQFP List—Alphabetical by Signal Name\n                         \nPin Name Pin Number\nAVDD18 6AVDD18 11\nAVDD18 17\nAVDD18 22AVDD18 28\nAVDD18 33\nAVDD18 39AVDD18 70\nAVDD18 75\nAVDD18 83AVDD18 84\nAVDD18 96\nAVDD18 128AVDD33 1\nAVDD33 14\nAVDD33 25AVDD33 38\nCLK_SEL[0] 51\nCLK_SEL[1] 52CONFIG[0] 122\nCONFIG[1] 123\nCONFIG[2] 124CONFIG[3] 125DVDD 53\nDVDD 57\nDVDD 63DVDD 89\nDVDD 95\nDVDD 104DVDD 109\nDVDD 113\nHSDACN 44HSDACP 45\nINTn 99\nMDC 91MDIO 90NC 47NC 59NC 60\nNC 68\nNC 69NC 71\nNC 72\nNC 73NC 74\nNC 76\nNC 77P0_LED[0] 100\nP0_LED[1] 101\nP0_LED[2] 102P0_LED[3] 103\nP0_MDIN[0] 127\nP0_MDIN[1] 3P0_MDIN[2] 5\nP0_MDIN[3] 8\nP0_MDIP[0] 126P0_MDIP[1] 2\nP0_MDIP[2] 4\nP0_MDIP[3] 7P1_LED[0] 105P1_LED[1] 106\nP1_LED[2] 107\nP1_LED[3] 108P1_MDIN[0] 18\nP1_MDIN[1] 15\nP1_MDIN[2] 12P1_MDIN[3] 9\nP1_MDIP[0] 19\nP1_MDIP[1] 16P1_MDIP[2] 13\nP1_MDIP[3] 10\nP2_LED[0] 111P2_LED[1] 112Pin Name Pin Number\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 46 Document Classification: General May 5, 2017, Advance\n P2_LED[2] 115\nP2_LED[3] 116\nP2_MDIN[0] 21\nP2_MDIN[1] 24P2_MDIN[2] 27\nP2_MDIN[3] 30\nP2_MDIP[0] 20P2_MDIP[1] 23\nP2_MDIP[2] 26\nP2_MDIP[3] 29P3_LED[0] 118\nP3_LED[1] 119\nP3_LED[2] 120P3_LED[3] 121\nP3_MDIN[0] 40\nP3_MDIN[1] 36P3_MDIN[2] 34\nP3_MDIN[3] 31\nP3_MDIP[0] 41P3_MDIP[1] 37\nP3_MDIP[2] 35\nP3_MDIP[3] 32Q_INN 82\nQ_INP 80\nQ_OUTN 87Q_OUTP 85REF_CLKN 65\nREF_CLKP 66\nRESETn 97Pin Name Pin Number\nRSET 42TCK 54\nTDI 58\nTDO 61TEST[0] 94\nTEST[1] 93\nTMS 55TRSTn 62\nTSTPT 46\nV18_L 114VDDC 43\nVDDC 48\nVDDOL 98VDDOL 110\nVDDOL 117\nVDDOM 92VDDOR 56\nVDDOR 64\nVSS 67VSS 78\nVSS 79\nVSS 81VSS 86\nVSS 88\nVSS EPADXTAL_IN 49XTAL_OUT 50Pin Name Pin Number\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 47\n 1.2.2 88E1543 128-Pin LQFP Package Pin Assignment List\nTable 53: 88E1543 128-Pin LQFP List—Alphabetical by Signal Name\n                         \nPin Name Pin Number\nAVDD18 6\nAVDD18 11\nAVDD18 17AVDD18 22\nAVDD18 28\nAVDD18 33AVDD18 39\nAVDD18 70\nAVDD18 75AVDD18 78\nAVDD18 89\nAVDD18 94AVDD18 128\nAVDD33 1\nAVDD33 14AVDD33 25\nAVDD33 38\nCLK_SEL[0] 51CLK_SEL[1] 52\nCONFIG[0] 122\nCONFIG[1] 123CONFIG[2] 124\nCONFIG[3] 125\nDVDD 53\nDVDD 57\nDVDD 63DVDD 79\nDVDD 86\nDVDD 104DVDD 109\nDVDD 113\nHSDACN 44HSDACP 45\nINTn 99\nMDC 82MDIO 81NC 47NC 59NC 60\nP0_LED[0] 100\nP0_LED[1] 101P0_LED[2] 102\nP0_LED[3] 103\nP0_MDIN[0] 127P0_MDIN[1] 3\nP0_MDIN[2] 5\nP0_MDIN[3] 8P0_MDIP[0] 126\nP0_MDIP[1] 2\nP0_MDIP[2] 4P0_MDIP[3] 7\nP0_S_INN 95\nP0_S_INP 96P0_S_OUTN 92\nP0_S_OUTP 93\nP1_LED[0] 105P1_LED[1] 106\nP1_LED[2] 107\nP1_LED[3] 108\nP1_MDIN[0] 18\nP1_MDIN[1] 15P1_MDIN[2] 12\nP1_MDIN[3] 9\nP1_MDIP[0] 19P1_MDIP[1] 16\nP1_MDIP[2] 13\nP1_MDIP[3] 10P1_S_INN 88\nP1_S_INP 87\nP1_S_OUTN 91P1_S_OUTP 90\nP2_LED[0] 111Pin Name Pin Number\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 48 Document Classification: General May 5, 2017, Advance\n P2_LED[1] 112\nP2_LED[2] 115\nP2_LED[3] 116P2_MDIN[0] 21\nP2_MDIN[1] 24\nP2_MDIN[2] 27P2_MDIN[3] 30\nP2_MDIP[0] 20\nP2_MDIP[1] 23P2_MDIP[2] 26\nP2_MDIP[3] 29\nP2_S_INN 76P2_S_INP 77\nP2_S_OUTN 73\nP2_S_OUTP 74P3_LED[0] 118\nP3_LED[1] 119\nP3_LED[2] 120P3_LED[3] 121\nP3_MDIN[0] 40\nP3_MDIN[1] 36P3_MDIN[2] 34\nP3_MDIN[3] 31\nP3_MDIP[0] 41P3_MDIP[1] 37\nP3_MDIP[2] 35\nP3_MDIP[3] 32\nP3_S_INN 69\nP3_S_INP 68P3_S_OUTN 72Pin Name Pin Number\nP3_S_OUTP 71\nREFCLKN 65\nREFCLKP 66RESETn 97\nRSET 42\nTCK 54TDI 58\nTDO 61\nTEST[0] 85TEST[1] 84\nTMS 55\nTRSTn 62TSTPT 46\nTSTPTF 80\nV18_L 114VDDC 43\nVDDC 48\nVDDOL 98VDDOL 110\nVDDOL 117\nVDDOM 83VDDOR 56\nVDDOR 64\nVSS 67VSS EPAD\nXTAL_IN 49\nXTAL_OUT 50Pin Name Pin Number\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 49\n 1.2.3 88E1548 196-Pin TFBGA Package Pin Assignment List\nTable 54: 88E1548 196-Pin TFBGA List—Alphabetical by Signal Name\n                         \nPin Name Pin Number\nAVDD33 J5\nAVDD33 K5\nAVDD33 J7AVDD33 K7\nAVDD33 J9\nAVDD33 K9AVDD18 D4\nAVDD18 D5\nAVDD18 D8AVDD18 D9\nAVDD18 D10\nAVDD18 D11AVDD18 E4\nAVDD18 E5\nAVDD18 E10AVDD18 E11\nAVDD18 K11\nAVDD18 L4AVDD18 L5\nAVDD18 L6\nAVDD18 L7AVDD18 L8\nAVDD18 L9\nAVDD18 L10\nAVDD18 L11\nCLK_SEL[0] H14CLK_SEL[1] H13\nCONFIG[0] N1\nCONFIG[1] P1CONFIG[2] K3\nCONFIG[3] L3\nDVDD E6DVDD E7\nDVDD E8\nDVDD E9DVDD F4DVDD F11DVDD F12DVDD G4\nDVDD G11\nDVDD H4DVDD J4\nHSDACN L13\nHSDACP L14INTn D2\nMDC B6\nMDIO A6P0_LED[0] D1\nP0_LED[1] E2\nP0_LED[2] E1P0_LED[3] F2\nP0_MDIN[0] P3\nP0_MDIN[1] P4P0_MDIN[2] N5\nP0_MDIN[3] M6\nP0_MDIP[0] N3P0_MDIP[1] N4\nP0_MDIP[2] P5\nP0_MDIP[3] M5\nP0_S_INN A1\nP0_S_INP B1P0_S_OUTN A2\nP0_S_OUTP B2\nP1_LED[0] F1P1_LED[1] G2\nP1_LED[2] G1\nP1_LED[3] H1P1_MDIN[0] M7\nP1_MDIN[1] P8\nP1_MDIN[2] P7P1_MDIN[3] P6\nP1_MDIP[0] M8Pin Name Pin Number\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 50 Document Classification: General May 5, 2017, Advance\n P1_MDIP[1] N8\nP1_MDIP[2] N7\nP1_MDIP[3] N6P1_S_INN B4\nP1_S_INP A4\nP1_S_OUTN B3P1_S_OUTP A3\nP2_LED[0] H2\nP2_LED[1] J1P2_LED[2] K1\nP2_LED[3] K2\nP2_MDIN[0] N9P2_MDIN[1] N10\nP2_MDIN[2] N11\nP2_MDIN[3] M10P2_MDIP[0] P9\nP2_MDIP[1] P10\nP2_MDIP[2] P11P2_MDIP[3] M9\nP2_S_INN B11\nP2_S_INP A11P2_S_OUTN B12\nP2_S_OUTP A12\nP3_LED[0] L1P3_LED[1] L2\nP3_LED[2] M1\nP3_LED[3] M2\nP3_MDIN[0] P14\nP3_MDIN[1] M11P3_MDIN[2] P13\nP3_MDIN[3] P12\nP3_MDIP[0] N14P3_MDIP[1] M12\nP3_MDIP[2] N13\nP3_MDIP[3] N12P3_S_INN A14\nP3_S_INP B14\nP3_S_OUTN A13Pin Name Pin Number\nP3_S_OUTP B13\nQ_INN A9\nQ_INP B9Q_OUTN B8\nQ_OUTP A8\nNC E14NC F14\nREF_CLKN D14\nREF_CLKP D13RESET E3\nRSET K12\nNC K14TCK G12\nTDI G14\nTDO D12TEST[0] B5\nTEST[1] A5\nTMS G13TRST E12\nTSTPT K13\nTSTPTF C8V12_EN C7\nV18_L J2\nV18_R E13VDDC H12\nVDDOM D6\nVDDOM D7\nVDDOL F3\nVDDOL G3VDDOL H3\nVDDOL J3\nVDDOR F13VSS A7\nVSS A10\nVSS B7VSS B10\nVSS C1\nVSS C2Pin Name Pin Number\nSignal Description\nPin Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 51\n VSS C3\nVSS C4\nVSS C5VSS C6\nVSS C9\nVSS C10VSS C11\nVSS C12\nVSS C13VSS C14\nVSS D3\nVSS F5VSS F6\nVSS F7\nVSS F8VSS F9\nVSS F10\nVSS G5VSS G6\nVSS G7\nVSS G8VSS G9\nVSS G10\nVSS H5VSS H6Pin Name Pin Number\nVSS H7\nVSS H8\nVSS H9VSS H10\nVSS H11\nVSS J6VSS J8\nVSS J10\nVSS J11VSS K4\nVSS K6\nVSS K8VSS K10\nVSS L12\nVSS M3VSS M4\nVSS M13\nVSS M14VSS N2\nVSS P2\nVSSC J12XTAL_IN J13\nXTAL_OUT J14Pin Name Pin Number\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 52 Document Classification: General May 5, 2017, Advance\n 2 PHY Functional Specifications\nThe device is a 4-port 10/100/1000  Gigabit Ethernet transceiver. Each port of the device may \noperate completely independent of each other,  but they are identical in performance and \nfunctionality. The functional description and electric al specifications for the device are applicable to \neach port. For simplicity, the functi onal description in this docum ent describes the operation of a \nsingle transceiver.\nPort numbers have been omitted fr om many diagrams and descripti ve text indicating that the \nfunctionality applies to all ports. In this document, the pins for each port are specified by the port \nnumber, pin name, and signal number, respectively. \nFor example, LED 1 pin for Port 0 shown below:P0_LED[1]\nHowever, the MDIO pin supported by the device  are global to the chip and do not have port \nnumbers. Figure 10  shows the functional block diagram of the device. \n                         \n                         NoteFor purpose of discussion, the word “device” refers to all devices. \nRefer to Table 1 on page 6  for a list of features supported by each device.\nFigure 10: Device Functional Block Diagram\n                         \nCopper P0_MDIP/N[3:0]\nFiber\nP0_S_INP/NP0_S_OUTP/N\nCopper P1_MDIP/N[3:0]\nFiber\nP1_S_INP/NP1_S_OUTP/N\nCopper P2_MDIP/N[3:0]\nFiber\nP2_S_INP/NP2_S_OUTP/N\nCopper P3_MDIP/N[3:0]\nFiber\nP3_S_INP/NP3_S_OUTP/NQSGMII\nQ_INP/N\nQ_OUTP/N\nManagement\nInterfaceMDC\nMDIO\nINTn\nJTAG TCK\nTMS\nTDI\nTDOTRSTn\nLEDP0_LED[3:0]\nP1_LED[3:0]\nP2_LED[3:0]\nP3_LED[3:0]\nConfiguration\nCONFIG[3:0]\nClock/\nReset XTAL_IN\nXTAL_OUTRESETn\nBias/\nTest TSTPT\nTSTPTF\nHSDACP/N\nTEST[1:0]RSET\nGenerato r/\nCheckerGenerator/\nCheckerGenerator/\nCheckerGenerator/\nChecker\nREF_CLKNREF_CLKPV18_L\nV18_R\nV12_EN\nPHY Functional Specifications\nModes of Operation and Major Interfaces\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 53\n 2.1 Modes of Operation and Major Interfaces\nThe device has three separate major electrical interfaces:\n\uf06eMDI to Copper Cable\n\uf06eSERDES/SGMII\n\uf06eQSGMII\nThe MDI is always a media inte rface. The SGMII and QSGMII In terfaces can be on the system \ninterface side, or on the media interface side. The QS GMII can be used as a Media interface only in \nconjunction with the QSGMII Crossover Muxing and L oopback. (The system interface is also known \nas MAC interface. It is typically the connecti on between the PHY and the MAC or the system ASIC.) \nFor example:\n                         \n                         Figure 11: SGMII System to Copper Interface Example\n                         \nFigure 12: QSGMII System to SGMII/Fiber Media Interface Example\n                         M\na\ng\nn\ne\nt\ni\ncs10/100/1000 Mbps\nEthernet MAC\nSystem Interface\n- SGMII Media Interface:  - 10BASE-T\n  - 100BASE-TX\n  - 1000BASE-TRJ45\nAlaska® PHY Device\nRJ45RJ45RJ45\n10/100/1000 Mbps\nEthernet MAC10/100/1000 Mbps\nEthernet MAC10/100/1000 Mbps\nEthernet MAC\nQuad 10/100/1000 \nMbps\nEthernet MAC with \nQSGMII Interface\nMedia Interface\n- SGMII\n- 1000BASE-X- 100BASE-FXSystem Interface\n- QSGMIIAlaska® PHY DeviceSFP\nSFP\nSFP\nSFP\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 54 Document Classification: General May 5, 2017, Advance\n                          \nAs can be seen from these examples, SGMII can act either as a system interface or a Media \ninterface. To keep the notation simple, SGMII (System) will be used to indicate SGMII system \ninterface and SGMII (Media) will be used to indicate SGMII media interface. It is also important to \nnote the differences in the logical operation of the two modes. The major difference is due to the \nSGMII Auto-Negotiation function:\n\uf06eWhen used as a system interfac e, the device implements the PHY SGMII Auto-Negotiation \nstatus (link, duplex, etc.) advertisements as  specified in the Cisco  SGMII specification.\n\uf06eWhen used as a Media interface, the device implements the MAC SGMII Auto-Negotiation \nfunction, which monitors PH Y status advertisements.\nFor details of how SGMII Au to-Negotiation operates, see Section 2.8.3, SGMII Auto-Negotiation, \non page 74  as well as the Cisco SGMII specification.\nThe device supports 8 modes of  operation as shown in Table 55 . For each mode of operation two or \nthree of three interfaces as described in sectio n 2.1, 2.2, and 2.3 are powered up. On hardware \nreset, all four ports are configured to operate in t he same mode. However, it is possible for each port \nto operate in a different mode than another by programming register 20_18.2:0.\nThe behavior of the 1.25 GHz SERD ES interface is selected by se tting the MODE[2:0] register in \n20_18.2:0. The SERDES ca n operate in 100BASE-FX, 1000BASE- X, SGMII (System), and SGMII \n(Media). \nThe behavior of the QSGMII is also selected by setting the MODE[2:0] regi ster in 20_18.2:0. The \nQSGMII can operate in QSGMII (System) or QSGMII (Media). \n                         Figure 13: QSGMII System to Copper Interface Example\n                         \nTable 55: MODE[2:0] Select\nMODE[2:0] Register 20_18.2:0 Description\n000 QSGMII (System) to Copper\n001 SGMII (System) to Copper010 QSGMII (System) to 1000BASE-X\n011 Reserved\n100 Reserved101 ReservedM\na\ng\nn\ne\nt\ni\ncs\nSystem Interface\n- QSGMII\nMedia Interface:  - 10BASE-T\n  - 100BASE-TX\n  - 1000BASE-TRJ45\nAlaska® PHY Device\nRJ45RJ45RJ45Quad 10/100/1000 \nMbps\nEthernet MAC with \nQSGMII Interface\nPHY Functional Specifications\nModes of Operation and Major Interfaces\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 55\n                                                                                                                                                                                                                 110 Reserved\n111 ReservedTable 55: MODE[2:0] Select (Continued)\nMODE[2:0] Register 20_18.2:0 Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 56 Document Classification: General May 5, 2017, Advance\n 2.2 Copper Media Interface\nThe copper interface consists of the MDIP/N[3:0 ] pins that connect to the physical media for \n1000BASE-T, 100BASE-TX, and 10 BASE-T modes of operation. \nThe device integrates MDI terminat ion resistors. The IEEE 802.3 specification requires that both \nsides of a link have termination resistors to prevent reflections. Traditionally, these resistors and \nadditional capacitors are placed on the board between a PHY device and the magnetics. The \nresistors have to be very accura te to meet the strict IEEE return  loss requirements. Typically, ± 1% \naccuracy resistors are used on the board. Th ese additional components between the PHY and the \nmagnetics complicate board layout. Integrating the resistors has many advantages including \ncomponent cost savings, better ICT yield, boar d reliability improvements, board area savings, \nimproved layout, and signal integrity improvem ents. See the Application Note: “Benefits of \nIntegrating Termination Resistors for Ethernet Applications” for details.\n2.2.1 Transmit Side Network Interface\n2.2.1.1 Multi-mode TX Digital to Analog Converter\nThe device incorporates a multi-mode transmit DAC to generate filtered 4D PAM 5, MLT3, or \nManchester coded symbols. The transmit DAC perfo rms signal wave shapin g to reduce EMI. The \ntransmit DAC is designed for very low parasitic loading capacitances to improve the return loss \nrequirement, which allows the us e of low cost transformers. \n2.2.1.2 Slew Rate Control and Waveshaping\nIn 1000BASE-T mode, partial respon se filtering and slew rate c ontrol is used to minimize high \nfrequency EMI. In 100BASE-TX mode, slew rate cont rol is used to minimize high frequency EMI. In \n10BASE-T mode, the output waveform is pre-equalized via a digital filter. \n2.2.2 Encoder\n2.2.2.1 1000BASE-T\nIn 1000BASE-T mode, the transmit data bytes are scrambled to 9-bit symbols and encoded into 4D \nPAM5 symbols. Upon initialization, the initial scr ambling seed is determined by the PHY address. \nThis prevents multiple device from  outputting the same sequence during idle, which helps to reduce \nEMI.\n2.2.2.2 100BASE-TX\nIn 100BASE-TX mode, the transmit data stream  is 4B/5B encoded, serialized, and scrambled.\n2.2.2.3 10BASE-T\nIn 10BASE-T mode, the transmit da ta is serialized and converted to Manchester encoding. \n2.2.3 Receive Side Network Interface\n2.2.3.1 Analog to Digital Converter\nThe device incorporates an advanced high sp eed ADC on each receive channel with greater \nresolution than the ADC used in the reference model of the IEEE 802. 3ab standard committee. \nHigher resolution ADC results in better SNR, and ther efore, lower error rates.  Patented architectures \nand design techniques result in high differential  and integral linearity, high power supply noise \nrejection, and low metastability  error rate. The ADC samples the input signal at 125 MHz. \nPHY Functional Specifications\nCopper Media Interface\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 57\n 2.2.3.2 Active Hybrid\nThe device employs a sophisticated on-chip hybrid to substantially reduce the near-end echo, which \nis the super-imposed transmit signal on the receive signal. The hybrid minimizes the echo to reduce the precision requirement of the di gital echo canceller. The on-chip hybrid allows both the transmitter \nand receiver to use the same transformer for coup ling to the twisted pair cable, which reduces the \ncost of the overall system.\n2.2.3.3 Echo Canceller\nResidual echo not removed by the hybrid and ec ho due to patch cord impedance mismatch, patch \npanel discontinuity, and variations in cable impedance along the twisted pair cable result in drastic SNR degradation on the receive signal. The device employs a fully developed digital echo canceller \nto adjust for echo impairments from more than 100 meters of cable. The echo canceller is fully \nadaptive to compensate for the time varying nature of channel conditions.\n2.2.3.4 NEXT Canceller\nThe 1000BASE-T physical layer uses all 4 pairs of wir es to transmit data to reduce the baud rate \nrequirement to only 125 MHz. This results in sign ificant high frequency crosstalk between adjacent \npairs of cable in the same bundle. The device employs 3 parallel NEXT cancellers on each receive channel to cancel any high frequency crosstalk in duced by the adjacent 3 transmitters. A fully \nadaptive digital filter is used to compensate for the time varying nature of channel conditions. \n2.2.3.5 Baseline Wander Canceller\nBaseline wander is more problematic in the 1000BASE-T environment than  in the traditional \n100BASE-TX environment due to the DC baseline shif t in both the transmit and receive signals. The \ndevice employs an advanced baseline wander cancellation circuit to automatically compensate for \nthis DC shift. It minimizes the effect of DC baseline shift on the overall error rate.\n2.2.3.6 Digital Adaptive Equalizer\nThe digital adaptive equalizer removes inter-symbol interference at the receiver. The digital adaptive \nequalizer takes unequalized signals from ADC out put and uses a combination of feedforward \nequalizer (FFE) and decision feedback equalizer (DFE) for the best-optimized signal-to-noise (SNR) ratio.\n2.2.3.7 Digital Phase Lock Loop\nIn 1000BASE-T mode, the slave transmitter must us e the exact receive clock frequency it sees on \nthe receive signal. Any slight long-term frequency phase jitter (frequency drift) on the receive signal \nmust be tracked and duplicated by the slave transmi tter; otherwise, the rece ivers of both the slave \nand master physical layer devices have difficulty canceling the echo and NEXT components. In the \ndevice, an advanced DPLL is used to recover and tra ck the clock timing information from the receive \nsignal. This DPLL has very low long-term phase jitter  of its own, thereby maximizing the achievable \nSNR.\n2.2.3.8 Link Monitor\nThe link monitor is responsible fo r determining if link is establish ed with a link partner. In 10BASE-T \nmode, link monitor function is performed by detecti ng the presence of valid link pulses (NLPs) on the \nMDIP/N pins. \nIn 100BASE-TX and 1 000BASE-T modes, link is esta blished by scrambled idles.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 58 Document Classification: General May 5, 2017, Advance\n If Force Link Good register 16_0.10 is  set high, the link is forced to be good and the link monitor is \nbypassed for 100BASE-TX and 10BASE-T modes. In  the 1000BASE-T mode, register 16_0.10 has \nno effect.\n2.2.3.9 Signal Detection\nIn 1000BASE-T mode, si gnal detection is based on whether the local receiver  has acquired lock to \nthe incoming data stream.\nIn 100BASE-TX mode, the signal detection function is based on the receive signal energy detected \non the MDIP/N pins that is continuously qualified by the squelch detect circuit, and the local receiver \nacquiring lock.\n2.2.4 Decoder\n2.2.4.1 1000BASE-T\nIn 1000BASE-T mode, the receive idle stream is  analyzed so that the scrambler seed, the skew \namong the 4 pairs, the pair swap order, and the polarity of the pairs can be accounted for. Once \ncalibrated, the 4D PAM 5 symbols are converted to  9-bit symbols that are then descrambled into \n8-bit data values. If the descrambler loses lock for any reason, the link is brought down and \ncalibration is restarted after t he completion of Auto-Negotiation. \n2.2.4.2 100BASE-TX\nIn 100BASE-TX mode , the receive data  stream is recovered and converted to NRZ. The NRZ \nstream is descrambled and aligned to the symbol boundaries. The aligned data is then parallelized \nand 5B/4B decoded. The receiver does not attempt to decode the data stream unless the scrambler is locked. The descrambler “locks” to the scrambler  state after detecting a sufficient number of \nconsecutive idle code-groups. Once locked, the descr ambler continuously monitors the data stream \nto make sure that it has not lost synchronization. The descrambler is always forced into the unlocked  \nstate when a link failure condition is detected, or  when insufficient idle symbols are detected.    \n2.2.4.3 10BASE-T\nIn 10BASE-T mode, the recovered 10BASE-T signal is decoded from Manchester to NRZ, and then \naligned. The alignment is necessary to ensure that the start of frame delimiter  (SFD) is aligned to the \nnibble boundary.\n                                                                                                                                                                                                                \nPHY Functional Specifications\n1.25 GHz SERDES Interface\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 59\n 2.3 1.25 GHz SERDES Interface\nThe 1.25 GHz SERDES Interface can be configured as an SGMII to be hooked up to a MAC or as a \n100BASE-FX/1000BASE-X/SGMII to be hooked up to the media.\n2.3.1 Electrical Interface\nThe input and output buffers are internally termi nated to 50 ohm impedanc e. The output swing can \nbe adjusted by programm ing register 26_1.2:0.\nThe input and output buffers of the 1.25 GHz SERDES interface are internally terminated by 50 ohm \nimpedance. No external terminations are requir ed. The 1.25 GHz SERDES I/ Os are Current Mode \nLogic (CML) buffers. CML I/Os can be used to connect to other components with PECL or LVDS \nI/Os. See the “Reference Design Schematics” and “Fiber Interfac e” application note for details.\n                         \n2.3.2 SGMII Speed and Link\nWhen the SGMII MAC interface is used, the m edia interface can be copper or QSGMII. The \noperational speed of the SGMII MAC interface is determined according to Table 56  media interface \nstatus and/or loopback mode.\n                         Figure 14: CML I/Os\n                         \n50 ohmInternal bias1\nS_INP\n50 ohmInternal bias\nS_INNCML Inputs CML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUTP\nS_OUTN\n1. Internal bias is generated from the \nAVDDH s upply and is typically 1.05V.\nTable 56: SGMII (MAC Interface) Operational Speed\nLink Status or Media Interface Status SGMII (MAC Interface) Speed\nNo Link Determined by speed setting of 21_2.2:0\nMAC Loopback Determined by speed setting of 21_2.2:01000BASE-T or QSGMII (Med ia) at 1000 Mbps 1000 Mbps\n100BASE-TX or QSGMII (Media) at 100 Mbps 100 Mbps\n10BASE-T or QSGMII (Media) at 10 Mbps 10 Mbps\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 60 Document Classification: General May 5, 2017, Advance\n Two registers are available to determine whether the SGMII achieved link and sync. Register 17_1.5 \nindicates that the SERDES locked onto the incoming KDKDKD… sequence. Register 17_1.10 \nindicates whether 1000BASE-X link is established on the SERDES. If  SGMII Auto-Negotiation is \ndisabled, register 17_1.10 has the same meaning as  register 17_1.5. If SGMII Auto-Negotiation is \nenabled, then register 17_1.10 indicates whethe r SGMII Auto-Negotiation su ccessfully established \nlink.\n2.3.3 False SERDES Link Up Prevention\nThe SERDES interface can oper ate in 1000BASE-X mo de and in 100BASE-FX  mode where an \nunconnected optical receiver will send full swing noise into the PHY. Sometimes this random noise \nwill look like a real signal and falsely cause the 1000BASE-X or 100BASE-FX PCS to link up. \nA noise filtering state machine can be enabled to reduce the probability of false link up. When the \nstate machine is enabled it will cause a small delay in link up time.\n                         \n                                                                                                                                                                                                                Table 57: Fiber Noise Filtering\nRegister Function Setting Mode HW \nRstSW Rst\n26_1.14 1000BASE-X \nNoise Filtering1 = Enable\n0 = DisableR/W 0 Retain\n26_1.13 100BASE-FX \nNoise Filtering1 = Enable\n0 = DisableR/W 0 Retain\nPHY Functional Specifications\nQSGMII 5.0 GHz SERDES Interface\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 61\n 2.4 QSGMII 5.0 GHz SERDES Interface\nThe 5.0 GHz SERDES Interface is used as the QSGMII.\nThe QSGMII aggregates and de-aggregates four SGMII ports via a 5.0 GHz SERDES.\n                         \n2.4.1 Electrical Interface\nThe input and output buffers are inter nally terminated to 50 ohm impedance. \nThe input and output buffers of the 5.0 GHz SERD ES interface are internally terminated by 50 ohm \nimpedance. No external terminations are requir ed. The 5.0 GHz SERDES I/Os are Current Mode \nLogic (CML) buffers. CML I/Os can be used to connect to other components with PECL or LVDS \nI/Os. See the “Reference Design Schematics” and “Fiber Interfac e” application note for details.\nThe polarity of the 5.0 GHz inputs and outputs can be inverted. \nRegister 26_4.13 inverts the input;: 0 = Invert, 1 = Normal. \nRegister 26_4.12 inverts the outputs; 0 = Invert, 1 = Normal.\n                         Figure 15: QSGMII\n                         \n5.0 GHz \nSERDES\n8/10 8/10\nMux De-Mux\nK28.5 to \nK28.1 \nSwapper\nSGMII \nPCSSGMII \nPCSSGMII \nPCSSGMII \nPCSK28.1 to \nK28.5 \nSwapper\nSGMII \nPCSSGMII \nPCSSGMII \nPCSSGMII \nPCS\nNoteIn order to meet the QSGMII transmit and receive jitter specifications, a 125 MHz or \n156.25 MHz reference clock input is required. The 25 MHz reference clock input option \nshould not be used for applic ations using the QSGMII.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 62 Document Classification: General May 5, 2017, Advance\n                          \n2.4.2 QSGMII Regi ster Addressing\nQSGMII registers are accessed by setting Register 22.7:0 to 0x04. There ar e four copies of the \nQSGMII registers - one for each  port. The only exception are registers 26_4 and 27_4, which are \ncommon control registers for QSGMII. These register s can be accessed via any of the four ports \nPHY addresses.\n2.4.3 QSGMII Speed and Link\nWhen the QSGMII MAC interface is used, the media interface can be copper or \nSGMII/1000BASE-X/100BASE-FX . The operational spe ed of the aggregated  SGMII interfaces \nwithin the QSGMII MAC interface is determined according to Table 58  media interfac e status and/or \nloopback mode.\nEach SGMII port of the QSGMII can in dependently operate at  different speeds.\n                         \nTwo registers are available to determine whether the QSGMII achieved link and sync. Register 17_\n4.5 indicates that the SERDES locked onto the incoming KDKDKD… sequence. If QSGMII \nAuto-Negotiation is disabled, register 17_4.10 has the same meaning as regi ster 17_4.5. If QSGMII \nAuto-Negotiation is enabled, then register 1 7_4.10 indicates whether QSGMII Auto-Negotiation \nsuccessfully established link.Figure 16: CML I/Os\n                         \n50 ohmInternal bias1\nQ_INP\n50 ohmInternal bias\nQ_INNCML Inputs CML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkQ_OUTP\nQ_OUTN\n1. Internal bias is generated from the \nAVDDH s upply and is typically 1.38V for \noutput termination, and 1.2V for input termination.\nTable 58: SGMII Port Operational Speed\nLink Status SGMII Speed\nNo Link Determined by speed setting of 21_2.2:0MAC Loopback Determined by speed setting of 21_2.2:0\n1000BASE-T, SGMII at 1000 Mbps, 1000BASE-X 1000 Mbps\n100BASE-TX, SGMII at 100 Mbps, 100BASE-FX 100 Mbps\n10BASE-T, SGMII at 10 Mbps 10 Mbps\nPHY Functional Specifications\nLoopback\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 63\n 2.5 Loopback\nThe device implements various different loopback paths.\n2.5.1 System Interface Loopback\nThe functionality, timing, and signal integrity of th e System interface can be tested by placing the \ndevice in System interface loopback mode. This can be accomplished by setting register 0_0.14 = 1, \n0_1.14 = 1, or 0_4.14 = 1. In loopback mode, the da ta received from the MAC is not transmitted out \non the media interface. In stead, the data is looped back and sent to the MAC. During loopback, link \nwill be lost and packets will not be received. \nIf loopback is enabled while auto-negotiating, FLP Auto-Negotiation codes will be transmitted. If \nloopback is enabled in forced 10BASE-T mode, 10BASE-T idle link  pulses will be tr ansmitted on the \ncopper side. If loopback is enabled in forced  100BASE-T mode, 100BASE-T idles will be transmitted \non the copper side.\nThe speed of the SGMII or QSGMII is determined by  register 21_2.2:0 durin g loopback. 21_2.2:0 is \n100 = 10 Mbps, 101 = 100 Mbps, 110 = 1000 Mbps. \n                         \nFigure 17: MAC Interface Loopback Diagram - Copper Media Interface\n                         \nPCS\nPMA\nPMDSystem \nInterface\nCopper \nInterfaceMAC\n(QSGMII or SGMII)\n0_0.14 = 1SERDES\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 64 Document Classification: General May 5, 2017, Advance\n                          \n                         Figure 18: System Interface Loopback Diagram - Fiber Media Interface\n                         \nFigure 19: System Interface Loopback Diagram - QSGMII Media Interface\n                         PCS\nPMA\nPMDSystem \nInterface\nFiber InterfaceMAC\n(QSGMII)\n0_1.14 = 1SERDES\nPCS\nPMA\nPMDSystem \nInterface\nQSGMII \nInterfaceMAC\n(SGMII)\n0_4.14 = 1SERDES\nPHY Functional Specifications\nLoopback\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 65\n 2.5.2 Synchronous SERDES Loopback\nThe 1.25 GHz SERDES and 5.0 GHz SERDES can loop back the raw 10 bit symbol at the receiver \nback to the transmitter. In this mode of operation, the received data is assumed to be frequency \nlocked with the transmit data output by the PHY.  No frequency compensation is performed when the \n10 bit symbol is looped back. This mode facilitates testing using non 8/10 symbols such as PRBS. \nThe 1.25 GHz SERDES synchronous loopback is e nabled by setting register 16_1.12 = 1 and 16_\n1.8 = 1.\nThe 5.0 GHz SERDES synchronous loopback is enabled by setting register 26_4.9 = 1.\n                         \n2.5.3 Line Loopback\nLine loopback allows a link partner to send frames into the device to test the transmit and receive \ndata path. Frames from a link partner into the PHY, before reaching the MAC interface pins, are \nlooped back and sent out on the line. They are also  sent to the MAC. The packets received from the \nMAC are ignored during line loopback. Refer to Figure 21 on page 66 . This allows the link partner to \nreceive its own frames.\nBefore enabling the line loopback feature, the PHY must first establish link to another PHY link \npartner. If Auto-Negotiation is enabled, both link partners should advertise the same speed and \nfull-duplex. If Auto-Negotiation is disabled, both link partners need to be forced to the same speed \nand full-duplex. Once link is establis hed, the line loopback mode can be enabled. \nRegister 21_2.14 = 1 enables the line loopback on the copper interface.\nRegister 16_1.12 = 1 and 16_1.8 = 0 enables the line loopback of the 1000BASE-X, SGMII.\nRegister 16_4.12 = 1 enables the line loopback of the QSGMII media interface.Figure 20: Synchronous SERDES Loopback Diagram\n                         \nPCS\nPMA\nPMDSystem \nInterface\nAny Media \nInterfaceMAC\n(SGMII or QSGMII)SERDES\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 66 Document Classification: General May 5, 2017, Advance\n                          \n                         Figure 21: Copper Line Loopback Data Path\n                         \nFigure 22: Fiber Line Loopback Data Path\n                         PCS\nPMA\nPMDSystem \nInterfaceMAC\nCopper\nInterface(SGMII or QSGMII)\n21_2.14 =  1SERDES\nPCS\nPMA\nPMDSystem \nInterfaceMAC\nFiber\nInterface(QSGMII)\n16_1.12 = 1\nand\n16_1.8 = 0SERDES\nPHY Functional Specifications\nLoopback\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 67\n                          \n2.5.4 External Loopback\nFor production testing, an external loopback stub allows testing of the complete data path. \nFor 10BASE-T and 100BASE-TX modes, the loopba ck test requires no register writes. For \n1000BASE-T mode, register 18_6.3 must be set to 1 to enable the external  loopback. All copper \nmodes require an external loopback stub.\nThe loopback stub consists of a plastic RJ-45 header, connecting RJ-45 pair 1,2 to pair 3,6 and \nconnecting pair 4,5 to pair 7,8, as seen in Figure 24 .\n                         Figure 23: QSGMII Line Loopback Data Path\n                         \nPCS\nPMA\nPMDSystem \nInterfaceMAC\nQSGMII\nInterface(SGMII)\n16_4.12 = 1SERDES\nFigure 24: Loopback Stub (Top View with Tab up)\n                         \n1\n2\n3\n4\n5\n6\n7\n8\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 68 Document Classification: General May 5, 2017, Advance\n The external loopback test setup requires the presence  of a MAC that will originate the frames to be \nsent out through the PHY. Instead of a normal RJ-45 cable, the loopback stubs allows the PHY to self-link at 1000 Mbps. It also allows the actual external loopback. See Figure 25 . The MAC should \nsee the same packets it sent, looped back to it.\n                         \n                                                                                                                                                                                                                Figure 25: Test Setup for 10/100/1000 Mbps Modes using an External Loopback \nStub\n                         \n1\n23\n4\n5\n6\n7\n8Mag/RJ-45Loopback Stub\nMAC Alaska® PHY\nPHY Functional Specifications\nResets\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 69\n 2.6 Resets\nIn addition to the hardware rese t pin (RESETn) there are several so ftware reset bits as summarized \nin Table 59 .\nRegister 27_4.15 is a software bit that emulates the hardware reset. The entire chip is reset as if the \nRESETn pin is asserted. Once tri ggered, registers are not accessib le through the MDIO until the \nchip reset completes.   \nThe copper, fiber, and QSGMII circuits are rese t per port via register 0_0.15, 0_1.15, and 0_4.15 \nrespectively. A reset in one circuit does not directly affect another circuit. \nRegister 20_18.15 resets the mode control, port power management, and generator and checkers. Register 26_4.15 resets the QSGMII for all 4 ports including the 5.0G SERDES. \nAll the reset registers de scribed are self clear. \n                         \n                                                                                                                                                                                                                Table 59: Reset Control Bits\nReset \nRegisterRegister Effect Block\n27_4.15 Chip Hardware Reset Entire Chip\n0_0.15 Software Reset for Bank 0,  2, 3, 5, 7 Copper - per port\n0_1.15 Software Reset for Bank 1 Fiber/SGMII - per port\n0_4.15 Software Reset for Bank 4 QSGMII - per port\n26_4.15 Software Reset for Bank 4 - All 4 ports QSGMII - all ports and \ncommon\n20_18.15 Software Reset for Bank 6 and 18 Generator/Checker/Mode - \nper port\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 70 Document Classification: General May 5, 2017, Advance\n 2.7 Power Management\nThe device supports several advanced power management modes that conserve power.\n2.7.1 Manual Power Down\nThere are multiple power down control bits on chip and they are summarized in Table 60 . Each \npower down control independently powers down its respective circuits. In general, it is not necessary \nto power down an unused interface. The PHY will automatically power down any unused circuit. For example when auto-media detect is turned on, the unused interface will automatically power down. \nThe automatic PHY power management can be overridden by setting the power down control bits. \nThese bits have priority over the PHY power man agement in that the circuit can not be powered up \nby the power management when its associated power down bit is set to 1. When a circuit is power \nback up by setting the bit to 0, a software reset is also automatically sent to the corresponding circuit.\nNote that register 0_0.11 and 16_0.2 are logically ORed to form a power down control.\n                         \n2.7.2 MAC Interface Power Down\nIn some applications, the MAC interface must run continuously regardless of the state of the network \ninterface. Additional power will be required to keep the MAC interface running during low power states.\nIf absolute minimal power consumption is required during network interface power down mode or in \nthe Energy Detect modes, then register 16_2.3 or 16_1.3 should be set to 0 to allow the MAC \ninterface to power down. \nTable 61  shows which bit controls the automatic MAC interface power down, and the MAC interface \nthat is powered down. In general 16_2.3 is used when the network interface is copper and 16_1.3 is \nused when the network interface is fiber. \nThere is no equivalent bit when the QSGMII is used  as the network interface. In MODE = 101 the \npower down in the QSGMII has no effect on the SGMII. Also note that there is no energy detect function in the QSGMII. \nIn the auto media detect modes (MODE = 110 and 111) both the fiber side and copper side has to \nindicate power down before the QSGMII port can be powered down.\n                         Table 60: Power Down Control Bits\nReset Register Register Effect\n0_0.11 Copper Power Down\n16_0.2 Copper Power Down\n0_1.11 Fiber/SGMII Power Down0_4.11 QSGMII Power Down - Per port\n26_4.11 Global QSGMII Power Down\nTable 61: Automatic MAC Interface Power Down\nRegister \n20_18.2:0Mode MAC Interface Power Down Control Bit MAC Interface Powered Down\n000 QSGMII (System) to Copper 16_2.3 QSGMII Port Logic001 SGMII (System) to Copper 16_2.3 SGMII\n010 QSGMII (System) to 1000BA SE-X 16_1.3 QSGMII Port Logic\nPHY Functional Specifications\nPower Management\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 71\n 2.7.3 Copper Energy Detect Modes\nThe device can be placed in energy detect power down modes by selecting either of the two energy \ndetect modes. Both modes enable the PHY to wake up on its own by detecting activity on the CAT 5 \ncable. The status of the energy detect is reported  in register 17_0.4 and the energy detect changes \nare reported in register 19_0.4.\n2.7.3.1 Energy Detect (Mode 1) \nEnergy Detect (Mode 1) is entered by setting register 16_0.9:8 to 10.\nIn Mode 1, only the signal detection circuitry and serial management interface are active. If the PHY \ndetects energy on the line, it starts to Auto-Negotiate sending FLPs for 5 seconds. If at the end of 5 \nseconds the Auto-Negotiation is not completed, then the PHY stops sending FLPs and goes back to monitoring receive energy. If Auto-Negotiation is completed, then the PHY goes into normal \n10/100/1000 Mbps operation. If during normal operation the link is lost, the PHY will re-start \nAuto-Negotiation. If no energy is detected after 5 seconds, the PHY goes back to monitoring receive energy.\n2.7.3.2 Energy Detect +TM (Mode 2) \nEnergy Detect (Mode 2) is entered by setting register 16_0.9:8 to 11.\nIn Mode 2, the PHY sends out a single 10 Mbps NL P (Normal Link Pulse) every one second. Except \nfor this difference, Mode 2 is identical to Mode 1 ope ration. If the device is in Mode 1, it cannot wake \nup a connected device; therefore, the connected dev ice must be transmitting NLPs, or either device \nmust be woken up through register access. If the device is in Mode 2, then it can wake a connected \ndevice. \n2.7.3.3 Normal 10/100/1000  Mbps Operation\nNormal 10/100/1000 Mbps operation can be entered by turning off energy detect mode by setting \nregister 16_0.9:8 to 0x.\n2.7.3.4 Power State U pon Exiting Power Down\nWhen the PHY exits power down (register 0_0.11 or  16_0.2) the active state will depend on whether \nthe energy detect function is enabled (register 16_0 .9:8 = 1x). If the energy detect function is \nenabled, the PHY will transition to the energy detect state first and will wake up only if there is a \nsignal on the wire.\n                         \nTable 62: Power State af ter Exiting Power Down\nRegister Behavior\n0_0.11 16_0.2 16_0.9:8\n1 x xx Power downx 1 xx Power down\n1 to 0 0 00 Transition to power up\n0 1 to 0 00 Transition to power up1 to 0 0 1x Transition to energy detect state\n0 1 to 0 1x Transition to energy detect state\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 72 Document Classification: General May 5, 2017, Advance\n 2.7.4 Low Power Modes\nThree low power modes are supported in the device.\n\uf06eIEEE 22.2.4.1.5 compliant power down \n\uf06eEnergy Detect (Mode 1) \n\uf06eEnergy Detect+TM (Mode 2) \nIEEE 22.2.4.1.5 power do wn compliance allows for the PHY to be placed in a low-power \nconsumption state by register control.\nEnergy Detect (Mode 1) allows the device to wake up when energy is detected on the wire.\nEnergy Detect+TM (Mode 2) is identical to Mode 1 with the additional capability to wake up a link \npartner. In Mode 2, the 10BASE-T link pulses are sent  once every second whil e listening for energy \non the line. \nDetails of each mode are described below.\n2.7.5 Low Power Operating Modes\n2.7.5.1 IEEE Power Down Mode\nThe standard IEEE power down mode is entered by setting register 0_0.11. In this mode, the PHY \ndoes not respond to any system interface (i.e., QSGMII/SGMII) signals except the MDC/MDIO. It \nalso does not respond to any activi ty on the copper or fiber media. \nIn this power down mode, the PHY cannot wake up on its own by detecting activity on the media. It \ncan only wake up by setting registers 0_0.11 and 16_0.2 = 0.\nUpon deassertion of hardware reset, Register 0_0.11 and 16_0.2 are set to 1 to default the device to \na power down state.\nRegister 0_0.11 and 16_0.2 are logically ORed to form a power down control.\n2.7.5.2 Energy Detect Power Down Modes\nThe device can be placed in energy detect power down modes by selecting either of the two energy \ndetect modes. Both modes enable the PHY to wake up on its own by detecting activity on the CAT 5 \ncable. The energy detect modes only apply to the co pper media. The status of the energy detect is \nreported in register 17_0.4 and the energy dete ct changes are reported in register 19_0.4.\n2.7.6 SGMII Effect on Low Power Modes\nIn some applications, the SGMII must run continuous ly regardless of the state of the PHY. Additional \npower will be required to keep this SGMII running during low power states.\nIf absolute minimal power consumption is requir ed during the IEEE power down mode or the Energy \nDetect modes, then register 16_2.3 should be set to 0 to allow the SGMII to power down. Note that for these settings to take effect a software reset must be issued.\n2.8 Auto-Negotiation\nThe device supports four types of Auto-Negotiation.\n\uf06e10/100/1000BASE-T Copper Auto-Negotia tion. (IEEE 802.3 Clauses 28 and 40)\n\uf06e1000BASE-X Fiber Auto-Negotiat ion (IEEE 802.3 Clause 37)\n\uf06eSGMII Auto-Negotiation (Cisco specification)\n\uf06eQSGMII Auto-Negotiation (Cisco specification)\nPHY Functional Specifications\nAuto-Negotiation\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 73\n Auto-Negotiation provides a mechanism for transferring information from the local station to the link \npartner to establish speed, duplex, and Master/Slave preference during a link session. \nAuto-Negotiation is initiated upon any of the following conditions:\n\uf06ePower up reset\n\uf06eHardware reset\n\uf06eSoftware reset (Register 0_0.15, 0_1.15, or 0_4.15)\n\uf06eRestart Auto-Negotiation (Register 0_0.9, 0_1.9, 0_4.9)\n\uf06eTransition from power down to power up (Register 0.0_0.11, 0_1.11, or 0_4.11)\n\uf06eThe link goes down \nThe following sections describe each of the Auto-Negotiation modes in detail.\n2.8.1 10/100/1000BASE-T Auto-Negotiation\nThe 10/100/1000BASE-T Auto-N egotiation (AN) is based on Clau se 28 and 40 of the IEEE 802.3 \nspecification. It is used to negotiate speed, duplex, and flow control over CAT5 UTP cable. Once Auto-Negotiation is initiated, the device determines whether or not the remote device has \nAuto-Negotiation capability. If so, the device and the remote device negotiate the speed and duplex \nwith which to operate. \nIf the remote device does not have Auto-Negotiation capability, the device uses the parallel detect \nfunction to determine the speed of the remote device for 100BASE-TX and 10BASE-T modes. If link is established based on the parallel detect function, t hen it is required to establish link at half-duplex \nmode only. Refer to IEEE 802.3 clauses 28 and 40 for a full description of Auto-Negotiation. \nAfter hardware reset, 10/100/ 1000BASE-T Auto-Negotiation can be enabled and disabled via \nRegister 0_0.12. Auto MDI/MDIX and Auto-Negotiation may be disabled and enabled independently. \nWhen Auto-Negotiation is disabled, the speed and duplex can be set via registers 0_0.13, 0_0.6, and 0_0.8 respectively. When Auto-Negotiation is enabled the abilities that are advertised can be \nchanged via registers 4_0 and 9_0.\nChanges to registers 0_0.12, 0_0.13, 0_0.6 and 0_0.8 do not take effect unless one of the following \ntakes place: \n\uf06eSoftware reset (registers 0_0.15)\n\uf06eRestart Auto-Negotiation (register 0_0.9)\n\uf06eTransition from power down to power up (register 0_0.11)\n\uf06eThe copper link goes down\nTo enable or disable Auto-Negotiation, Register 0_0.12 should be changed simultaneously with \neither register 0_0.15 or 0_0.9 . For example, to disable Auto -Negotiation and force 10BASE-T \nhalf-duplex mode, register 0_0 should be written with 0x8000. \nRegisters 4_0 and 9_0 are internally latched once every time the Auto-Negotiation enters the Ability \nDetect state in the arbitration state machine. Hence, a write into Register 4_0 or 9_0 has no effect once the device begins to transmit Fast Link Pulses  (FLPs).This guarantees that sequences of FLPs \ntransmitted are consistent with one another. \nRegister 7_0 is treated in a similar way as registers 4_0 and 9_0 during additional next page \nexchanges.\nIf 1000BASE-T mode is advertised, then the device automatically sends the appropriate next pages \nto advertise the capability and negotiate master/slave mode of operation. If the user does not wish to \ntransmit additional next pages, then the next page bit (Register 4_0.15) can be set to zero, and the \nuser needs to take no further action. \nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 74 Document Classification: General May 5, 2017, Advance\n If next pages in addition to the ones required for 1000BASE-T are needed, then the user can set \nregister 4_0.15 to one, and send and receive additional next pages via registers 7_0and 8_0, \nrespectively. The device stores the previous results fr om register 8 in internal registers, so that new \nnext pages can overwrite register 8_0. \nNote that 1000BASE-T next page exchanges are auto matically handled by the device without user \nintervention, regardless of whether or not additional next pages are sent.\nOnce the device completes Auto-Negotiation, it updates the various status in registers 1_0, 5_0, 6_\n0, and 10_0. Speed, duplex, page received, and Auto-Negotiation completed status are also available in registers 17_0 and 19_0. \nSee Section 3, PHY Register Description, on page 98 .\n2.8.2 1000BASE-X Auto-Negotiation\n1000BASE-X Auto-Negotiation is defined in Clause 37 of the IEEE 802.3 specification. It is used to \nauto-negotiate duplex and flow control over fiber cable. Registers 0_1, 4_1, 5_1, 6_1, and 15_1 are used to enable AN, advertise capabilities, determine link partner’s capabilities, show AN status, and \nshow the duplex mode of operation respectively. \nRegister 22.7:0 must be set to one to view the fiber auto-negotiation registers.\nThe device supports Next Page option for 1000BA SE-X Auto-Negotiation. Register 7_1 of the fiber \npages is used to transmit Next Pages, and register  8_1 of the fiber pages is used to store the \nreceived Next Pages. The Next Page exchange occurs with software intervention. The user must set \nRegister 4_1.15 to enable fiber Next Page exchange. Each Next Page received in the registers should be read before a new Next Page to be transmitted is loaded in Register 7_1. \nIf the PHY enables 1000BASE-X Auto-Negotiation and the link partner does not, the link cannot link \nup. The device implements an Auto-Negotiation bypass mode. See Section 2.8.3.1, Serial Interface \nAuto-Negotiation Bypass Mode, on page 75  for more details.\n2.8.3 SGMII Auto-Negotiation\nSGMII is a de-facto stan dard designed by Cisco. SGMII uses 1 000BASE-X coding to send data as \nwell as Auto-Negotiation information between the PHY and the MAC. However, the contents of the \nSGMII Auto-Negotiation are diff erent than the 1000BASE-X Auto-Neg otiation. See the “Cisco SGMII \nSpecification” and the “MAC Interfaces and Auto-Negotiation” application note for further details. \nThe device supports SGMII with and without Auto -Negotiation. Auto-Negotiation can be enabled or \ndisabled by writing to Register 0_1.12 followed by a soft reset. If SGMII Auto-Negotiation is disabled, \nthe MAC interface link, speed, and duplex stat us (determined by the media side) cannot be \nconveyed to the MAC from the PHY. The user must  program the MAC with this information in some \nother way (e.g., by reading PHY registers for link, speed, and duplex status). However, the \noperational speed of the SGMII will follow the speed of the media. (See Table 56 on page 59 ). \nRegardless of whether the Auto-Negotiation is enabled or disabled.\nPHY Functional Specifications\nAuto-Negotiation\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 75\n 2.8.3.1 Serial Interface Auto-Negotiation Bypass Mode \n If the MAC or the PHY implements the Auto-Negotiation function and the other does not, two-way \ncommunication is not possible unless Auto-Negotiation is manually disabled and both sides are configured to work in the same operational modes.  To solve this problem, the device implements the \nSGMII Auto-Negotiation Bypass Mode. When entering the state “Ability_Detect,” a bypass timer \nbegins to count down from an initial value of approximately 200 ms. If the device receives idles \nduring the 200 ms, the device will interpret that the other side is “alive” but cannot send configuration \ncodes to perform Auto-Negotiation. After 200 ms, the state machine will move to a new state called \n“Bypass_Link_Up” in which the device assumes a li nk-up status and the operational mode is set to \nthe value listed under the “Comments” column of Table 63 . \n                         \n2.8.4 QSGMII Auto-Negotiation\nThe QSGMII aggregates and de-aggregates four SGMI I ports with the SGMII Auto-Negotiation code \nword passing transparently through the QSGMII.\nThe SGMII Auto-Negotiation described in Section 2.8.3, SGMII Auto-Negotiation, on page 74  \napplies to the Auto-Negotiation used on the QSGMII. The only exception to that is that the register is \naccessed by setting Register 22.7:0 to 0x04 (Page 4) instead of 0x01 (Page 1), i.e., the \nAuto-Negotiation enable register is accessed via Register 0_4.12 instead of 0_1.12 and the enhanced SGMII mode is selected through Register 16_4.7:6 instead of 16_1.7:6.\n                                                                                                                                                                                                                Table 63: SGMII Auto-Negotiation modes\nReg. 0_1.12 Reg. 26_1.6 Comments \n0 X No Auto-Negotiation. User responsible for determining \nspeed, link, and duplex status by reading PHY registers.\n1 0 Normal SGMII Auto-Negotia tion. Speed, link, and duplex \nstatus automatically communicated to the MAC during Auto-Negotiation.\n1 1 MAC Auto-Negotiation enabled. \nNormal operation.\nMAC Auto-Negotiation disabled. \nAfter 200 ms the PHY will disa ble Auto-Negotiation and link \nbased on idles.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 76 Document Classification: General May 5, 2017, Advance\n 2.9 Downshift Feature\nWithout the downshift feature enabled, connecting between two Gigabit link partners requires a \nfour-pair RJ-45 cable to establish 10, 100, or 1000 Mb ps link. However, there are existing cables that \nhave only two-pairs, which are used to connect 10 Mbps and 100 Mbps Ethernet PHYs. With the \navailability of only pairs 1, 2 and 3,6, Gigabit link partners can Auto-Negotiate to 1000 Mbps, but fail \nto link. The Gigabit PHY will repeatedly go through the Auto-Negotiation but fail 1000 Mbps link and never try to link at 10 Mbps or 100 Mbps. \nWith the Marvell® downshift feature enabled, the device is able to Auto-Negotiate with another \nGigabit link partner using cable pairs 1,2 and 3,6 to downshift and link at 10 Mbps or 100 Mbps, \nwhichever is the next highest advertised speed common between the two Gigabit PHYs. \nIn the case of a three pair cable (additional pair 4,5 or 7,8 - but not both) the same downshift function \nfor two-pair cables applies. \nBy default, the downshift feature is turned off. Refer to register 16_0.14:11 which describe how to \nenable this feature and how to control the downshift algorithm parameters.\nTo enable the downshift feature, the following registers must be set:\n\uf06eRegister 16_0.11 = 1 - enables downshift\n\uf06eRegister 16_0.14:12 - sets the number of link attempts before downshifting\n                                                                                                                                                                                                                \nPHY Functional Specifications\nCRC Error Counter an d Frame Counter\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 77\n 2.9.1 Offset\nThe offset reports the offset seen at the receiver. This is a debug mode. Bits 7:0 of registers 16_5, \n17_5, 18_5, and 19_5 have no meaning. When bits 15:8 return a value of 0x80 it means there is \nzero offset. If bit 15:8 returns a value of 0x00 then the test failed.\nNote that in the maximum peak, first peak, an d sample point modes, the systematic offset is \nautomatically subtracted from the results.\n2.10 CRC Error Counter and Frame Counter\nThe CRC counter and frame counters, normally foun d in MACs, are available in the device. The \nerror counter and frame counter features are enabl ed through register writes and each counter is \nstored in eight register bits.\nRegister 18_18.2:0 controls which path the CRC checker and packet counter is counting.\nIf register 18_18.2:0 is set to 010 then the Copper receive path is checked.If register 18_18.2:0 is set to 100 then the SGMII/Fiber input path is checked.\nIf register 18_18.2:0 is set to 110 then the QSGMII input path is checked.\n2.10.1 Enabling the CRC Error Counter and Frame Counter\nTo enable the counters to count, set register 18_ 18.2:0 to a non-zero value. If the counters are \nenabled while receiving any packets, the packet may be counted as an error packet. It is \nrecommended to clear the counters after the counters are enabled.\nTo disable the counters, set register 18_18.2:0 to 000.\nTo read the CRC counter and frame counter, read register 17_18.17_18.15:8 (Frame count is stored in these bits)\n17_18.7:0 (CRC error count is stored in these bits)\nThe CRC counter and frame counter do not clear on a read command. To clear the counters, write Register 18_18.4 = 1. Th e register 18_18.4 is a self-clear bit. Disabling \nthe counters by writing register 18_18.2:0 to 000 will also reset the counters.\n2.11 Packet Generator \nThe device contains a very simple packet generator. Packet Generation (Table 160 p. 156)  lists the \ndevice Packet Generator register details. \nThe packet generator is enabled when:Register 16_18.7:5 controls which path the packet generator is connected to. \nIf register 16_18.7:5 is set to 010 then the input in to the SGMII/Fiber or the QSGMII is ignored and \nthe packet is generated onto the copper transmit path.\nIf register 16_18.7:5 is set to 100 then the copper  receiver or the QSGMII is ignored and the packet \nis generated onto the SGMII/Fiber output path.\nIf register 16_18.7:5 is set to 110 then the copper  receiver or the SGMII/Fiber is ignored and the \npacket is generated onto the QSGMII output path.\nOnce enabled, a fixed length packet of 64 or 1518 byte frame (including CRC) will be transmitted \nseparated by 12 bytes of IPG the inter-packet-gap (IPG). The length of the IPG between the packets can be programmed (by default the IPG is set to 12  bytes). The preamble length will be 8 bytes. The \npayload of the frame is either a fixed 5A, A5, 5A, A5 pattern or a pseudo random pattern. A correct \nIEEE CRC is appended to the end of the frame.  An error packet can also be generated.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 78 Document Classification: General May 5, 2017, Advance\n The registers are as follows:\n16_18.7:5 Packet generator enable. 000 = Normal operation. Else = Enable internal packet \ngenerator\n16_18.4 Packet generator trigger/status. 0 = Packet Generator is transmitting packets. 1 = \nTransmission is done. Writing ‘0’ when this bit is ‘1’ will retrigger the packet generator to send \nanother burst of packets. \n16_18.3 Packet generator self clear control. 0 = Resume normal operation after all packets are sent. \n1 = Stay in packet generator mode after all packets are sent.\n16_18.2 Payload type. 0 = Pseudo random. 1 = Fixed 5A, A5, 5A, A5,...16_18.1 Packet length. 0 = 64 bytes. 1 = 1518 bytes\n16_18.0 Error packet. 0 = Good CRC. 1 = Symbol error and corrupt CRC.\n16_18.15:8 Packet Burst Size. 0x00 = Continuous. 0x01 to 0xFF = Burst 1 to 255 packets.19_18.7:0 IPG Length + 1 (in bytes). Default is 12 bytes.\nIf register 16_18.15:8 is set to a non-zero value (to send burst packets), the register 16_18.7:5 \npacket generator behavior is controlled by register 16_18.4:3. If register 16_18.3 is set to ‘0’, register \n16_18.7:5 will self clear once the required numbers of packets are generated. Note that if register 16_18.7:5 is manually set to 0 while packets are still bursting, the bursting will cease immediately \nonce the current active packet finishes transmitting. The value in register 16_18.15:8 should not be \nchanged while register 16_18.7:5 is set to a non-zero va lue. If register 16_18.3 is set to ‘1’, register \n16_18.7:5 will retain the value and the packet generator will stay active. Normal packets that sent \ntowards the direction of the packet generator ar e transmitting will be blocked until the packet \ngenerator control is released. As an example, if th e copper packet generator is enabled, any packets \nsent from the SGMII/QSGMII to the copper interface will be blocked. Register 16_18.4 indicates the \nstatus of the packet generator transmission. When regi ster 16_18.4 is ‘1’, writing ‘0’ will trigger the \npacket generator to send another burst packets.\n2.12 MDI/MDIX Crossover\nThe device automatically determines whether or not it needs to cross over between pairs as shown \nin Table 64 on page 78  so that an external crossover cable is not required. If the device \ninteroperates with a device that cannot automatically correct for crossover, the device makes the \nnecessary adjustment prior to commencing Auto-Negotiation. If the device interoperates with a device that implements MD I/MDIX crossover, a random algorith m as described in  IEEE 802.3 clause \n40.4.4 determines which device performs the crossover. \nWhen the device interoperates with legacy 10BASE-T devices that do not implement \nAuto-Negotiation, the device follows the same al gorithm as described above since link pulses are \npresent. However, when inter operating with legacy 100BASE-TX devices that do not implement \nAuto-Negotiation (i.e. link pulses are not present), the device uses signal detect to determine \nwhether or not to crossover. \nThe auto MDI/MDIX crossover function can be disabled via register 16_0.6:5.\nThe pin mapping in MDI and MDIX modes is shown in Table 64 .\n                         \nTable 64: Media Dependent Interface Pin Mapping\nPin MDI MDIX\n1000BASE-T 100BASE-TX 10BASE-T 1000BASE-T 100BASE-TX 10BASE-T\nMDIP/N[0] BI_DA± TX± TX± BI_DB± RX± RX±\nMDIP/N[1] BI_DB± RX± RX± BI_DA± TX± TX±\nPHY Functional Specifications\nPolarity Correction\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 79\n                          \nThe MDI/MDIX status is indicated by Register 1 7_0.6. This bit indicates whether the receive pairs \n(3,6) and (1,2) are crossed over. In 1000BASE-T operation, the device can correct for crossover \nbetween pairs (4,5) and (7,8) as shown in Table 64 . However, this is not indicated by Register 17_\n0.6.\nIf 1000BASE-T link is established, pairs (1,2) and (3,6 ) crossover is reported in register 21_5.4, and \npairs (4,5) and (7,8) crossover is reported in register 21_5.5.\n2.13 Polarity Correction\nThe device automatically corrects polarity errors on the re ceive pairs in 1000BASE-T and 10BASE-T \nmodes. In 100BASE-TX mode, the polarity does not matter. \nIn 1000BASE-T mode, receiv e polarity errors are automatically  corrected based on the sequence of \nidle symbols. Once the descrambler is locked, the polarity is also locked on all pairs. The polarity \nbecomes unlocked only when the receiver loses lock.\nIn 10BASE-T mode, polarity errors are corrected based on the dete ction of validly spaced link \npulses. The detection begins during the MDI crossover detection phase and locks when the \n10BASE-T link is up. The polarity becomes unlocked when link is down. \nThe polarity correction status is indicated by Register 17_0.1. This bit indicates whether the receive \npair (3,6) is polarity reversed in MDI mode of operation. In MDIX mode of operation, the receive pair is (1,2) and Register 17_0.1 indicates whether this pair is polarity reversed. Although all pairs are \ncorrected for receive polarity reversal, Register 17_0.1 only indicates polarity reversal on the pairs \ndescribed above.\nIf 1000BASE-T link is established  register 21_5 .3:0 reports the polar ity on all 4 pairs.\nPolarity correction can be disabled by register write 1 6_0.1 = 1. Polarity will then be forced in normal \n10BASE-T mode.\n2.14 FLP Exchange Complete with No Link\nSometimes when link does not come up, it is difficult to determine whether the failure is due to the \nauto-negotiation Fast Link Pulse (FLP) not comp leting or from the 10/100/1000BASE-T link not \nbeing able to come up. \nRegister 19_0.3 is a sticky bit th at gets set to 1 whenever the FLP exchange is co mpleted but the \nlink cannot be established for some reason. Once the bit is set, it can be cleared only by reading the \nregister.\nThis bit will not be set if the FLP exchange is not completed, or if link is established.MDIP/N[2] BI_DC± unused unused BI_DD± unused unused\nMDIP/N[3] BI_DD± unused unused BI_DC± unused unusedTable 64: Media Dependent Interface Pin Mapping (Continued)\nPin MDI MDIX\n1000BASE-T 100BASE-TX 10BASE-T 1000BASE-T 100BASE-TX 10BASE-T\nNoteTable 64 assumes no crossover on PCB.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 80 Document Classification: General May 5, 2017, Advance\n 2.15 LED\nThe LED[3:0] pins can be used to drive LED pi ns. Registers 16_3, 17_3, 18_3, and 19_3 controls \nthe operation of the LED pins. LED[3:0] are used to configure the PHY per Section 2.17.1, Hardware \nConfiguration, on page 88 . After the configuration is completed, LED[3:0] will operate per this \nsection.\nThe LED[2] pin outputs either the LED[2] function or the LED[4] function. Register 19_3.14 controls \nthe selection.\nThe LED[3] pin outputs either the LED[3] function or the LED[5] function. Register 19_3.15 controls \nthe selection.\nThe LED[4] and LED[5] pins do not exist.\nIn general, 19_3.7:4 controls the LED[5] function, 19_3.3:0 controls the LED[4] function, 16_3.15:12 \ncontrols the LED[3] function, 16_3.11:8 controls the LED[2] function, 16_3.7:4 controls the LED[1] \nfunction, and 16_3.3:0 controls the LED[0] function. These are referred to single LED modes. \nHowever, there are some LED modes where LED[5:4]  function operates as a unit, LED[3:2] function \noperates as a unit and LED[1:0] operate as a unit. These are entered when 19_3.3:2 is set to 11, \n16_3.11:10 is set to 11, or 16_3.3:2 is set to 11 respectively. These are referred to as dual LED modes. In dual LED modes, register 19_3.7:4 have no meaning when 19_3.3:2 is set to 11,16_\n3.15:12 have no meaning when 16_3.11:10 is set to 11, and 16_3.7:4 have no meaning when 16_\n3.3:2 is set to 11.\nThe LED reports the status of the active media interface i.e., copper or fiber.\nFigure 26  shows the general chaining of function for the LEDs. The various functions are described \nin the following sections.\n                         \nFigure 26: LED Chain\n                         \nPulse\nStretchReceive\nActivity\nPulse\nStretchTransmit\nActivityLogicMedia \nLink \nStatus\nManual\nOverride \nand \nControlBlinkLogic\nMixLogic\nPolarity LED[1:0]\nLED[1:0] Function\nPulse\nStretchReceive\nActivity\nPulse\nStretchTransmit\nActivityLogicMedia \nLink \nStatus\nManual\nOverride \nand \nControlBlinkLogic\nMixLogic\nPolarity\nLED[3:2] Function\nPulse\nStretchReceive\nActivity\nPulse\nStretchTransmit\nActivityLogicMedia \nLink \nStatus\nManual\nOverride \nand \nControlBlinkLogic\nMixLogic\nPolarity\nLED[5:4] FunctionMux LED[3:2]\nPHY Functional Specifications\nLED\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 81\n                          \n2.15.1 LED Polarity\nThere are a variety of ways to hook up the LEDs. Some examples are shown in Figure 27 . In order \nto make things more flexible registers 19_3.11:10, 19_3.9:8, 17_3.7:6, 17_3.5:4, 17_3.3:2, and 17_\n3.1:0 specify the output polarity for the LED[5:0] function. The lower bit of each pair specified the on \n(active) state of the LED, either high or low. The upper bit of each pair specifies whether the off state of the LED should be driven to the opposite level of the on state or Hi-Z. The Hi-Z state is useful in \ncases such the LOS and INIT function where the inactive state is Hi-Z.\n                         \n                         Table 65: LED[3:2] Functional Pin Mapping\nRegister LED Pin Definition\n19_3.15 LED[3] 0 = Output LED[3]  function to LED[3] pin\n1 = Output LED[5] function to LED[3] pin\n19_3.14 LED[2] 0 = Output LED[2]  function to LED[2] pin\n1 = Output LED[4] function to LED[2] pin\nFigure 27: Various LED Hookup Configurations\n                         \nTable 66: LED Polarity\nRegister LED Function Definition\n19_3.11:10 LED[5] 00 = On - drive LED[ 5] low, Off - drive LED[5] high\n01 = On - drive LED[5] hi gh, Off - drive LED[5] low\n10 = On - drive LED[5] lo w, Off - tristate LED[5]\n11 = On - drive LED[5] high, Off - tristate LED[5]\n19_3.9:8 LED[4] 00 = On - drive LED[ 4] low, Off - drive LED[4] high\n01 = On - drive LED[4] hi gh, Off - drive LED[4] low\n10 = On - drive LED[4] lo w, Off - tristate LED[4]\n11 = On - drive LED[4] high, Off - tristate LED[4]\n17_3.7:6 LED[3] 00 = On - drive LED[ 3] low, Off - drive LED[3] high\n01 = On - drive LED[3] hi gh, Off - drive LED[3] low\n10 = On - drive LED[3] lo w, Off - tristate LED[3]\n11 = On - drive LED[3] high, Off - tristate LED[3]\n17_3.5:4 LED[2] 00 = On - drive LED[ 2] low, Off - drive LED[2] high\n01 = On - drive LED[2] hi gh, Off - drive LED[2] low\n10 = On - drive LED[2] lo w, Off - tristate LED[2] \n11 = On - drive LED[2] high, Off - tristate LED[2] Single LED -\nHigh ActiveSingle LED -\nLow ActiveThree terminal\nbi-color LED -\nHigh ActiveThree terminal\nbi-color LED -\nLow ActiveTwo terminal\nbi-color LED\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 82 Document Classification: General May 5, 2017, Advance\n 2.15.2 Pulse Stretching and Blinking\nRegister 18_3.14:12 specifies the pulse stretching duration of a particular activity. Only the transmit \nactivity, receive activity, and (transmit or receive)  activity are stretched. All other statuses are not \nstretched since they are static in nature and no stretching is required. \nSome status will require blinking instead of a solid on. Register 18_3.10:8 specifies the blink rate. \nNote that the pulse stretching is applied first and the blinking will reflect the duration of the stretched pulse. \nThe stretched/blinked output will then be mixed if needed ( Section 2.15.3, Bi-Color LED Mixing, \non page 83 ) and then inverted/Hi-Z according to the polarity described in section ( Section 2.15.1, \nLED Polarity, on page 81 )\n                         \n                                                                                                                                                                                                                17_3.3:2 LED[1] 00 = On - drive LED[ 1] low, Off - drive LED[1] high\n01 = On - drive LED[1] hi gh, Off - drive LED[1] low\n10 = On - drive LED[1] lo w, Off - tristate LED[1]\n11 = On - drive LED[1] high, Off - tristate LED[1]\n17_3.1:0 LED[0] 00 = On - drive LED[ 0] low, Off - drive LED[0] high\n01 = On - drive LED[0] hi gh, Off - drive LED[0] low\n10 = On - drive LED[0] lo w, Off - tristate LED[0]\n11 = On - drive LED[0] high, Off - tristate LED[0]Table 66: LED Polarity (Continued)\nRegister LED Function Definition\nTable 67: Pulse Stretching and Blinking\nRegister LED Function Definition\n18_3.14:12 Pulse stretch \nduration000 = No pulse stretching\n001 = 21 ms to 42 ms010 = 42 ms to 84 ms011 = 84 ms to 170 ms100 = 170 ms to 340 ms101 = 340 ms to 670 ms110 = 670 ms to 1.3s111 = 1.3s to 2.7s\n18_3.10:8 Blink Rate 000 = 42 ms\n001 = 84 ms010 = 170 ms011 = 340 ms100 = 670 ms101 to 111 = Reserved\nPHY Functional Specifications\nLED\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 83\n 2.15.3 Bi-Color LED Mixing\nIn the dual LED modes the mixing function allows the 2 colors of the LED to be mixed to form a third \ncolor. This is useful since the PHY is tri spee d and the three colors each represent one of the \nspeeds. Register 17_3.15:12 control the amount to mix in the LED[5], LED[3], and LED[1] pins. \nRegister 17_3.11:8 control the amount to mix in the LED[4], LED[2], and LED[0] pins. The mixing is \ndetermined by the percentage of time the LED is on during the active state. The percentage is \nselectable in 12.5% increments. \nNote that there are two types of bi-color LEDs: three terminal type, and two terminal type. For \nexample, the third and fourth LED block from the left in Figure 27 on page 81  illustrates three \nterminal types, and the one on the far right is the two terminal type. In the three terminal type both of \nthe LEDs can be turned on at the same time. He nce the sum of the percentage specified by 17_\n3.15:12 and 17_3.11:8 can exceed 100%. However, in the two terminal type the sum should never exceed 100% since only one LED can be turned on at any given time.\nThe mixing only applies when register 19_3.3:0, 16_3.11:8 or 16_3.3:0 are set to 11xx. There is no \nmixing in single LED modes.\n                         \nTable 68: Bi-Color LED Mixing\nRegister LED Function Definition\n17_3.15:12 LED[5], LED[3], \nLED[1] mix percentageWhen using 2 terminal bi -color LEDs the mixing \npercentage should not be set greater than 50%.0000 = 0%0001 = 12.5%..0111 = 87.5%1000 = 100%1001 to 1111 = Reserved\n17_3.11:8 LED[4], LED[2], \nLED[0] mixpercentageWhen using 2 terminal bi -color LEDs the mixing \npercentage should not be set greater than 50%.0000 = 0%0001 = 12.5%,...0111 = 87.5%1000 = 100%1001 to 1111 = Reserved\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 84 Document Classification: General May 5, 2017, Advance\n 2.15.4 Modes of Operation\nThe LED pins relay some modes of the PHY so that these modes can be displayed by the LEDs. \nMost of the single LED modes are self-explanatory fr om the register map of register 16_3. We will \ncover the non-obvious ones in this section. \n                         \nTable 69: Modes of Operation \nRegister LED Function Definition\n19_3.7:4 LED[5] Control If 19_3.3:2 is se t to 11 then 19_3.7:4 has no effect\n0000 = On - Receive, Off - No Receive0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Full-duplex, Off - Half-duplex0111 = On - Full-duplex, Blin k - Collision Off - Half-duplex\n1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\n19_3.3:0 LED[4] Control 0000 = On - Receive, Off - No Receive\n0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Full-duplex, Off - Half-duplex0111 = On - Full-duplex, Blin k - Collision Off - Half-duplex\n1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)\n16_3.15:12 LED[3] Control If 16_3.11:10 is set to 11 then 16_3.15:12 has no effect\n0000 = On - Fiber Link, Off - Else0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = Reserved0110 = On - 10 Mbps or 1000 Mbps Master, Off - Else0111 = On - Full-duplex, Off - Half-duplex1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\nPHY Functional Specifications\nLED\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 85\n 16_3.11:8 LED[2] Control 0000 = On - Link, Off - No Link\n0001 = On - Link, Blink - Activity, Off - No Link0010 = Reserved0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - 10/1000 Mbps Link, Off - Else0111 = On - 10 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)\n16_3.7:4 LED[1] Control If 16_3.3:2 is se t to 11 then 16_3.7:4 has no effect\n0000 = On - Copper Link, Off - Else0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - 100 Mbps, Link or Fiber Link, Off - Else0110 = On - 100/1000 Mbps Link, Off - Else0111 = On - 100 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\n16_3.3:0 LED[0] Control 0000 = On - Link, Off - No Link\n0001 = On - Link, Blink - Activity, Off - No Link0010 = 3 blinks - 1000 Mbps            2 blinks - 100 Mbps            1 blink - 10 Mbps            0 blink - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Copper Link, Off - Else0111 = On - 1000 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)Table 69: Modes of Operation  (Continued)\nRegister LED Function Definition\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 86 Document Classification: General May 5, 2017, Advance\n 2.15.4.1 Compound LED Modes\nCompound LED modes are defined in Table 70 . \n                         \n2.15.4.2 Speed Blink\nWhen 16_3.3:0 is set to 0010 the LED[0] pin takes on the following behavior. \nLED[0] outputs the sequence shown in Table 71  depending on the status of the link. The sequence \nconsists of 8 segments. If a 1000 Mbps link is es tablished the LED[0] outputs 3 pulses, 100 Mbps 2 \npulses, 10 Mbps 1 pulse, and no link 0 pulses. The sequence repeats over and over again indefinitely. \nThe odd numbered segment pulse duration is specif ied in 18_3.1:0. The even numbered pulse \nduration is specified in 18_3.3:2. \n                         \n                         \n2.15.4.3 Manual Override\nWhen 19_3.7:6, 19_3.3:2,16_3.15:14, 16_3.11:10, 16_3.7:6, and 16_3.3:2 are set to 10 the \nLED[5:0] are manually forced. Registers 19_3.5:4, 19_3.1:0,16_3.13:12, 16_3.9:8, 16_3.5:4, and \n16_3.1:0 then select whether the LEDs are to be on, off, Hi-Z, or blink.Table 70: Compound LED Status\nCompound Mode Description\nActivity Transmit Activity OR Receive Activity\nCopper Link 10BASE-T li nk OR 100BASE-TX Link OR 1000BASE-T Link \nLink Copper Link or Fiber Link\nTable 71: Speed Blinking Sequence\nSegment 10 Mbps 100 Mbps 1000 Mbps No Link Duration\n1 On On On Off 18_3.1:0\n2 Off Off Off Off 18_3.3:23 Off On On Off 18_3.1:0\n4 Off Off Off Off 18_3.3:2\n5 Off Off On Off 18_3.1:06 Off Off Off Off 18_3.3:2\n7 Off Off Off Off 18_3.1:0\n8 Off Off Off Off 18_3.3:2\nTable 72: Speed Blink\nRegister LED Function Definition\n18_3.3:2  Pulse Period for \neven segments00 = 84 ms\n01 = 170 ms10 = 340 ms11 = 670 ms\n18_3.1:0  Pulse Period for \nodd segments00 = 84 ms\n01 = 170 ms10 = 340 ms11 = 670 ms\nPHY Functional Specifications\nLED\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 87\n If bi-color LEDs are used, the manual override will select only one of the two colors. In order to get \nthe third color by mixing, MODE 1 and MODE 2 should be used ( Section 2.15.4.4, MODE 1, MODE \n2, MODE 3, MODE 4, on page 87 ).\n2.15.4.4 MODE 1, MODE 2, MODE 3, MODE 4\nMODE 1 to 4 are dual LED modes. These are us ed to mix a third color using bi-color LEDs. \nWhen 19_3.3:0,16_3.11:8 or 16_3.3:0 is set to 11xx then one of the 4 modes are enabled. \nMODE 1 − Solid mixed color. The mixing is discussed in Section 2.15.3, Bi-Color LED Mixing, \non page 83 .\nMODE 2 − Blinking mixed color. Th e mixing is discussed in Section 2.15.3 . The blinking is discussed \nin section Section 2.15.2, Pulse Stretching and Blinking, on page 82 .\nMODE 3 − Behavior according to Table 73 .\nMODE 4 − Behavior according to Table 74 . \nNote that MODE 4 is the same as MODE 3 except the 10 Mbps and 100 Mbps are reversed.\n                         \n                         \n2.15.5 Behavior in Various Low Power States\nWhen the PHY is in software reset, powered down, or the energy detect state, the LEDs are set to \nthe inactive state in order to save power unless overridden by the user.Table 73: MODE 3 Behavior\nStatus LED[5]\nLED[3]LED[1]LED[4]LED[2]LED[0]\n1000 Mbps Link - No Activity Off Solid On1000 Mbps Link - Activity Off Blink\n100 Mbps Link - No Activity Solid Mix Solid Mix\n100 Mbps Link - Activity Blink Mix Blink Mix10 Mbps Link - No Activity Solid On Off\n10 Mbps Link - Activity Blink Off\nNo link Off Off\nTable 74: MODE 4 Behavior\nStatus LED[5]\nLED[3]LED[1]LED[4]LED[2]LED[0]\n1000 Mbps Link - No Activity Off Solid On1000 Mbps Link - Activity Off Blink\n100 Mbps Link - No Activity Solid On Off\n100 Mbps Link - Activity Blink Off10 Mbps Link - No Acti vity Solid Mix Solid Mix\n10 Mbps Link - Activity Blink Mix Blink Mix\nNo link Off Off\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 88 Document Classification: General May 5, 2017, Advance\n If the LED[x] control (Registers 16_3.11:8, 16_3.7:4, and 16_3.3:0 is set to 10xx (forced mode) then \nthe LEDs will be forced regardless of t he power state. This allows the us er to have direct control over \nthe LEDs. Note that the LED will not BLINK when the PHY is in low power state.\nIf the LED[x] control is not set to 10xx, then the LEDs will be forced off when the PHY is in the \nsoftware reset, power down state or in the energy detect state. The off value for LED[x] is defined by \nthe setting in registers 17_3.7:6, 17_3.5:4, 17_3.3:2, 17_3.1:0, 19_3.11:10, and 19_3.9:8.\nWhen the PHY is in the powered up state and not in the energy detect state, the LED[x] will operate \nnormally.\n2.16 Interrupt\nThe INTn pin supports the interrupt function. INTn is active low.\nRegisters 18_0, 18_1, 18_2, 18_4, and 26_6.7 are the Interrupt Enable registers.\nRegisters 19_0, 19_1, 19_2, 19_4, and 26_6.6 are the Interrupt Status registers.\nRegisters 23_0 is the Interrupt Status summary regi sters. Register 23_0 lists the ports that have \nactive interrupts. Register 23_0 provides a quick way to isolate the interrupt so that the MAC or \nswitch does not have to poll register 19 for all ports. Reading register 23_0 does not de-assert the \nINTn pin. Note that register 23_0 can be access ed by reading register 23_0 using the PHY address \nof any of the four ports.\nThe various pages of register 18 and 26_6.7 are used to select the interrupt events that can activate \nthe interrupt pin. The interrupt pin will be activa ted if any of the selected events on any page of \nregister 18 or 26_6.7 occurs.\nIf a certain interrupt event is not enabled for the INTn pin, it will still be indicated by the \ncorresponding Interrupt status bits if the interrupt event occurs. The unselected events will not cause \nthe INTn pin to be activated.\n2.17 Configuring the Device\nThe device can be configured two ways:\n\uf06eHardware configuration strap options (unmanaged applications)\n\uf06eMDC/MDIO register writes (managed applications)\nAll hardware configuration options can be overwr itten by software except PHYADR[4:2] and PHY_\nORDER.\n2.17.1 Hardware Configuration\nAfter the deassertion of  RESETn the device will be hardware configured.\nThe device is configured through the CONFIG[3:0] pins and CLK_SEL[1:0]. \nCLK_SEL[1:0] are used to select the reference clock input option. See Section 2.18, Reference \nClock, on page 95  for details.\nEach CONFIG[3:0] pin is used to configure 4 bits. The 4-bit value is set depending on what is \nconnected to the CONFIG pins soon after the deassertion of hardware reset. The 4-bit mapping is shown in Table 75 .\n                         \nTable 75: Four Bit Mapping\nPin Bit 3, 2,1,0\nVSS 0000\nP0_LED[1] 0001\nPHY Functional Specifications\nConfiguring the Device\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 89\n The 4 bits for each CONFIG pin is mapped as shown in Table 76 .\n                         \nEach bit in the configuration is defined as shown in Table 77 .\n                         P0_LED[2] 0010\nP0_LED[3] 0011P1_LED[0] 0100P1_LED[1] 0101P1_LED[2] 0110P1_LED[3] 0111P2_LED[0] 1000P2_LED[1] 1001P2_LED[2] 1010P2_LED[3] 1011P3_LED[0] 1100P3_LED[1] 1101P3_LED[2] 1110VDDO 1111P0_LED[0] ReservedP3_LED[3] Reserved\nTable 76: Configuration Mapping\nPin Bit3 Bit 2 Bit1 Bit 0\nCONFIG[0] PHY_ORDER PHYAD[4] PHYAD[3] PHYAD[2]\nCONFIG[1] SEL_MS ENA_PAUSE C_ANEG[1] C_ANEG[0]CONFIG[2] S_ANEG, Q_ANEG ENA_XC DIS_SLEEP PDOWN\nCONFIG[3] Reserved (Set to 0) MODE[2] MODE[1] MODE[0]Table 75: Four Bit Mapping (Continued)\nPin Bit 3, 2,1,0\nTable 77: Device Configuration Definition\nBits Definition Register Affected\nPHYAD[4:2] PHY Address Bits 4:2 NonePHY_ORDER 0 = PHYAD[1:0] is set as follows: Port 0 - 00, Port 1 - 01, \nPort 2 - 10, Port 3 - 11None\n1 = PHYAD[1:0] is set as follow s: Port 0 - 11, Port 1 - 10, \nPort 2 - 01, Port 3 - 00\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 90 Document Classification: General May 5, 2017, Advance\n C_ANEG[1:0] 00 = Advertise 1000BASE-T /1000BASE-X Full-Duplex Only 4_0.8: 5 = 0000, 9_0.8 = 0, 4_1.6:5 = 01\n01 = Advertise 1000BASE-T /1000BASE-X Full and \nHalf-Duplex Only4_0.8:5 = 0000, 9_0.8 = 1, 4_1.6:5 = 11\n10 = Advertise All Ca pabilities Except \n1000BASE-T/1000BASE -X Half-Duplex4_0.8:5 = 1111, 9_0.8 = 0, 4_1.6:5 = 01\n11 = Advertise All Capabilities 4_0.8:5 = 1111, 9_0.8 = 1, 4_1.6:5 = 11\nENA_PAUSE 0 = Do Not Advertise Pause and A symmetric Pause 4_0.11:10 = 00, 4_1.8:7 = 00\n1 = Advertise Pause and Asymmetric Pause 4_0.11:10 = 11, 4_1.8:7 = 11\nPDOWN 0 = Default Power Up Port See Table 78 on page 91\n1 = Default Power Down Port See Table 78 on page 91\nDIS_SLEEP 0 = Default Energy Detect On 16_0.9:8 = 11\n1 = Default Energy Detect Off 16_0.9:8 = 00\nENA_XC 0 = Default Disable Auto-Crossover 16_0.6 = 0\n1 = Default Enable Auto-Crossover 16_0.6 = 1\nSEL_MS 0 = Prefer Slave 9_0.11:10 = 00\n1 = Prefer Master 9_0.11:10 = 11\nMODE[2:0] 000 = QSGMII (System) to Copper 20_18.2:0 = 000\n001 = SGMII (System) to Copper 20_18.2:0 = 001010 = QSGMII (System) to 1000BASE-X 20_18.2:0 = 010011 = Reserved100 = Reserved101 = Reserved110 = Reserved111 = Reserved\nS_ANEG 0 = SGMII/1000BASE-X Au to-Negotiations Off 0_1.12 = 0\n1 = SGMII/1000BASE-X Auto-N egotiations On 0_1.12 = 1\nQ_ANEG 0 = SGMII Auto-Negotiations on QSGMII Off 0_4.12 = 0\n1 = SGMII Auto-Negotiations on QSGMII On 0_4.12 = 1Table 77: Device Configurat ion Definition (Continued)\nBits Definition Register Affected\nPHY Functional Specifications\nConfiguring the Device\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 91\n                          \n2.17.2 Software Configuratio n - Management Interface\nThe management interface provides access to the internal registers via the MDC and MDIO pins \nand is compliant with IEEE 802.3 Clause 22 and Clause 45 MDIO protocol. MDC is the management \ndata clock input and, it can run from DC to a maximum rate of 12.5 MHz. At high MDIO fanouts the maximum rate may be decreased depending on the output loading. MDIO is the management data \ninput/output and is a bi-directional si gnal that runs synchronously to MDC. \nThe MDIO pin requires a pull-up resistor in a ra nge from 1.5 kohm to 10 kohm that pulls the MDIO \nhigh during the idle and turnaround. \nPHY address is configured during the hardware reset sequence. Refer to Section 2.17.1, Hardware \nConfiguration, on page 88  for more information on how to configure PHY addresses. \nAll the required serial management registers are implemented as well as several optional registers. \nA description of the registers can be found in the Register Description. \n2.17.2.1 Clause 22 MDC/MDIO  Management Interface\nTypical read and write operations on the management interface are shown in Figure 28  and \nFigure 29 . \n                         Table 78: PDOWN Register Setting as a Function of MODE[2:0]\nMODE[2:0] PDOWN 0_0.11 0_1.11 0_4.11\nxxx 0 0 0 0\n0 0 0 11000 0 1 1100\n0 1 0 1010\n0 1 1 10101 0 0 1010\n1 0 1 1001\n1 1 0 1110111 1 1 1 0\nFigure 28: Typical MDC/MDIO Read Operation\n                         \nMDC\nMDIO\n(STA)0110 A4 A3 A2 A1 A0 R4 R3 R2 R1 R0\n0D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0Z\nMDIO\n(PHY)\nIDLE STARTOPCODE\n(Read)PHY Address Register Address TA Register Data IDLE\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 92 Document Classification: General May 5, 2017, Advance\n                          \nTable 79  is an example of a read operation.\n                         \n2.17.2.2 Extended Register Access\nThe IEEE defines only 32 registers address space for the PHY. In or der to extend the number of \nregisters address space available a paging mechanism is used. Register 22 bits 7 to 0 are used to \nspecify the page. There is no paging for registers 22. \nIn this document, the short hand used to specify the registers take the form register_page.bit:bit, \nregister_page.bit, register.bit:bit, or register.bit. \nFor example: \nRegister 16 page 2 bits 5 to 2 is specified as 16_2.5:2. \nRegister 16 page 2 bits 5 is specified as 16_2.5. It takes four MDIO write commands to write the same register to the same value on all 4 ports. \nRegister 22.15:14 can be used to selectively ignore PHYAD[4:2] and PHYAD[1:0] as shown in Table 80  so that the same register address can be written to all four ports in one MDIO write \ncommand. PHYAD[4:0] will still be decoded for read commands.\nCare must be taken to setup multiple port write. To enable the concurrent write access write register \n22 four times in a row with bit 14 set to 1 – once to each PHYAD[4:0]. The values written on all 16 \nbits must be the same otherwise unpredictable behavior will occur. \nOnce the four write commands to register 22 are i ssued, all subsequent writes will be concurrent to \nall ports including writes to register 22. \nConcurrent write access will continue as long as every write to register 22 sets 22.14 to 1. \nTo disable concurrent write access simply write register 22.14 to 0. Figure 29: Typical MDC/MDIO Write Operation\n                         \nMDC\nMDIO\n(STA)0101 A4 A3 A2 A1 A0 R4 R3 R2 R1 R0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nIDLE STARTOPCODE\n(Write)PHY Address Register Address TA Register Data10\nIDLE\nTable 79: Serial Management Interface Protocol\n32-Bit\nPreambleStart of Frame OpCodeRead = 10Write = 015-BitPHY DeviceAddress5-BitPHY RegisterAddress(MSB)2-BitTurnaroundRead = z0Write = 1016-BitData Field Idle\n11111111 01 10 01100 0 0000 z0 0001001100000000 1111 1111\nPHY Functional Specifications\nConfiguring the Device\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 93\n                          \n2.17.2.3 Clause 45 MDC/MDIO Ma nagement Interface (XMDIO)\nClause 45 provides extension of Clause 22 MDC/MDIO management interface to access more \ndevice registers while retaining its logical compat ibility of the frame forma t. Clause 22 uses frame \nformat with “Start of Frame” code of ‘01’ while Clause 45 uses frame format with “Start of Frame” \ncode of ‘00’. The extensions for Clause 45 MDIO indirect register accesses are specified in Table 81 .\n                         \nClause 45 MDIO implements a 16-bit address register  that stores the address of the register to be \naccessed. For an address cycle, it  contains the address of the re gister to be accessed on the next \ncycle. For read, write, post-read  increment-address cycles, the field contains the data for the \nregister. At power up and reset, the contents of the register are undefined. Write, read, and \npost-read-increment-address frames access the addres s register, though write and read frames do \nnot modify the contents of the address register.\n2.17.2.4 Clause 45 Access to Clause 22 Registers\nClause 22 registers space can also be access thro ugh the Clause 45 MDIO protocol. All of the \nClause 22 registers are mapped into Clause 45 De vice Address (DEVAD) 3 v endor specific register \nspace (0x8000 – 0x9FFF). The Clause 22 registers are mapped as the following:\nC45_REGAD[15:0] = {3b’100, P22[7:0], C22_REGAD[4:0]}  \nWhere:\nP22[7:0] – Clause 22 register 22 paging\nC22_REGAD[4:0] – Clause 22 REGAD[4:0]C45_REGAD[15:0] – Clause 45 REGAD[15:0]Table 80: Page Address\nRegister Function Setting Mode HW \nRstSW Rst\n22.15 Ignore \nPHYAD[4:2]0 = Use PHYAD[4:2] to decode write commands\n1 = Ignore PHYAD[4:2] to decode write commandsR/W 0 Retain\n22.14 Ignore \nPHYAD[1:0]0 = Use PHYAD[1:0] to decode write commands\n1 = Ignore PHYAD[1:0] to decode write commandsR/W 0 Retain\n22.13:8 Reserved 00000000 RO 0 0\n22.7:0 Page select \nfor registers 0 to 21, 23 to 28Page Number R/W 00 Retain\nTable 81: Extensions for Management Frame Format for Indirect Access\nFrame 32-bit \nPreambleStart of Frame Opcode 5-bit PHY Address \n(MSB)Device \nAddress2-bit Turnaround 16-bit ADRESS/DATA Field Idle\nAddress 1..1 00 00 PPPPP DDDDD 10 AAAAAAAAAAAAAAAA Z\nWrite 1..1 00 01 PPPPP DDDDD 10 DDDDDDDDDDDDDDDD ZRead 1..1 00 11 PPPPP DDDDD Z0 DDDDDDDDDDDDDDDD ZRead \nIncrement1..1 00 10 PPPPP DDDDD Z0 DDDDDDDDDDDDDDDD Z\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 94 Document Classification: General May 5, 2017, Advance\n                          \n2.17.2.5 Preamble Suppression\nThe device is permanently progra mmed for preamble suppression. A minimum of one idle bit is \nrequired between operations. \n                                                                                                                                                                                                                Table 82: Clause 45 Access to Clause 22 Registers Example\nClause 22 Registers Clause 45 Registers\nPage Register Address Device Address Register Address\n0x0 0x4 0x3 0x8004 (3b’100, 8b’0000 0000, 5b’00100)\n0x1 0x11 (Register 17) 0x3 0x8031 (3b’100, 8b’0000 0000, 5b’10001)\n0x12 0x14 (Register 20) 0x3 0x8254 (3b’100, 8b’0001 0010, 5b’10100)\nPHY Functional Specifications\nReference Clock\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 95\n 2.18 Reference Clock\nThe device can use a 25 MHz crystal, 25 MHz oscillator, 125 MHz single-ended clock, \n25/125/156.25MHz differential clock as reference clock. REF_CLKP/N are LVDS differential inputs \nwith an internal 100 ohm differential termination resistor and internal ac-coupling. The connection to \nthe reference clock pins are shown in Table 83 . The reference frequency used must be indicated by \nthe CLK_SEL[1:0] pins.\n                         \nWhen using a 25/125/156.25 MHz diff clock, the REF_CLKP/N inputs are used instead of XTAL_IN/XTAL_OUT.\n                         \n                                                                                                                                                                                                                Table 83: Reference Clock Pin Connections\nReference \nSourceCLK_SEL[1:0] XTAL_IN XTAL_OUT REF_CLKP REF_CLKN\n25 MHz \nCrystal11 Connect to \nCrystalConnect to \nCrystalLeave Floating Leave Floating\n25 MHz \nOscillator11 Connect to \nDriverLeave \nFloatingLeave Floating Leave Floating\n25 MHz \nDifferential10 Leave \nFloatingLeave \nFloatingConnect to \nDriverConnect to \nDriver\n125 MHz \nDifferential01 Leave \nFloatingLeave \nFloatingConnect to \nDriverConnect to \nDriver\n125 MHz\nSingle-ended01 Leave \nFloatingLeave \nFloatingConnect to \nDriver0.1 μf cap to \nground\n156.25 MHz \nDifferential00 Leave \nFloatingLeave \nFloatingConnect to \nDriverConnect to \nDriver\nNoteIn order to meet the QSGMII transmit and receive jitter specifications, a 125 MHz or \n156.25 MHz reference clock input is required. The 25 MHz reference clock input option should not be used for applications using the QSGMII.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 96 Document Classification: General May 5, 2017, Advance\n 2.19 Power Supplies\nThe device requires three power supplies: 1.0V, 1.8V, and 3.3V. If 2.5V I/Os are required (e.g., JTAG \nor MDC/MDIO pins), then a fourth supply of 2.5V  will be required. The VDDOM can operate at 1.2V.\nIf VDDO is 2.5V, then I/Os are not 3.3V tolerant. For I/Os to be 3.3V tolerant, VDDO must be 3.3V. \n2.19.1 AVDD33\nAVDD33 is used as 3.3V analog supply.\n2.19.2 AVDD18\nAVDD18 is used as the 1.8V analog supply.\n2.19.3 VDDC\nVDDC is used as the 1.8V XTAL_IN/OUT supply. The XTAL_IN/OUT pins are not 3.3V or 2.5V \ntolerant.\nRefer to the ‘Oscillator Level Shifting’ (MV-S301630-00) application note for details on how to \nconvert a 2.5V/3.3V clock source to 1.8V clock. \n2.19.4 DVDD\nDVDD is used for the digital logic. DVDD is the 1.0V digital supply.\n2.19.5 VDDOL\nVDDOL supplies the digita l I/O pins for RESETn1, LED, CONFIG, and INTn. \nV18_L should be tied to VSS if the VDDOL voltage is  set to 2.5V or 3.3V.\nV18_L should be floating if the VDDOL voltage is set to 1.8V.\n2.19.6 VDDOR\nVDDOR supplies the digital I/O pins for TDO, TDI, TMS, TCK, TRST, REF_CLKP/N, or CLK_\nSEL[1:0]. \nV18_R should be tied to VSS if the VDDO R voltage is set to 2.5V or 3.3V.\nV18_R should be floating if the VDDOR voltage is set to 1.8V.For the 88E1543, VDDOR is 2.5V or 3.3V.\nFor the 88E1545, VDDOR is 2.5V or 3.3V.\n                                                                                                                                                                                                                \n1. When VDDOL = 3.3V, the RESETn pin can operate at 2.5V level. See Table 177 on page 169  for details.\nPHY Functional Specifications\nPower Supplies\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 97\n 2.19.7 VDDOM\nVDDOM supplies the digital I/O pins for MDC, MDIO, and TEST.\nV12_EN should be tied to VSS if the V DDOM voltage is set to 2.5V or 3.3V.\nV12_EN should be floating if the VDDOM voltage is set to 1.2V or 1.8V\nFor the 88E1543, VDDOM is 2.5V or 3.3V.For the 88E1545, VDDOM is 1.2V or 1.8V.\n2.19.8 Power Supply Sequencing\nOn power-up, no special power supply sequencing is required.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 98 Document Classification: General May 5, 2017, Advance\n 3 PHY Register Description\nThe device supports both Clause 22 MDIO register  access protocol and Clause 45 XMDIO register \naccess protocol. The device also supports Clause 22 MDIO access to registers in Clause 45 XMDIO space using Page 0 register 13 and 14.\nTable 84  below defines the register types used in the register map.\n                         \nFor all binary equations appearing in the register map, the symbol | is equal to a binary OR \noperation.Table 84: Register Types\nType Description\nC Clear after read.\nLH Register field with la tching high function. If status is high, then the register is set to one and remains set until \na read operation is performed through the management interface or a reset occurs.\nLL Register field with latching low functi on. If status is low, then the register  is cleared to zero and remains zero \nuntil a read operation is performed through th e management interface or a reset occurs.\nRetain The register value is retained after software reset is executed.\nRES Reserved for future use. All reserved bi ts are read as zero unless otherwise noted.\nRO Read only. ROS Read only, Set high after read.\nROC Read only clear. After read, register field is cleared. \nR/W This bit or these bits must be read and left unchanged when performing a write.\nRWR Read/Write clear on read. All field bits are readable and writable. After rese t, register field is cleared to 0.\nRWS Read/Write set. All field bits are r eadable and writable. After reset, regist er field is set to a non-zero value \nspecified in the text.\nSC Self-Clear. Writing a one to this register causes t he desired function to be immediately executed, then the \nregister field is automatic ally cleared to zero when the function is complete.\nUpdate Value written to the regi ster field doesn’t take effect until soft reset is executed.\nWO Write only. Reads to this type of register field return undefined data.\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 99\n 3.1 PHY MDIO Register Description\nThe IEEE defines only 32 registers address space for the PHY. In or der to extend the number of \nregisters address space available a paging mechanism is used. Register 22 bits 7 to 0 are used to \nspecify the page. There is no paging for register 22. \nIn this document, the short hand used to specify the registers take the form register_page.bit:bit, \nregister_page.bit, register.bit:bit, or register.bit. \nFor example: \nRegister 16 page 2 bits 5 to 2 is specified as 16_2.5:2. \nRegister 16 page 2 bits 5 is specified as 16_2.5. Register 2 bit 3 to 0 is specified as 2.3:0. \nNote that in this context the setting of the page register (register 22) has no effect.\nRegister 2 bit 3 is specified as 2.3. \nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 100 Document Classification: General May 5, 2017, Advance\n                          \nFigure 30: Device Register Map Summary - Page 0 - Page 7\n                         \n01234567\nCopper Adv SGMII MAC Ctrl/Status LED QSGMII Advanced VCT Pakcet Gen/Chk Cable Diagnostics\n0Copper Control \nRegisterFiber Control \nRegisterQSGM II C o ntro l \nRegister\n1Copper Status \nRegisterFiber Status \nRegisterQSGM II Status \nRegister\n2 P H Y Identifier 1 P H Y Identifier 1\n3 P H Y Identifier 2 P H Y Identifier 2\n4Copper Auto-\nNegotiation \nAd ver ti seme nt \nRegisterFiber Auto-\nNegotiation \nA dvertisement \nRegisterQSGM II A uto -\nNegotiation \nAd ve r ti seme nt \nRegister\n5Copper Link \nP artner A bility \nRegister - Base \nPa geFiber Link Partner \nA bility RegisterQSGM II Link  \nP artner A bility \nRegister\n6Copper Auto-\nNegotiation \nExpansion \nRegisterFiber Auto-\nNego taitio n \nExpansion \nRegisterQSGM II A uto -\nNegotiation \nExpansion \nRegister\n7Copper Next Page \nTransmit RegisterFiber Next Page \nTransmit Register\n8Copper Link \nP artner Next Page \nRegisterFiber Link Partner \nNext P age \nRegister\n91 000BA SE-T \nControl Register\n101 000BA SE-T \nStatus Register\n11\n12\n13MM D access \ncontrol register\n14MM D access \nAddress/Data \nregister\n15Extended Status \nRegisterExtended Status \nRegister\n16Copper Specific \nControl Register 1Fiber Specific \nControl Register 1M A C Specific \nControl Register 1LED[3:0] Function \nControl RegisterQSGM II Specific \nControl RegisterAdvanced VCT TX \nto  M D I[0] R x \nCo uplingPa cke t \nGenerationPHY Cabl e \nDiagnostics Pair 0 \nLength\n17Copper Specific \nStatus Register 1Fiber Specific \nStatus RegisterLED[3:0] P olarity \nControl RegisterQSGM II Specific \nStatus RegisterAdvanced VCT TX \nto  M D I[1 ] R x \nCo uplingCRC CountersPHY Cabl e \nDiagnostics Pair 1  \nLength\n18Copper Specific \nInterrupt Enable \nRegisterFiber Specific \nInterrupt Enable \nRegisterM A C Specific \nInterrupt Enable \nRegisterLED Timer \nControl RegisterQSGM II Specific \nInterrupt Enable \nRegisterChecker ControlPHY Cabl e \nDiagnostics Pair 2 \nLength\n19Copper Interrupt \nStatus RegisterFiber I nterrupt \nStatus RegisterLED[5:4] Function \nControl and \nPolarity RegisterQSGM II Interrupt \nStatus RegisterCopper Port \nP acket Generator \nIP G C o ntro lPHY Cabl e \nDiagnostics Pair 3 \nLength\n20Copper Specific \nControl Register 2QSGMI I  RX_ER \nByte Capture1 000B ASE-T Pair \nSkew RegisterPHY Cabl e \nDiagnostics \nResults\n21Copper Specific \nReceive Error \nCounterFiber Specific \nReceive Error \nCounterM A C Specific \nControl Register 2QSGM II Specific \nReceive Error \nCounter1 000BA SE-T P air \nSwap and PolarityPHY Cabl e \nDiagnostics \nControl\n22\n23Global Interrupt \nStatusPRBS Control PRBS ControlAdvance VCT \nControlLate Co llisio n \nCounters 1  & 2\n24PRBS Err or  \nCounter LSBPRBS Er ror  \nCounter LSBA dvanced VCT \nSample P o int \nDistanceLate Co llisio n \nCounters 3 & 4\n25PRBS Err or  \nCounter MSBPRBS Er ror  \nCounter M SBA dvanced VCT \nCross Pair \nPositive \nThresholdLate Co llisio n \nWindo w A djustAdvanced VCT \nCross Pair \nNegative \nThreshold\n26Fiber Specific \nControl Register 2QSGM II Global \nControl Register 1A dvanced VCT \nSame Pair \nImpedance \nPositive \nThreshold 0 and 1M isc TestAdvanced VCT \nSame Pair \nImpedance \nNegative \nThreshold 0 and 1\n27QSGM II Global \nControl Register 2A dvanced VCT \nSame Pair \nImpedance \nPositive \nThreshold 2 and 3Advanced VCT \nSame Pair \nImpedance \nNegative \nThreshold 2 and 3\n28A dvanced VCT \nSame Pair \nImpedance \nPositive \nThreshold 4 and \nTransmit P ulse \nControlAdvanced VCT \nSame Pair \nImpedance \nNegative \nThreshold 4\n29\n30\n31P age Address\nRegister Address\nPage Address\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 101\n                          \nFigure 31: Device Register Map Summary - Page 8 - Page 255\n                         \n8 9 10,11 12 13 14 15 16 17 18 19 20 21 to 254 255\nCommon\n0EEE Co ntrol \nRegi ster 1Factory Test \nModes\n1EEE Co ntrol \nRegi ster 2Factory Test \nModes\n2EEE Co ntrol \nRegi ster 3Factory Test \nModes\n3 Factory Test \nModes\n4Factory Test \nModes\n5Factory Test \nModes\n6Factory Test \nModes\n7Factory Test \nModes\n8Factory Test \nModes\n9Factory Test \nModes\n10Factory Test \nModes\n11Factory Test \nModes\n12Factory Test \nModes\n13Factory Test \nModes\n14Factory Test \nModes\n15Factory Test \nModes\n16Packet \nGenerationFactory Test \nModes\n17 CRC CountersFactory Test \nModes\n18Factory Test \nModes\n19Packet Gen erator \nIPG ControlFactory Test \nModes\n20General Control \nRegi ster 1Factory Test \nModes\n21Factory Test \nModes\n22\n23 Factory Test \nModes\n24Factory Test \nModes\n25Link Di sconnect \nCount Factory Test \nModes\n26RX_ER byte \ncaptureFactory Test \nModes\n27 Factory Test \nModes\n28 Factory Test \nModes\n29\n3031Page Addr essPage AddressRegist er Address\nFactory Test \nModes\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 102 Document Classification: General May 5, 2017, Advance\n                          \nTable 85: Register Map\nRegister Name Register Address Table and Page\nCopper Control Register Page 0, Register 0 Table 86, p. 104\nCopper Status Register Page 0, Register 1 Table 87, p. 106\nPHY Identifier 1 Page 0, Register 2 Table 88, p. 107\nPHY Identifier 2 Page 0, Register 3 Table 89, p. 107\nCopper Auto-Negotiation Advertisement Register Page 0, Register 4 Table 90, p. 108\nCopper Link Partner Abil ity Register - Base Page Page 0, Register 5 Table 91, p. 110\nCopper Auto-Negotiati on Expansion Register Page 0, Register 6 Table 92, p. 111\nCopper Next Page  Transmit Register Page 0, Register 7 Table 93, p. 112\nCopper Link Partner Next Page Register Page 0, Register 8 Table 94, p. 113\n1000BASE-T Control Register Page 0, Register 9 Table 95, p. 113\n1000BASE-T Status Register Page 0, Register 10 Table 96, p. 114\nMMD Access Control Register Page 0, Register 13 Table 97, p. 115\nMMD Access Address/Data Register Page 0, Register 14 Table 98, p. 115\nExtended Status Register Page 0, Register 15 Table 99, p. 116\nCopper Specific C ontrol Register 1 Page 0, Register 16 Table 100, p. 116\nCopper Specific St atus Register 1 Page 0, Register 17 Table 101, p. 117\nCopper Specific Inte rrupt Enable Register Page 0, Register 18 Table 102, p. 118\nCopper Interrupt Status Register Page 0, Register 19 Table 103, p. 120\nCopper Specific C ontrol Register 2 Page 0, Register 20 Table 104, p. 121\nCopper Specific Receive Error Counter Register Page 0, Register 21 Table 105, p. 121\nPage Address Page Any, Register 22 Table 106, p. 121\nGlobal Interrupt Status Page 0, Register 23 Table 107, p. 122\nFiber Control Register Page 1, Register 0 Table 108, p. 122\nFiber Status Register Page 1, Register 1 Table 109, p. 124\nPHY Identifier Page 1, Register 2 Table 110, p. 125\nPHY Identifier Page 1, Register 3 Table 111, p. 125\nFiber Auto-Negotiation Advertisement Register - \n1000BASE-X Mode (Register 16_1.1:0 = 01)Page 1, Register 4 Table 112, p. 126\nFiber Auto-Negotiation Advertisement Register - SGMII \n(System mode) (Register 16_1.1:0 = 10)Page 1, Register 4 Table 113, p. 127\nFiber Auto-Negotiation Advertisement Register - SGMII \n(Media mode) (Regist er 16_1.1:0 = 11)Page 1, Register 4 Table 114, p. 128\nFiber Link Partner Ability Register - 1000BASE-X Mode \n(Register 16_1.1:0 = 01)Page 1, Register 5 Table 115, p. 128\nFiber Link Partner Ability Re gister - SGMII (System mode) \n(Register 16_1.1:0 = 10)Page 1, Register 5 Table 116, p. 129\nFiber Link Partner Ability Register - SGMII (Media mode) \n(Register 16_1.1:0 = 11)Page 1, Register 5 Table 117, p. 129\nFiber Auto-Negotiation Expansion Register Page 1, Register 6 Table 118, p. 130\nFiber Next Page Transmit Register Page 1, Register 7 Table 119, p. 131\nFiber Link Partner Next Page Register Page 1, Register 8 Table 120, p. 132\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 103\n Extended Status Register Page 1, Register 15 Table 121, p. 132\nFiber Specific Control Register 1 Page 1, Register 16 Table 122, p. 132\nFiber Specific Status Register Page 1, Register 17 Table 123, p. 133\nFiber Interrupt Enable Register Page 1, Register 18 Table 124, p. 134\nFiber Interrupt Status Register Page 1, Register 19 Table 125, p. 135\nFiber Receive Error Counter Register Page 1, Register 21 Table 126, p. 136\nPRBS Control Page 1, Register 23 Table 127, p. 136\nPRBS Error Counter LSB Page 1, Register 24 Table 128, p. 137\nPRBS Error Counter MSB Page 1, Register 25 Table 129, p. 137\nFiber Specific Control Register 2 Page 1, Register 26 Table 130, p. 137\nMAC Specific Cont rol Register 1 Page 3, Register 16 Table 131, p. 138\nMAC Specific Cont rol Register 2 Page 2, Register 21 Table 132, p. 138\nLED[3:0] Function Control Register Page 3, Register 16 Table 133, p. 139\nLED[3:0] Polarity  Control Register Page 3, Register 17 Table 134, p. 140\nLED Timer Control Register Page 3, Register 18 Table 135, p. 141\nLED[5:4] Function Control and Polarity Register Page 3, Register 19 Table 136, p. 142\nQSGMII Control Register Page 4, Register 0 Table 137, p. 143\nQSGMII Status Register Page 4, Register 1 Table 138, p. 144\nQSGMII Auto-Negotiation Adve rtisement Register - SGMII \n(System mode) (Register 16_4.0 = 0)Page 4, Register 4 Table 139, p. 145\nQSGMII Link Partner Ability Register - SGMII (System \nmode) Mode (Register 16_4.0 = 0)Page 4, Register 5 Table 140, p. 145\nQSGMII Link Partner Ability Register - SGMII (Media mode) \nMode (Register 16_4.0 = 1)Page 4, Register 5 Table 141, p. 146\nQSGMII Auto-Negotiation Expansion Register Page 4, Register 6 Table 142, p. 147\nQSGMII Specific Control Register 1 Page 4, Register 16 Table 143, p. 147\nQSGMII Specific Status Register Page 4, Register 17 Table 144, p. 148\nQSGMII Interrupt Enable Register Page 4, Register 18 Table 145, p. 149\nQSGMII Interrupt Status Register Page 4, Register 19 Table 146, p. 150\nQSGMII Receive Error Counter Register Page 4, Register 21 Table 147, p. 150\nPRBS Control Page 4, Register 23 Table 148, p. 150\nPRBS Error Counter LSB Page 4, Register 24 Table 149, p. 151\nPRBS Error Counter MSB Page 4, Register 25 Table 150, p. 151\nQSGMII Global Control Register 1 Page 4, Register 26 Table 151, p. 151\nQSGMII Global Control Register 2 Page 4, Register 27 Table 152, p. 152\n1000BASE-T Pair Skew Register Page 5, Register 20 Table 153, p. 153\n1000BASE-T Pair Swap and Polarity Page 5, Register 21 Table 154, p. 153\nCopper Port Packet Generation Page 6, Register 16 Table 155, p. 153\nCopper Port CRC Counters Page 6, Register 17 Table 156, p. 154\nChecker Control Page 6, Register 18 Table 157, p. 155\nCopper Port Packet Ge nerator IPG Control Page 6, Register 19 Table 158, p. 155Table 85: Register Map (Continued)\nRegister Name Register Address Table and Page\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 104 Document Classification: General May 5, 2017, Advance\n Misc Test Page 6, Register 26 Table 159, p. 155\nPacket Generation Page 18, Register 16 Table 160, p. 156\nCRC Counters Page 18, Register 17 Table 161, p. 156\nChecker Control Page 18, Register 18 Table 162, p. 157\nPacket Generator IPG Control Page 18, Register 19 Table 163, p. 157\nGeneral Control Register 1 Page 18, Register 20 Table 164, p. 158Table 85: Register Map (Continued)\nRegister Name Register Address Table and Page\nTable 86: Copper Control Register\nPage 0, Register 0\nBits Field Mode HW Rst SW Rst Description\n15 Copper Reset R/W, SC 0x0 SC Copper Software Reset. Affects pages 0, 2, 3, 5, and 7.\nWriting a 1 to this bit causes  the PHY state machines to be \nreset. When the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.  1 = PHY reset0 = Normal operation\n14 Loopback R/W 0x0 0x0 When loopback is activa ted, the transmitter  data presented \non TXD is looped back to RXD internally. Link is broken \nwhen loopback is enabled. L oopback speed is determined \nby Registers 21_2.2:0.1 = Enable Loopback0 = Disable Loopback\n13 Speed Select \n(LSB)R/W 0x0 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.A write to this register bit does not take effect until any one of the following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationBit 6, 1311 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 105\n 12 Auto-Negotiation \nEnableR/W 0x1 Update Changes to this bit are disruptive to the normal operation.\nA write to this register bit does not take effect until any one of the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationIf Register 0_0.12 is set to 0 and speed is manually forced to 1000 Mbps in Registers 0.13 and 0.6, then Auto-Negotiation will still be enabled and only 1000BASE-T \nfull-duplex is advertised if re gister 0_0.8 is set to 1, and \n1000BASE-T half-duplex is adver tised if 0.8 is set to 0. \nRegisters 4.8:5 and 9.9:8 ar e ignored. Auto-Negotiation is \nmandatory per IEEE for proper opera tion in 1000BASE-T.                          \n1 = Enable Auto-Negotiation Process0 = Disable Auto-Negotiation Process\n11 Power Down R/W See Descr Retain Power down is c ontrolled via register 0_0.11 and 16_0.2.  \nBoth bits must be set to 0 before the PHY will transition from power down to normal operation.When the port is switched from power down to normal operation, software reset and restart Auto-Negotiation are \nperformed even when bits Reset (0_0.15) and Restart Auto-Negotiation (0_0.9) are not set by the user.Upon hardware reset this bit takes on the value of PDOWN \nand (MODE[2:0] = 00x or 11x)1 = Power down0 = Normal operation\n10 Isolate RO 0x0 0x0 This bit has no effect.\n9 Restart Copper \nAuto-NegotiationR/W, SC 0x0 SC Auto-Negotiation automatic ally restarts after hardware or \nsoftware reset regardless of w hether or not t he restart bit \n(0_0.9) is set.1 = Restart Auto-Negotiation Process0 = Normal operation\n8 Copper Duplex \nModeR/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.A write to this register bit does not take effect until any one of the following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operation1 = Full-duplex0 = Half-duplex\n7 Collision Test RO 0x0 0x0 This bit has no effect.Table 86: Copper Control Register (Continued)\nPage 0, Register 0\nBits Field Mode HW Rst SW Rst Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 106 Document Classification: General May 5, 2017, Advance\n 6 Speed Selection \n(MSB)R/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.A write to this register bit does not take effect until any one of the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationbit 6, 1311 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n5:0 Reserved RO Always \n000000Always\n 000000ReservedTable 86: Copper Control Register (Continued)\nPage 0, Register 0\nBits Field Mode HW Rst SW Rst Description\nTable 87: Copper Status Register\nPage 0, Register 1\nBits Field Mode HW Rst SW Rst Description\n15 100BASE-T4 RO Always 0 Always 0 100BASE-T4. \nThis protocol is not available.0 = PHY not able to  perform 100BASE-T4\n14 100BASE-X \nFull-DuplexRO Always 1 Always 1 1 = PHY able to perform full-duplex 100BASE-X\n13 100BASE-X \nHalf-DuplexRO Always 1 Always 1 1 = PHY able to  perform half-du plex 100BASE-X\n12 10  Mbps \nFull-DuplexRO Always 1 Always 1 1 = PHY able to perform full -duplex 10BASE-T\n11 10  Mbps \nHalf-DuplexRO Always 1 Always 1 1 = PHY able to perform half- duplex 10BASE-T\n10 100BASE-T2 \nFull-DuplexRO Always 0 Always 0 This protocol is not available.\n0 = PHY not able to perform full-duplex \n9 100BASE-T2 \nHalf-DuplexRO Always 0 Always 0 This protocol is not available.\n0 = PHY not able to perform half-duplex \n8 Extended Status RO Always 1 Always 1 1 = Exte nded status information in Register 15\n7 Reserved RO Always 0 Always 0 Reserved\n6 MF Preamble \nSuppressionRO Always 1 Always 1 1 = PHY accepts management frames with preamble \nsuppressed\n5 Copper \nAuto-Negotiation CompleteRO 0x0 0x0 1 = Auto-Negotiation process complete\n0 = Auto-Negotiation process not complete\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 107\n 4 Copper Remote \nFaultRO,LH 0x0 0x0 1 = Remote fault condition detected\n0 = Remote fault condition not detected\n3 Auto-Negotiation \nAbilityRO Always 1 Always 1 1 = PHY abl e to perform Auto-Negotiation\n2 Copper Link \nStatusRO,LL 0x0 0x0 This register bit indicate s when link was lost since the last \nread. For the current link status , either read this register \nback-to-back or read Register 17_0.10 Link Real Time.1 = Link is up0 = Link is down\n1 Jabber Detect RO,LH 0x0 0x0 1 = Jabber condition detected\n0 = Jabber condition not detected\n0 Extended \nCapabilityRO Always 1 Always 1 1 = Ex tended register capabilitiesTable 87: Copper Status Register (Continued)\nPage 0, Register 1\nBits Field Mode HW Rst SW Rst Description\nTable 88: PHY Identifier 1\nPage 0, Register 2\nBits Field Mode HW Rst SW Rst Description\n15:0 Organizationally \nUnique Identifier Bit 3:18RO 0x0141 0x0141 Marvell\n® OUI is 0x005043\n0000 0000 0101 0000 0100 0011\n^                                            ^bit 1....................................bit 24\nRegister 2.[15:0]  show bits 3 to 18 of the OUI.\n0000000101000001\n^                          ^bit 3...................bit18\nTable 89: PHY Identifier 2\nPage 0, Register 3\nBits Field Mode HW Rst SW Rst Description\n15:10 OUI LSb RO Always \n000011Always \n000011Organizationally Unique Identifier bits 19:24\n 00 0011^.........^bit 19...bit24\n9:4 Model \nNumberRO Always \n101010Always \n101010Model Number \n101010\n3:0 Revision Number RO See Descr See \nDescrRev Number\nSee relevant product Release Notes for details.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 108 Document Classification: General May 5, 2017, Advance\n Table 90: Copper Auto-Negotiation Advertisement Register\nPage 0, Register 4\nBits Field Mode HW Rst SW Rst Description\n15 Next Page R/W 0x0 Update A write to this regist er bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.If 1000BASE-T is advertised then the required next pages are automatically transmitted. Register 4.15 should be set \nto 0 if no additional next pages are needed.1 = Advertise0 = Not advertised\n14 Ack RO Always 0 Always 0 Must be 0.\n13 Remote Fault R/W 0x0 Update A write to this regi ster bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.1 = Set Remote Fault bit0 = Do not set Remote Fault bit\n12 Reserved R/W 0x0 Update Reserved\n11 Asymmetric \nPauseR/W See Descr. Update A write to this register  bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operation\nCopper link goes down.\nUpon hardware reset this bit  takes on the value of ENA_\nPAUSE.1 = Asymmetric Pause0 = No asymmetric Pause\n10 Pause R/W See Descr. Update A write to this regi ster bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.Upon hardware reset this bit takes on the value of ENA_PAUSE.1 = MAC PAUSE implemented0 = MAC PAUSE not implemented\n9 100BASE-T4 R/W 0x0 Retain 0 = Not capable of 100BASE-T4\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 109\n 8 100BASE-TX \nFull-DuplexR/W See Descr. Update A write to this register  bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.If register 0_0.12 is set to 0 and speed is manually forced to 1000 Mbps in Registers 0_0.13 and 0_0.6, then Auto-Negotiation will still be enabled and only 1000BASE-T \nfull-duplex is advertised if re gister 0_0.8 is set to 1, and \n1000BASE-T half-duplex is advertised if 0_0.8 set to 0. Registers 4_0.8:5 and 9_0.9:8 are ignored. \nAuto-Negotiation is mandatory per IEEE for proper operation in 1000BASE-T.Upon hardware reset this bit takes on the value of C_ANEG[1].1 = Advertise0 = Not advertised\n7 100BASE-TX \nHalf-DuplexR/W See Descr. Update A write to this register  bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.If register 0_0.12 is set to 0 and speed is manually forced to 1000 Mbps in Registers 0.13 and 0.6, then Auto-Negotiation will still be enabled and only 1000BASE-T \nfull-duplex is advertised if re gister 0_0.8 is set to 1, and \n1000BASE-T half-duplex is advertised if 0.8 set to 0. Registers 4.8:5 and 9.9:8 ar e ignored. Auto-Negotiation is \nmandatory per IEEE for pr oper operation in  1000BASE-T.\nUpon hardware reset this bit takes on the value of C_ANEG[1].1 = Advertise0 = Not advertisedTable 90: Copper Auto-Negotiation Advertisement Register (Continued)\nPage 0, Register 4\nBits Field Mode HW Rst SW Rst Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 110 Document Classification: General May 5, 2017, Advance\n 6 10BASE-TX \nFull-DuplexR/W See Descr. Update A write to this register  bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.If register 0_0.12 is set to 0 and speed is manually forced to 1000 Mbps in Registers 0_0.13 and 0_0.6, then Auto-Negotiation will still be enabled and only 1000BASE-T \nfull-duplex is advertised if re gister 0_0.8 is set to 1, and \n1000BASE-T half-duplex is advertised if 0_0.8 set to 0. Registers 4_0.8:5 and 9_0.9:8 are ignored. \nAuto-Negotiation is mandatory per IEEE for proper operation in 1000BASE-T.Upon hardware reset this bit takes on the value of C_ANEG[1].1 = Advertise0 = Not advertised\n5 10BASE-TX \nHalf-DuplexR/W See Descr. Update A write to this register  bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.If register 0_0.12 is set to 0 and speed is manually forced to 1000 Mbps in Registers 0_0.13 and 0_0.6, then Auto-Negotiation will still be enabled and only 1000BASE-T \nfull-duplex is advertised if re gister 0_0.8 is set to 1, and \n1000BASE-T half-duplex is advertised if 0_0.8 set to 0. Registers 4_0.8:5 and 9_0.9:8 are ignored. \nAuto-Negotiation is mandatory per IEEE for proper operation in 1000BASE-T.Upon hardware reset this bit takes on the value of C_ANEG[1].1 = Advertise0 = Not advertised\n4:0 Selector Field R/W 0x01 Retain Selector Field mode\n00001 = 802.3Table 90: Copper Auto-Negotiation Advertisement Register (Continued)\nPage 0, Register 4\nBits Field Mode HW Rst SW Rst Description\nTable 91: Copper Link Partner Ability Register - Base Page\nPage 0, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Next Page RO 0x0 0x0 Received Code Word Bit 15\n1 = Link partner capable of next page0 = Link partner not capable of next page\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 111\n 14 Acknowledge RO 0x0 0x0 Acknowledge\nReceived Code Word Bit 141 = Link partner received link code word0 = Link partner does not have Next Page ability\n13 Remote Fault RO 0x0 0x0 Remote Fault\nReceived Code Word Bit 131 = Link partner detected remote fault0 = Link partner has not detected remote fault\n12 Technology Ability \nFieldRO 0x0 0x0 Received Code Word Bit 12\n11 Asymmetric \nPauseRO 0x0 0x0 Received Code Word Bit 11\n1 = Link partner requests asymmetric pause0 = Link partner does not request asymmetric pause\n10 Pause Capable RO 0x0 0x0 Received Code Word Bit 10\n1 = Link partner is capable of pause operation0 = Link partner is not capable of pause operation\n9 100BASE-T4 \nCapabilityRO 0x0 0x0 Received Code Word Bit 9\n1 = Link partner is  100BASE-T4 capable\n0 = Link partner is not 100BASE-T4 capable\n8 100BASE-TX \nFull-Duplex CapabilityRO 0x0 0x0 Received Code Word Bit 8\n1 = Link partner is 100BA SE-TX full-duplex capable\n0 = Link partner is not 100B ASE-TX full-duplex capable\n7 100BASE-TX \nHalf-Duplex CapabilityRO 0x0 0x0 Received Code Word Bit 7\n1 = Link partner is 100BA SE-TX half-duplex capable\n0 = Link partner is not 100B ASE-TX half-duplex capable\n6 10BASE-T \nFull-Duplex CapabilityRO 0x0 0x0 Received Code Word Bit 6\n1 = Link partner is 10BAS E-T full-duplex capable\n0 = Link partner is not 10BASE-T full-duplex capable\n5 10BASE-T \nHalf-Duplex CapabilityRO 0x0 0x0 Received Code Word Bit 5\n1 = Link partner is 10B ASE-T half-duplex capable\n0 = Link partner is not 10BASE-T half-duplex capable\n4:0 Selector Field RO 0x00 0x00 Selector Field\nReceived Code Word Bit 4:0Table 91: Copper Link Partner Ability Register - Base Page (Continued)\nPage 0, Register 5\nBits Field Mode HW Rst SW Rst Description\nTable 92: Copper Auto-Negotiation Expansion Register\nPage 0, Register 6\nBits Field Mode HW Rst SW Rst Description\n15:5 Reserved RO 0x000 0x000 Reserved.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 112 Document Classification: General May 5, 2017, Advance\n 4 Parallel Detection \nFaultRO,LH 0x0 0x0 Register 6_0.4 is not valid until the Auto-Negotiation \ncomplete bit (Reg 1_0.5) indicates completed.\n1 = A fault has been detected via the Parallel Detection \nfunction0 = A fault has not been detected via the Parallel Detection function\n3L i n k  \nPartner Next page AbleRO 0x0 0x0 Register 6_0.3 is not valid until the Auto-Negotiation \ncomplete bit (Reg 1_0.5) indicates completed.\n1 = Link Partner is Next Page able\n0 = Link Partner is  not Next Page able\n2 Local Next Page \nAbleRO 0x1 0x1 Register 6_0.2 is not valid until the Auto-Negotiation \ncomplete bit (Reg 1_0.5) indicates completed.\n1 = Local Device is Next Page able\n0 = Local Device is not Next Page able\n1 Page Received RO, LH 0x0 0x0 Register 6_0.1 is not valid until the Auto-Negotiation \ncomplete bit (Reg 1_0.5) indicates completed.\n1 = A New Page has been received\n0 = A New Page has not been received\n0L i n k  \nPartner Auto-Negotiation Able RO 0x0 0x0 Register 6_0.0 is not valid until the Auto-Negotiation \ncomplete bit (Reg 1_0.5) indicates completed.\n1 = Link Partner is Auto-Negotiation able\n0 = Link Partner is not Auto-Negotiation ableTable 92: Copper Auto-Negotiation Expansion Register (Continued)\nPage 0, Register 6\nBits Field Mode HW Rst SW Rst Description\nTable 93: Copper Next Page Transmit Register\nPage 0, Register 7\nBits Field Mode HW Rst SW Rst Description\n15 Next Page R/W 0x0 0x0 A write to register  7_0 implicitly sets a variable in the \nAuto-Negotiation state mach ine indicating that the next \npage has been loaded. Link fail will clear Reg 7_0.Transmit Code Word Bit 15\n14 Reserved RO 0x0 0x0 Reserved13 Message Page \nModeR/W 0x1 0x1 Transmit Code Word Bit 13\n12 Acknowledge2 R/W 0x0 0x0 T ransmit Code Word Bit 12\n11 Toggle RO 0x0 0x0 Transmit Code Word Bit 1110:0 Message/\nUnformatted FieldR/W 0x001 0x001 Transmit Code Word Bit 10:0\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 113\n Table 94: Copper Link Partner Next Page Register\nPage 0, Register 8\nBits Field Mode HW Rst SW Rst Description\n15 Next Page RO 0x0 0x0 Received Code Word Bit 15\n14 Acknowledge RO 0x0 0x0 Received Code Word Bit 14\n13 Message Page RO 0x0 0x0 Received Code Word Bit 1312 Acknowledge2 RO 0x0 0x0 Received Code Word Bit 12\n11 Toggle RO 0x0 0x0 Received Code Word Bit 11\n10:0 Message/\nUnformatted FieldRO 0x000 0x000 Received Code Word Bit 10:0\nTable 95: 1000BASE-T Control Register\nPage 0, Register 9\nBits Field Mode HW Rst SW Rst Description\n15:13 Test Mode R/W 0x0 Retain TX _CLK comes from the RX_CLK  pin for jitter testing in \ntest modes 2 and 3. After exit ing the test mode, hardware \nreset or software reset (Regist er 0_0.15) should be issued \nto ensure normal operation. A restart of Auto-Negotiation \nwill clear these bits.000 = Normal Mode001 = Test Mode 1 - Transmit Waveform Test010 = Test Mode 2 - Transmit Jitter Test (MASTER mode)011 = Test Mode 3 - Transmi t Jitter Test (SLAVE mode)\n100 = Test Mode 4 - Transmit Distortion Test101, 110, 111 = Reserved\n12 MASTER/SLAVE \nManual Configuration EnableR/W 0x0 Update A write to this register bit does not take effect until any of \nthe following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.1 = Manual MASTER/SLA VE configuration\n0 = Automatic MASTER/SLAVE configuration\n11 MASTER/SLAVE\nConfiguration ValueR/W See Descr. Update A write to this register bit does not take effect until any of \nthe following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.Upon hardware reset this bit takes on the value of SEL_\nMS.1 = Manual configure as MASTER0 = Manual configure as SLAVE\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 114 Document Classification: General May 5, 2017, Advance\n 10 Port Type R/W See Descr. Update A write to this re gister bit does not take effect until any of \nthe following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.Register 9_0.10 is ignored if Register 9_0.12 is equal to 1.\nUpon hardware reset this bit takes on the value of  SEL_MS.1 = Prefer multi-port device (MASTER)0 = Prefer single port device (SLAVE)\n9 1000BASE-T \nFull-DuplexR/W 0x1 Update A write to this register bit does not take effect until any of \nthe following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationLink goes down1 = Advertise0 = Not advertised\n8 1000BASE-T \nHalf-DuplexR/W See Descr. Update A write to this register bit does not take effect until any of \nthe following also occurs:Software reset is asserted (Register 0_0.15)Restart Auto-Negotiation is  asserted (Register 0_0.9)\nPower down (Register 0_0.11 , 16_0.2) transitions from \npower down to normal operationCopper link goes down.Upon hardware reset this bit takes on the value of C_ANEG[0].1 = Advertise0 = Not advertised\n7:0 Reserved R/W 0x00 Retain ReservedTable 95: 1000BASE-T Control Register (Continued)\nPage 0, Register 9\nBits Field Mode HW Rst SW Rst Description\nTable 96: 1000BASE-T Status Register\nPage 0, Register 10\nBits Field Mode HW Rst SW Rst Description\n15 MASTER/SLAVE\nConfiguration FaultRO,LH 0x0 0x0 This register bit will clear on read.\n1 = MASTER/SLAVE config uration fault detected\n0 = No MASTER/SLAVE conf iguration fault detected\n14 MASTER/SLAVE\nConfiguration ResolutionRO 0x0 0x0 1 = Local PHY confi guration resolved to MASTER\n0 = Local PHY configuration resolved to SLAVE\n13 Local Receiver \nStatusRO 0x0 0x0 1 = Local Receiver OK\n0 = Local Receiver is Not OK\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 115\n 12 Remote Receiver \nStatusRO 0x0 0x0 1 = Remote Receiver OK\n0 = Remote Receiver Not OK\n11 Link Partner \n1000BASE-T Full-Duplex CapabilityRO 0x0 0x0 1 = Link Partner is ca pable of 1000BASE-T full-duplex\n0 = Link Partner is not capable of 1000BASE-T full-duplex\n10 Link Partner \n1000BASE-T Half-Duplex CapabilityRO 0x0 0x0 1 = Link Partner is ca pable of 1000BAS E-T half-duplex\n0 = Link Partner is not capa ble of 1000BASE-T half-duplex\n9:8 Reserved RO 0x0 0x0 Reserved\n7:0 Idle Error Count RO, SC 0x00 0x 00 MSB of Idle Error Counter\nThese register bits report the id le error count since the last \ntime this register was read. The counter pegs at 11111111 and will not roll over.Table 96: 1000BASE-T Status Register (Continued)\nPage 0, Register 10\nBits Field Mode HW Rst SW Rst Description\nTable 97: MMD Access Control Register\nPage 0, Register 13\nBits Field Mode HW Rst SW Rst Description\n15:14 Function R/W 0x0 0x0 15:14\n11= Data, post increment on writes only10= Data, post increment on reads and writes01= Data, no post increment00= Address\n13:5 Reserved RO 0x000 0x000 Reserved\n4:0 DEVAD RO 0x00 0x00 Device address\nTable 98: MMD Access Address/Data Register\nPage 0, Register 14\nBits Field Mode HW Rst SW Rst Description\n15:0 Address Data R/W 0x0000 0x0000 If 13.15:14  = 00, MMD DEVAD’s address register.\nOtherwise, MMD DEVADís data r egister as indi cated by the \ncontents of its address register\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 116 Document Classification: General May 5, 2017, Advance\n Table 99: Extended Status Register\nPage 0, Register 15\nBits Field Mode HW Rst SW Rst Description\n15 1000BASE-X \nFull-DuplexRO Always 0 Always 0 0 = not 1000BASE-X full-duplex capable\n14 1000BASE-X \nHalf-DuplexRO Always 0 Always 0 0 = not 1000BASE-X half-duplex capable\n13 1000BASE-T \nFull-DuplexRO Always 1 Always 1 1 =1000BASE-T full-duplex capable\n12 1000BASE-T \nHalf-DuplexRO Always 1 Always 1 1 =1000BASE-T half-duplex capable\n11:0 Reserved RO 0x000 0x000 Reserved\nTable 100: Copper Specific Control Register 1\nPage 0, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:10 Reserved Reserved.\n9:8 Energy Detect R/W See Descr. Update Upon hardware reset both bits takes on the inverted value \nof DIS_SLEEP.0x = Off10 = Sense only on Receive (Energy Detect)11 = Sense and periodically transmit NLP (Energy Detect+TM)\n7 Reserved Reserved.6:5 MDI Crossover \nModeR/W See Descr. Update Changes to these bi ts are disruptive to the normal \noperation; therefore, any ch anges to these registers must \nbe followed by a software reset to take effect.Upon hardware reset bits  defaults as follows:\nENA_XC    Bits 6:5   0              01   1              1111 = Enable automatic crossover for all modes10 = Reserved01 = Manual MDIX  configuration\n00 = Manual MDI configuration\n4 Reserved R/W 0x0 Retain Reserved\n3 Reserved Reserved.\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 117\n 2 Power Down R/W 0x0 Retain Power down is cont rolled via register 0_0.11 and 16_0.2.  \nBoth bits must be set to 0 before the PHY will transition from power down to normal operation.When the port is switched from power down to normal operation, software reset and restart Auto-Negotiation are \nperformed even when bits Reset (0_0.15) and Restart Auto-Negotiation (0_0.9) are not set by the user.1 = Power down0 = Normal operation\n1 Polarity Reversal \nDisableR/W 0x0 Retain If polarity is disabled , then the polarity is forced to be \nnormal in 10BASE-T. 1 = Polarity Reversal Disabled0 = Polarity Reversal EnabledThe detected polarity status is shown in Register 17_0.1,\nor in 1000BASE- T mode, 21_5.3:0.\n0 Disable Jabber R/W 0x0 Retain Jabber has ef fect only in 10BASE- T half-duplex mode.\n1 = Disable jabber function0 = Enable jabber functionTable 100: Copper Specific Control Register 1 (Continued)\nPage 0, Register 16\nBits Field Mode HW Rst SW Rst Description\nTable 101: Copper Specific Status Register 1\nPage 0, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:14 Speed RO 0x2 Retain These status bits are valid only after resolved bit 17_0.11 = \n1. The resolved bit is se t when Auto-Negotiation is \ncompleted or Auto-Negotiation is disabled.11 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n13 Duplex RO 0x0 Retain This status bit is va lid only after resolved bit 17_0.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.1 = Full-duplex0 = Half-duplex\n12 Page Received RO, LH 0x0 0x0 1 = Page received\n0 = Page not received\n11 Speed and \nDuplex ResolvedRO 0x0 0x0 When Auto-Negotiation is not enabled 17_0.11 = 1. \n1 = Resolved0 = Not resolved\n10 Copper Link (real \ntime)RO 0x0 0x0 1 = Link up\n0 = Link down\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 118 Document Classification: General May 5, 2017, Advance\n 9 Transmit Pause \nEnabled RO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_0.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.1 = Transmit pause enabled0 = Transmit pause disable\n8 Receive Pause \nEnabledRO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_0.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.1 = Receive pause enabled0 = Receive pause disabled\n7 Reserved RO 0x0 0x0 Reserved\n6 MDI Crossover \nStatusRO 0x1 Retain This status bit is valid only after resolved bit 17_0.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled . This bit is 0 or 1 depending \non what is written to 16.6:5 in manual configuration mode. \nRegister 16.6:5 are updat ed with software reset. \n1 = MDIX0 = MDI\n5 Reserved Reserved.\n4 Copper Energy \nDetect StatusRO 0x0 0x0 1 = Sleep\n0 = Active\n3 Global Link Status RO 0x0 0 x0 1 = Copper link is up\n0 = Copper link is down\n2 Reserved Reserved.1 Polarity (real \ntime)RO 0x0 0x0 1 = Reversed\n0 = NormalPolarity reversal can be dis abled by writing to Register\n16_0.1. In 1000BASE-T mode, polarity of all pairs are\nshown in Register 21_5.3:0.\n0 Jabber (real time) RO 0x0 0x0 1 = Jabber\n0 = No jabberTable 101: Copper Specific Status Register 1 (Continued)\nPage 0, Register 17\nBits Field Mode HW Rst SW Rst Description\nTable 102: Copper Specific Interrupt Enable Register\nPage 0, Register 18\nBits Field Mode HW Rst SW Rst Description\n15 Auto-Negotiation \nError Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 119\n 14 Speed Changed \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n13 Duplex Changed\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n12 Page Received\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n11 Auto-Negotiation \nCompleted Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n10 Link Status \nChangedInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n9 Symbol Error\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n8 False  Carrier \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n7 Reserved R/W 0x0 Retain Reserved\n6 MDI Crossover \nChangedInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n5 Downshift \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n4 Copper Energy \nDetectInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n3 FLP Exchange \nComplete but no \nLink Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n2 Reserved Reserved.\n1 Polarity Changed \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n0 Jabber Interrupt \nEnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disableTable 102: Copper Specific Interrupt Enable Register (Continued)\nPage 0, Register 18\nBits Field Mode HW Rst SW Rst Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 120 Document Classification: General May 5, 2017, Advance\n Table 103: Copper Interrupt Status Register\nPage 0, Register 19\nBits Field Mode HW Rst SW Rst Description\n15 Copper Auto-\nNegotiation ErrorRO,LH 0x0 0x0 An error is said to occur if MASTER/SLAVE does not \nresolve, parallel detect fault,  no common HCD, or link does \nnot come up after negotiation is completed.1 = Auto-Negotiation Error0 = No Auto-Negotiation Error\n14 Copper Speed \nChangedRO,LH 0x0 0x0 1 = Speed changed\n0 = Speed not changed\n13 Copper Duplex \nChangedRO,LH 0x0 0x0 1 = Duplex changed\n0 = Duplex not changed\n12 Copper Page \nReceivedRO,LH 0x0 0x0 1 = Page received\n0 = Page not received\n11 Copper Auto-\nNegotiation CompletedRO,LH 0x0 0x0 1 = Auto-Negotiation completed\n0 = Auto-Negotiation not completed\n10 Copper Link \nStatus ChangedRO,LH 0x0 0x0 1 = Link status changed\n0 = Link status not changed\n9 Copper Symbol \nErrorRO,LH 0x0 0x0 1 = Symbol error\n0 = No symbol error\n8 Copper False \nCarrierRO,LH 0x0 0x0 1 = False carrier\n0 = No false carrier\n7 Reserved RO Always 0 Always 0 Reserved6M D I\nCrossoverChangedRO,LH 0x0 0x0 1 = Crossover changed\n0 = Crossover not changed\n5 Downshift \nInterrupt RO,LH 0x0 0x0 1 = Downshift detected\n0 = No down shift\n4 Copper Energy \nDetect ChangedRO,LH 0x0 0x0 1 = Energy Detect state changed\n0 = No Energy Detect state change detected\n3 FLP Exchange \nComplete but no LinkRO,LH 0x0 0x0 1 = FLP Exchange Completed but Link Not Established\n0 = No Event Detected\n2 DTE power \ndetection status changed interruptRO,LH 0x0 0x0 1 = DTE power detection status changed\n0 = No DTE power detection status change detected\n1 Polarity Changed RO,LH 0x0 0 x0 1 = Polarity Changed\n0 = Polarity not changed\n0 Jabber RO,LH 0x0 0x0 1 = Jabber\n0 = No jabber\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 121\n Table 104: Copper Specific Control Register 2\nPage 0, Register 20\nBits Field Mode HW Rst SW Rst Description\n15:8 Reserved R/W 0x000 Retain Reserved\n7:4 Reserved Reserved.\n3 Reverse \nMDIP/N[3] Transmit PolarityR/W 0x0 Retain 1 = Reverse Transmit Polarity\n0 = Normal Transmit Polarity\n2 Reverse \nMDIP/N[2] Transmit PolarityR/W 0x0 Retain 1 = Reverse Transmit Polarity\n0 = Normal Transmit Polarity\n1 Reverse \nMDIP/N[1] Transmit PolarityR/W 0x0 Retain 1 = Reverse Transmit Polarity\n0 = Normal Transmit Polarity\n0 Reverse \nMDIP/N[0] Transmit PolarityR/W 0x0 Retain 1 = Reverse Transmit Polarity\n0 = Normal Transmit Polarity\nTable 105: Copper Specific Receive Error Counter Register\nPage 0, Register 21\nBits Field Mode HW Rst SW Rst Description\n15:0 Receive Error \nCountRO, LH 0x0000 Retain Counter will peg at 0xFFFF and will not roll over.\nBoth False carrier and symbol errors are reported.\nTable 106: Page Address\nPage Any, Register 22\nBits Field Mode HW Rst SW Rst Description\n15 Ignore \nPHYAD[4:2]R/W 0x0 Retain 1 = Ignore PHYAD[ 4:2] to decode write commands\n0 = Use PHYAD[4:2] to decode write commands\n14 Ignore \nPHYAD[1:0]R/W 0x0 Retain 1 = Ignore PHYAD[ 1:0] to decode write commands\n0 = Use PHYAD[1:0] to decode write commands\n13:8 Reserved RO 0x00 0x00 Reserved\n7:0 Page select for \nregisters 0 to 28R/W 0x00 Retain Page Number\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 122 Document Classification: General May 5, 2017, Advance\n Table 107: Global Interrupt Status\nPage 0, Register 23\nBits Field Mode HW Rst SW Rst Description\n15:4 Reserved RO 0x000 0x000 Reserved\n3:0 Port X Interrupt RO 0x0 0x0 1 = Interrupt active on port X\n0 = No interrupt active on port X\nTable 108: Fiber Control Register\nPage 1, Register 0\nBits Field Mode HW Rst SW Rst Description\n15 Fiber Reset R/W 0x0 SC Fiber Software Reset. Affects page 1.\nWriting a 1 to this bit causes  the PHY state machines to be \nreset. When the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.1 = PHY reset0 = Normal operation\n14 Loopback R/W 0x0 0x0 When loopback is activa ted, the transmitter  data presented \non TXD of the internal bus is looped back to RXD of the \ninternal bus. Link is broken when loopback is enabled. Loopback speed is determined by the mode the device is in.1000BASE-X - loopback is always in 1000Mbps.100BASE-FX - loopback is always in 100Mbps.1 = Enable Loopback0 = Disable Loopback\n13 Speed Select \n(LSB)RO, R/W 0x0 Retain If register  16_1.1:0 (MODE[1:0]) = 00 then this bit is always \n1.If register 16_1.1:0 (MODE[1:0]) = 01 then this bit is always \n0.If register 16_1.1:0 (MODE[1:0]) = 10 then this bit is 1 when \nthe PHY is at 100 Mbps, else it is 0.If register 16_1.1:0 (MODE[1:0]) = 11 then this bit is R/W.\nbit 6,1310 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n12 Auto-Negotiation \nEnableR/W See Descr Retain If the value of this bi t is changed, the link will be broken and \nAuto-Negotiation RestartedThis bit has no effect when in 100BASE-FX mode\nWhen this bit gets set/reset, Au to-negotiation is restarted \n(bit 0_1.9 is set to 1).On hardware reset this bit takes on the value of S_ANEG\n1 = Enable Auto-Negotiation Process0 = Disable Auto-Negotiation Process\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 123\n 11 Power Down R/W See Descr 0x0 When the port is switched from power down to normal \noperation, software reset and restart Auto-Negotiation are \nperformed even when bits Reset (0_1.15) and Restart Auto-Negotiation (0_1.9) are not set by the user.On hardware reset, bit 0_1.11  takes on the value of \nPDOWN and (MODE[2:0] = 01x or 11x or 100)1 = Power down0 = Normal operation\n10 Isolate RO 0x0 0x0 This function is not supported\n9 Restart Fiber \nAuto-NegotiationR/W, SC 0x0 SC Auto-Negotiation automat ically restarts after hardware, \nsoftware reset (0_1.15) or change in auto-negotiation enable (0_1.12) regardless of w hether or not the restart bit \n(0_1.9) is set.The bit is set when Auto-negot iation is Enabled or Disabled \nin 0_1.121 = Restart Auto-Negotiation Process0 = Normal operation\n8 Duplex Mode R/W 0x1 Retain Writing this bit has no effect unless one of the following \nevents occur:Software reset is asserted (Register 0_1.15)Restart Auto-Negotiation is  asserted (Register 0_1.9)\nAuto-Negotiation Enable  changes (Register 0_1.12)\nPower down (Register 0_1.11) transitions from power down \nto normal operation1 = Full-duplex0 = Half-duplex\n7 Collision Test RO 0x0 0x0 This bit has no effect.\n6 Speed Selection \n(MSB)RO, R/W 0x1 Retain If register  16_1.1:0 (MODE[1:0]) = 00 then this bit is always \n0.If register 16_1.1:0 (MODE[1:0]) = 01 then this bit is always \n1.\nIf register 16_1.1:0 (MODE[1:0]) = 10 then this bit is 1 when \nthe PHY is at 1000 Mbps, else it is 0.If register 16_1.1:0 (MODE[1:0]) = 11 then this bit is R/W.\nbit 6,1310 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n5:0 Reserved RO Always \n000000Always\n000000ReservedTable 108: Fiber Control Register (Continued)\nPage 1, Register 0\nBits Field Mode HW Rst SW Rst Description\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 124 Document Classification: General May 5, 2017, Advance\n Table 109: Fiber Status Register\nPage 1, Register 1\nBits Field Mode HW Rst SW Rst Description\n15 100BASE-T4 RO Always 0 Always 0 100BASE-T4. \nThis protocol is not available.0 = PHY not able to  perform 100BASE-T4\n14 100BASE-X \nFull-DuplexRO See Descr See \nDescrIf register 16_1.1:0 (MODE[1:0]) = 00 then this bit is 1, else \nthis bit is 0.bit 6,131 = PHY able to perform full duplex 100BASE-X\n0 = PHY not able to perform full duplex 100BASE-X\n13 100BASE-X \nHalf-DuplexRO See Descr See \nDescrIf register 16_1.1:0 (MODE[1:0]) = 00 then this bit is 1, else \nthis bit is 0.bit 6,131 = PHY able to perform half-duplex 100BASE-X\n0 = PHY not able to perform half-duplex 100BASE-X\n12 10 Mbps Full \nDuplexRO Always 0 Always 0 0 = PHY not able  to perform full-duplex 10BASE-T\n11 10 Mbps \nHalf-DuplexRO Always 0 Always 0 0 = PHY not able  to perform half-duplex 10BASE-T\n10 100BASE-T2 \nFull-DuplexRO Always 0 Always 0 This protocol is not available.\n0 = PHY not able to perform full-duplex \n9 100BASE-T2 \nHalf-DuplexRO Always 0 Always 0 This protocol is not available.\n0 = PHY not able to perform half-duplex \n8 Extended Status RO Always 1 Always 1 1 = Exte nded status information in Register 15\n7 Reserved RO Always 0 Always 0 Reserved6M F  \nPreamble SuppressionRO Always 1 Always 1 1 = PHY accepts management frames with preamble \nsuppressed\n5F i b e r  A u t o -\nNegotiation CompleteRO 0x0 0x0 1 = Auto-Negotiation process complete\n0 = Auto-Negotiation process not completeBit is not set when link is up due of Fiber Auto-negotiation Bypass or if  Auto-negotiation is disabled.\n4 Fiber Remote \nFaultRO,LH 0x0 0x0 1 = Remote fault condition detected\n0 = Remote fault condition not detectedThis bit is always 0 in SGMII modes.\n3 Auto-\nNegotiation AbilityRO See Descr See \nDescrIf register 16_1.1:0 (MODE[1:0]) = 00 then this bit is 0, else \nthis bit is 1.bit 6,131 = PHY able to perf orm Auto-Negotiation\n0 = PHY not able to perform Auto-Negotiation\n2 Fiber Link Status RO,LL 0x0 0x0 This register bi t indicates when link wa s lost since the last \nread. For the current link status , either read this register \nback-to-back or read Register 17_1.10 Link Real Time.1 = Link is up0 = Link is down\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 125\n 1 Reserved RO,LH Always 0 Always 0 Reserved\n0 Extended \nCapabilityRO Always 1 Always 1 1 = Ex tended register capabilitiesTable 109: Fiber Status Register (Continued)\nPage 1, Register 1\nBits Field Mode HW Rst SW Rst Description\nTable 110: PHY Identifier\nPage 1, Register 2\nBits Field Mode HW Rst SW Rst Description\n15:0 Organizationally \nUnique Identifier Bit 3:18RO 0x0141 0x0141 Marvell\n® OUI is 0x005043\n0000 0000 0101 0000 0100 0011\n^                                            ^bit 1....................................bit 24\nRegister 2.[15:0]  show bits 3 to 18 of the OUI.\n0000000101000001\n^                          ^bit 3...................bit18\nTable 111: PHY Identifier\nPage 1, Register 3\nBits Field Mode HW Rst SW Rst Description\n15:10 OUI LSb RO Always \n000011Always \n000011Organizationally Unique Identifier bits 19:24\n000011^.........^\nbit 19...bit24\n9:4 Model \nNumberRO Always \n101010Always \n101010Model Number \n101010\n3:0 Revision Number RO See Descr See \nDescrRev Number\nSee relevant product Release Notes for details.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 126 Document Classification: General May 5, 2017, Advance\n Table 112: Fiber Auto-Negotiation Advertisement Regi ster - 1000BASE-X Mode (Register 16_1.1:0 = \n01)\nPage 1, Register 4\nBits Field Mode HW Rst SW Rst Description\n15 Next Page R/W 0x0 Retain A write to this regist er bit does not take effect until any one \nof the following occurs:Software reset is asserted (Register 0_1.15)Restart Auto-Negotiation is  asserted (Register 0_1.9)\nPower down (Register 0_1.11) transitions from power down \nto normal operation Link goes down1 = Advertise0 = Not advertised\n14 Reserved RO Always\n0Always\n0Reserved\n13:12 Remote Fault 2/\nRemoteFault 1R/W 0x0 Retain A write to this register bi t does not take effect until any one \nof the following also occurs:Software reset is asserted (Register 0_1.15)Re-start Auto-Negotiation is asserted (Register 0_1.9)Power down (Register 0_1.11) transitions from power down \nto normal operationLink goes downDevice has no ability to detect remote fault.11 = Auto-Negotiation Error10 = Offline01 = Link Failure00 = No error, link OK (default)\n11:9 Reserved RO Always\n000Always\n000Reserved\n8:7 Pause R/W See Descr. Retain A write to this regi ster bit does not take effect until any one \nof the following also occurs:Software reset is asserted (Register 0_1.15)\nRe-start Auto-Negotiation is asserted (Register 0_1.9)\nPower down (Register 0_1.11) transitions from power down \nto normal operationLink goes downUpon hardware reset both bits takes on the value of ENA_\nPAUSE.11 = Both Symmetric PAUSE and Asymmetric PAUSE toward local device.10 = Asymmetric PAUSE toward link partner01 = Symmetric PAUSE00 = No PAUSE\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 127\n 6 1000BASE-X \nHalf-DuplexR/W See Descr. Retain A write to this register bit does not take effect until any one \nof the following also occurs:Software reset is asserted (Register 0_1.15)Re-start Auto-Negotiation is asserted (Register 0_1.9)Power down (Register 0_1.11) transitions from power down \nto normal operationLink goes downUpon hardware reset this bit takes on the value of C_ANEG[0].1 = Advertise0 = Not advertised\n5 1000BASE-X \nFull-DuplexR/W 0x1 Retain A write to this register bi t does not take effect until any one \nof the following also occurs:Software reset is asserted (Register 0_1.15)Re-start Auto-Negotiation is asserted (Register 0_1.9)Power down (Register 0_1.11) transitions from power down \nto normal operationLink goes down1 = Advertise0 = Not advertised\n4:0 Reserved R/W 0x00 0x00 ReservedTable 112: Fiber Auto-Negotiation Advertisement Regi ster - 1000BASE-X Mode (Register 16_1.1:0 = \n01) (Continued)\nPage 1, Register 4\nBits Field Mode HW Rst SW Rst Description\nTable 113: Fiber Auto-Negotiation Advertisement Register - SGMII (System mode) (Register 16_\n1.1:0 = 10)\nPage 1, Register 4\nBits Field Mode HW Rst SW Rst Description\n15 Link Status RO 0x0 0x0 1 = Link is up on the Copper Interface\n0 = Link is Not up on the Copper Interface\n14 Reserved RO Always 0 Always 0 Reserved\n13 Reserved RO Always 0 Always 0 Reserved\n12 Duplex Status RO 0x0 0x0 1 = Interface Resolved to Full-duplex\n0 = Interface Resolved to Half-duplex\n11:10 Speed[1:0] RO 0x0 0x0 11 = Reserved\n10 = Interface speed is 1000 Mbps01 = Interface speed is 100 Mbps00 = Interface speed is 10 Mbps\n9 Transmit Pause RO 0x0 0x0 Note that  if register 16_1.7 is set to 0 then this bit is always \nforced to 0.1 = Enabled0 = Disabled\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 128 Document Classification: General May 5, 2017, Advance\n 8 Receive Pause RO 0x0 0x0 Note that  if register 16_1.7 is set to 0 then this bit is always \nforced to 0.1 = Enabled0 = Disabled\n7 Fiber/Copper RO 0x0 0x0 Note that if register 16_1.7 is set to 0 then this bit is always \nforced to 0.1 = Fiber media0 = Copper media\n6:0 Reserved RO Always\n0000001Always\n0000001ReservedTable 113: Fiber Auto-Negotiation Advertisement Register - SGMII (System mode) (Register 16_\n1.1:0 = 10) (Continued)\nPage 1, Register 4\nBits Field Mode HW Rst SW Rst Description\nTable 114: Fiber Auto-Negotiation Advertisement Regi ster - SGMII (Media mode) (Register 16_1.1:0 \n= 11)\nPage 1, Register 4\nBits Field Mode HW Rst SW Rst Description\n15:0 Reserved RO Always\n 0x0001Always\n 0x0001Reserved\nTable 115: Fiber Link Partner Ability Register - 1000BASE-X Mode (Register 16_1.1:0 = 01)\nPage 1, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Next Page RO 0x0 0x0 Register bit is cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 151 = Link partner capable of next page0 = Link partner not capable of next page\n14 Acknowledge RO 0x0 0x0 Register bit is cleared when link goes down and loaded \nwhen a base page is receivedAcknowledgeReceived Code Word Bit 141 = Link partner received link code word0 = Link partner has not received link code word\n13:12 Remote Fault 2/\nRemote Fault 1RO 0x0 0x0 Register bit is clear ed when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 13:1211 = Auto-Negotiation Error10 = Offline01 = Link Failure00 = No error, link OK (default)\n11:9 Reserved RO 0x0 0x0 Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 129\n 8:7 Asymetric Pause RO 0x0 0x0 Register bit is  cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 8:711 = Both Symmetric PAUSE and Asymmetric PAUSE toward local device.10 = Asymmetric PAUSE toward link partner01 = Symmetric PAUSE00 = No PAUSE\n6 1000BASE-X \nHalf-DuplexRO 0x0 0x0 Register bit is clear ed when link goes down and loaded \nwhen a base page is receivedReceived Code Word bit 61 = Link partner capable of 1000BASE-X half-duplex.\n0 = Link partner not  capable of 1000BASE-X half-duplex.\n5 1000BASE-X \nFull-DuplexRO 0x0 0x0 Register bit is clear ed when link goes down and loaded \nwhen a base page is receivedReceived Code Word bit 51 = Link partner  capable of 1000BASE-X full-duplex.\n0 = Link partner not  capabl e of 1000BASE-X full-duplex.\n4:0 Reserved RO 0x00 0x00 ReservedTable 115: Fiber Link Partner Ability Register - 1000BASE-X Mode (Register 16_1.1:0 = 01) \n(Continued)\nBits Field Mode HW Rst SW Rst Description\nTable 116: Fiber Link Partner Ability Register - SGMII (System mode) (Register 16_1.1:0 = 10)\nPage 1, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Reserved RO 0x0 0x0 Reserved\n14 Acknowledge RO 0x0 0x0 Acknowledge\nRegister bit is cleared wh en link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 141 = Link partner received link code word0 = Link partner has not received link code word\n13:0 Reserved RO 0x0000 0x0000 Reserved\nTable 117: Fiber Link Partner Ability Register - SGMII (Media mode) (Register 16_1.1:0 = 11)\nPage 1, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Link RO 0x0 0x0 Register bit is clea red when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 151 = Copper Link is up on the link partner0 = Copper Link is no t up on the link partner\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 130 Document Classification: General May 5, 2017, Advance\n 14 Acknowledge RO 0x0 0x0 Register bit is cleared when link goes down and loaded \nwhen a base page is receivedAcknowledgeReceived Code Word Bit 141 = Link partner received link code word0 = Link partner has not received link code word\n13 Reserved RO 0x0 0x0 Reserved\n12 Duplex Status RO 0x0 0x0 Register bit is  cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 121 = Copper Interface on the link Partner is capable of Full-duplex0 = Copper Interface on the link partner is capable of Half-duplex\n11:10 Speed Status RO 0x0 0x0 Regi ster bits are cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 11:1011 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n9 Transmit Pause \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 91 = Enabled0 = Disabled\n8 Receive Pause \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 81 = Enabled\n0 = Disabled\n7 Fiber/Copper \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 71 = Fiber media0 = Copper media\n6:0 Reserved RO 0x00 0x00 ReservedTable 117: Fiber Link Partner Ability Register - SGMII (Media mode) (Register 16_1.1:0 = 11) \n(Continued)\nBits Field Mode HW Rst SW Rst Description\nTable 118: Fiber Auto-Negotiation Expansion Register\nPage 1, Register 6\nBits Field Mode HW Rst SW Rst Description\n15:4 Reserved RO 0x000 0x000 Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 131\n 3L i n k  \nPartner Next page AbleRO 0x0 0x0 SGMII and 100BASE-FX modes this bit is always 0. In \n1000BASE-X mode register 6_1.3 is set when a base page is received and the received link control word has bit 15 set to 1. The bit is cleared when link goes down.1 = Link Partner is Next Page able0 = Link Partner is  not Next Page able\n2 Local Next Page \nAbleRO Always 1 Always 1 1 = Local Device is Next Page able\n1 Page Received RO, LH 0x0 0x0 Register 6_1. 1 is set when a valid page is received.\n1 = A New Page has been received0 = A New Page has not been received\n0L i n k  \nPartner Auto-Negotiation Able RO 0x0 0x0 This bit is set when there is sync status, the fiber receiver \nhas received 3 non-zero matching valid configuration code groups and Auto-negotiation is  enabled in r egister 0_1.12\n1 = Link Partner is Auto-Negotiation able\n0 = Link Partner is not Auto-Negotiation ableTable 118: Fiber Auto-Negotiation  Expansion Register (Continued)\nPage 1, Register 6\nBits Field Mode HW Rst SW Rst Description\nTable 119: Fiber Next Page Transmit Register\nPage 1, Register 7\nBits Field Mode HW Rst SW Rst Description\n15 Next Page R/W 0x0 0x0 A write to register  7_1 implicitly sets a variable in the \nAuto-Negotiation state mach ine indicating that the next \npage has been loaded.Register 7_1 only has effe ct in the 1000BASE-X mode.\nTransmit Code Word Bit 15\n14 Reserved RO 0x0 0x0 Transmit Code Word Bit 1413 Message Page \nModeR/W 0x1 0x1 Transmit Code Word Bit 13\n12 Acknowledge2 R/W 0x0 0x0 T ransmit Code Word Bit 12\n11 Toggle RO 0x0 0x0 Transmit Code Word Bit 11.\nThis bit is internally set to the opposite value each time a page is received\n10:0 Message/\nUnformatted FieldR/W 0x001 0x001 Transmit Code Word Bit 10:0\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 132 Document Classification: General May 5, 2017, Advance\n Table 120: Fiber Link Partner Next Page Register\nPage 1, Register 8\nBits Field Mode HW Rst SW Rst Description\n15 Next Page RO 0x0 0x0 Register 8_1 onl y has effect in the 1000BASE-X mode.\nThe register is loaded only when a next page is received from the link partner. It is cleared each time the link goes down.Received Code Word Bit 15\n14 Acknowledge RO 0x0 0x0 Received Code Word Bit 14\n13 Message Page RO 0x0 0x0 Received Code Word Bit 1312 Acknowledge2 RO 0x0 0x0 Received Code Word Bit 12\n11 Toggle RO 0x0 0x0 Received Code Word Bit 11\n10:0 Message/\nUnformatted FieldRO 0x000 0x000 Received Code Word Bit 10:0\nTable 121: Extended Status Register\nPage 1, Register 15\nBits Field Mode HW Rst SW Rst Description\n15 1000BASE-X \nFull-DuplexRO See Descr See \nDescrIf register 16_1.1:0 (MODE[1:0]) = 00 then this bit is 0, else \nthis bit is 1.1 = 1000BASE-X full duplex capable0 = Not 1000BASE-X full duplex capable\n14 1000BASE-X \nHalf-DuplexRO See Descr See \nDescrIf register 16_1.1:0 (MODE[1:0]) = 00 then this bit is 0, else \nthis bit is 1.1 = 1000BASE-X half duplex capable0 = Not 1000BASE-X half duplex capable\n13 1000BASE-T \nFull-DuplexRO 0x0 0x0 0 = Not 1000BASE-T full duplex capable\n12 1000BASE-T \nHalf-DuplexRO 0x0 0x0 0 = Not 1000BASE-T half duplex capable\n11:0 Reserved RO 0x000 0x000 Reserved\nTable 122: Fiber Specific Control Register 1\nPage 1, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:13 Reserved Reserved.\n12 SERDES \nLoopbackR/W 0x0 0x0 Register 16_1.8 sele cts the line loopback path.\n1 = Enable loopback from SERDES input to SERDES output0 = Normal Operation\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 133\n 11:10 Reserved Reserved.\n9 Reserved R/W 0x0 Retain Reserved\n8 SERDES \nLoopback TypeR/W 0x0 Retain 0 = Loopback Through PCS (Tx and Rx can be \nasynchronous)1 = Loopback raw 10 bit data (Tx and Rx must be synchronous)\n7:6 Reserved Reserved.5:4 Reserved R/W 0x0 Retain Reserved\n3M A C  \nInterface Power DownR/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.This bit determines whether  MAC interface powers down \nwhen Register 0_1.11 is used to power down the device or \nwhen the PHY enters the energy detect state.1 = Always power up0 = Can power down\n2 Reserved R/W 0x1 Retain Must set to 11:0 MODE[1:0] RO See Desc. See \nDesc.These bits reflects the mode as programmed in register of \n20_18.2:011 = SGMII Media mode10 = SGMII System mode01 = 1000BASE-X00 = 100BASE-FXTable 122: Fiber Specific Cont rol Register 1 (Continued)\nPage 1, Register 16\nBits Field Mode HW Rst SW Rst Description\nTable 123: Fiber Specific Status Register\nPage 1, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:14 Speed RO 0x0 Retain These status bits are valid only after resolved bit 17_1.11 = \n1. The resolved bit is se t when Auto-Negotiation is \ncompleted or Auto-Negotiation is disabled.  In 100BASE-FX mode this bit is always 01.11 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n13 Duplex RO 0x0 Retain This status bit is va lid only after resolved bit 17_1.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is  disabled.  In 100BASE-FX mode this \nbit follows register 0_1.8.1 = Full-duplex0 = Half-duplex\n12 Page Received RO, LH 0x0 0x0 In 100BASE-FX mode this bit is always 0.\n1 = Page received0 = Page not received\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 134 Document Classification: General May 5, 2017, Advance\n 11 Speed and \nDuplex ResolvedRO 0x0 0x0 When Auto-Negotiation is not enabled or in 100BASE-FX \nmode this bit is always 1.1 = Resolved0 = Not resolvedIf bit 26_1.5 is 1, then this bit will be 0.\n10 Link (real time) RO 0x0 0x0 1 = Link up\n0 = Link down\n9:6 Reserved RO Always \n00000Always \n00000Reserved\n5 Sync status RO 0x0 0x0 1 = Sync\n0 = No Sync\n4 Fiber Energy \nDetect StatusRO 0x1 0x1 1 = No energy detected\n0 = Energy Detected\n3 Transmit Pause \nEnabled RO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_1.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is  disabled.  In 100BASE-FX mode this \nbit is always 0.1 = Transmit pause enabled0 = Transmit pause disable\n2 Receive Pause \nEnabledRO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_1.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is  disabled.  In 100BASE-FX mode this \nbit is always 0.1 = Receive pause enabled0 = Receive pause disabled\n1:0 Reserved RO Always 00 Always 00 ReservedTable 123: Fiber Specific Stat us Register (Continued)\nPage 1, Register 17\nBits Field Mode HW Rst SW Rst Description\nTable 124: Fiber Interrupt Enable Register\nPage 1, Register 18\nBits Field Mode HW Rst SW Rst Description\n15 Reserved RO Always 0 Always 0 Reserved\n14 Speed Changed \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n13 Duplex Changed\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n12 Page Received\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 135\n 11 Auto-Negotiation \nCompleted Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n10 Link Status \nChangedInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n9 Symbol Error\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n8 False  Carrier \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n7F I F O  \nOver/Underflow Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n6:5 Reserved RO Always 00 Always 00 Reserved\n4 Fiber Energy \nDetectInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n3:0 Reserved RO Always \n0000Always \n0000ReservedTable 124: Fiber Interrupt Enable Register (Continued)\nPage 1, Register 18\nBits Field Mode HW Rst SW Rst Description\nTable 125: Fiber Interrupt Status Register\nPage 1, Register 19\nBits Field Mode HW Rst SW Rst Description\n15 Reserved RO Always 0 Always 0 Reserved14 Speed Changed RO,LH 0x0 0x0 1 = Speed changed\n0 = Speed not changed\n13 Duplex Changed RO,LH 0x0 0x0 1 = Duplex changed\n0 = Duplex not changed\n12 Page Received RO,LH 0x0 0x0 1 = Page received\n0 = Page not received\n11 Auto-Negotiation \nCompletedRO,LH 0x0 0x0 1 = Auto-Negotiation completed\n0 = Auto-Negotiation not completed\n10 Link Status \nChangedRO,LH 0x0 0x0 1 = Link status changed\n0 = Link status not changed\n9 Symbol Error RO,LH 0x0 0x0 1 = Symbol error\n0 = No symbol error\n8 False Carrier RO,LH 0x0 0x0 1 = False carrier\n0 = No false carrier\n7F I F O  \nOver/UnderflowRO,LH 0x0 0x0 1 = Over/Underflow Error\n0 = No FIFO Error\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 136 Document Classification: General May 5, 2017, Advance\n 6:5 Reserved RO Always 00 Always\n00 Reserved\n4 Fiber Energy \nDetect ChangedRO,LH 0x0 0x0 1 = Energy Detect state changed\n0 = No Energy Detect state change detected\n3:0 Reserved RO Always\n00000Always\n00000ReservedTable 125: Fiber Interrupt Status Register (Continued)\nPage 1, Register 19\nBits Field Mode HW Rst SW Rst Description\nTable 126: Fiber Receive Error Counter Register\nPage 1, Register 21\nBits Field Mode HW Rst SW Rst Description\n15:0 Receive Error \nCountRO, LH 0x0000 Retain Counter will peg at 0xFFFF and will not roll over.\nBoth False carrier and symbol errors are reported.\nTable 127: PRBS Control\nPage 1, Register 23\nBits Field Mode HW Rst SW Rst Description\n15:8 Reserved R/W 0x00 Retain Reserved7 Invert Checker \nPolarityR/W 0x0 Retain 1 = Invert\n0 =Normal\n6 Invert Generator \nPolarityR/W 0x0 Retain 1 = Invert\n0 =Normal\n5 PRBS Lock R/W 0x0 Retain 1 = Do not start counting until PRBS locks first\n0 = Counter Free Runs\n4 Clear Counter R/W, SC 0x0 0x0 1 = Clear Counter\n0 = Normal\n3:2 Pattern Select R/W 0x0 Retain 11 = Generate 1010101010… pattern\n10 = PRBS 31, x31 + x28 + 1 = 001 = PRBS 23, x23 + x18 + 1 = 000 = PRBS 7, x7 + x6 + 1 =0\n1 PRBS Checker \nEnableR/W 0x0 0x0 1 = Enable\n0 = Disable\n0 PRBS Generator \nEnableR/W 0x0 0x0 1 = Enable\n0 = Disable\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 137\n Table 128: PRBS Error Counter LSB\nPage 1, Register 24\nBits Field Mode HW Rst SW Rst Description\n15:0 PRBS Error \nCount LSBRO 0x0000 Retain A read to this register freezes register 25_1.\nCleared only when register 23_1.4  is set to 1.\nTable 129: PRBS Error Counter MSB\nPage 1, Register 25\nBits Field Mode HW Rst SW Rst Description\n15:0 PRBS Error \nCount MSBRO 0x0000 Retain This register does not update unless register 24_1 is read \nfirst.Cleared only when register 23_1.4  is set to 1.\nTable 130: Fiber Specific Control Register 2\nPage 1, Register 26\nBits Field Mode HW Rst SW Rst Description\n15 Reserved R/W 0x0 Retain Reserved\n14 1000BASE-X \nNoise FilteringR/W 0x0 Retain 1 = Enable\n0 = Disable\n13 100BASE-FX \nNoise FilteringR/W 0x0 Retain 1 = Enable\n0 = Disable\n12:10 Reserved R/W 0x0 Update Reserved\n9 FEFI Enable R/W 0x0 Retain 100BASE-FX FEFI\n1 = Enable0 = Disable\n8:7 Reserved R/W 0x0 Retain Reserved6S e r i a l  \nInterface Auto-Negotiationbypass enableR/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \nhence, any changes to these registers must be followed by software reset to take effect.1 = Bypass Allowed0 = No Bypass Allowed\n5S e r i a l  \nInterfaceAuto-Negotiation bypass status RO 0x0 0x0 1 = Serial interface link came up because bypass mode \ntimer timed out and fiber Auto-Negotiation was bypassed.0 = Serial interface link came up because regular fiber Auto-Negotiation completed.If this bit is 1, then bit 17_1.11 will be 0.\n4 Reserved R/W 0x0 Update Reserved\n3F i b e r  T r a n s m i t t e r  \nDisableR/W 0x0 Retain 1 = Transmitter Disable\n0 = Transmitter Enable\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 138 Document Classification: General May 5, 2017, Advance\n 2:0 SGMII/Fiber\nOutput AmplitudeR/W 0x2 Retain Differential voltage peak measured.\nSee AC/DC section for valid VOD values.111 = 700mV110 = 602mV101 = 504mV100 = 406mV011 = 308mV010 = 210 mV001 = 112mV000 = 14mVTable 130: Fiber Specific Cont rol Register 2 (Continued)\nPage 1, Register 26\nBits Field Mode HW Rst SW Rst Description\nTable 131: MAC Specific Control Register 1\nPage 2, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:4 Reserved R/W 0xE00 Retain Reserved3M A C\nInterface Power DownR/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.This bit determines whether  the MAC Interface powers \ndown when Register 0_0.11 , 16_0.2 are used to power \ndown the device or when the PHY enters the energy detect state.\n1 = Always power up\n0 = Can power down\n2:0 Reserved R/W 0x0 Retain Reserved\nTable 132: MAC Specific Control Register 2\nPage 2, Register 21\nBits Field Mode HW Rst SW Rst Description\n15 Reserved R/W 0x0 0x0 Reserved14 Copper Line \nLoopbackR/W 0x0 0x0 1 = Enable Loopback of MDI to MDI\n0 = Normal Operation\n13:3 Reserved R/W 0x208 Retain Reserved.\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 139\n 2:0 Default MAC \ninterface speedR/W 0x6 Update Changes to these bits are disruptive to the normal \noperation; therefore, any ch anges to these registers must \nbe followed by software reset to take effect.MAC Interface Speed during Link down while Auto-Negotiation is enabled.Bit   Speed111 = Reserved110 = 1000 Mbps101 = 100 Mbps100 = 10 Mbps0XX = ReservedTable 132: MAC Specific Control Register 2 (Continued)\nPage 2, Register 21\nBits Field Mode HW Rst SW Rst Description\nTable 133: LED[3:0] Function Control Register\nPage 3, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:12 LED[3] Control R/W 0x1 Retain If 16_3.11:10 is set to 11 then 16_3.15:12 has no effect\n0000 = On - Fiber Link, Off - Else0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = Reserved0110 = On - 10 Mbps or 1000 Mbps Master, Off - Else0111 = On - Full-duplex, Off - Half-duplex1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\n11:8 LED[2] Control R/W 0x7 Retain 0000 = On - Link, Off - No Link\n0001 = On - Link, Blink - Activity, Off - No Link0010 = Reserved0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - 10/1000 Mbps Link, Off - Else0111 = On - 10 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 140 Document Classification: General May 5, 2017, Advance\n 7:4 LED[1] Control R/W 0x7 Retain If 16_3.3:2 is  set to 11 then 16_3.7:4 has no effect\n0000 = On - Copper Link, Off - Else0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - 100 Mbps Link or Fiber Link, Off - Else0110 = On - 100/1000 Mbps Link, Off - Else0111 = On - 100 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\n3:0 LED[0] Control R/W 0x7 Retain 0000 = On - Link, Off - No Link\n0001 = On - Link, Blink - Activity, Off - No Link0010 = 3 blinks - 1000 Mbps            2 blinks - 100 Mbps            1 blink - 10 Mbps            0 blink - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Copper Link, Off - Else0111 = On - 1000 Mbps Link, Off - Else1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)Table 133: LED[3:0] Function Control Register (Continued)\nPage 3, Register 16\nBits Field Mode HW Rst SW Rst Description\nTable 134: LED[3:0] Polarity Control Register\nPage 3, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:12 LED[5], LED[3], \nLED[1] mix percentageR/W 0x8 Retain When using 2 termi nal bi-color LEDs the mixing \npercentage should not be set greater than 50%.0000 = 0%, 0001 = 12.5%,..., 0111 = 87.5%, 1000 = 100%1001 to 1111 = Reserved\n11:8 LED[4], LED[2], \nLED[0] mix percentageR/W 0x8 Retain When using 2 termi nal bi-color LEDs the mixing \npercentage should not be set greater than 50%.0000 = 0%, 0001 = 12.5%,..., 0111 = 87.5%, 1000 = 100%1001 to 1111 = Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 141\n 7:6 LED[3] Polarity R/W 0x0 Retain 11 = On - drive LED[3] high, Off - tristate LED[3]\n10 = On - drive LED[3] lo w, Off - tristate LED[3]\n01 = On - drive LED[3] hi gh, Off - drive LED[3] low\n00 = On - drive LED[3] lo w, Off - drive LED[3] high\n5:4 LED[2] Polarity R/W 0x0 Retain 11 = On - drive LED[2] high, Off - tristate LED[2]\n10 = On - drive LED[2] lo w, Off - tristate LED[2]\n01 = On - drive LED[2] hi gh, Off - drive LED[2] low\n00 = On - drive LED[2] lo w, Off - drive LED[2] high\n3:2 LED[1] Polarity R/W 0x0 Retain 11 = On - drive LED[1] high, Off - tristate LED[1]\n10 = On - drive LED[1] lo w, Off - tristate LED[1]\n01 = On - drive LED[1] hi gh, Off - drive LED[1] low\n00 = On - drive LED[1] lo w, Off - drive LED[1] high\n1:0 LED[0] Polarity R/W 0x0 Retain 11 = On - drive LED[0] high, Off - tristate LED[0]\n10 = On - drive LED[0] lo w, Off - tristate LED[0]\n01 = On - drive LED[0] hi gh, Off - drive LED[0] low\n00 = On - drive LED[0] lo w, Off - drive LED[0] highTable 134: LED[3:0] Polarity Control Register (Continued)\nPage 3, Register 17\nBits Field Mode HW Rst SW Rst Description\nTable 135: LED Timer Control Register\nPage 3, Register 18\nBits Field Mode HW Rst SW Rst Description\n15 Force INT R/W 0x0 Retain 1 = Interrupt pin forced to be asserted\n0 = Normal Operation\n14:12 Pulse stretch \ndurationR/W 0x4 Retain 111 = 1.3s to 2.7s\n110 = 670 ms to 1.3s101 = 340 ms to 670ms100 = 170 ms to 340ms011 = 84 ms to 170ms010 = 42 ms to 84ms001 = 21 ms to 42ms000 = no pulse stretching\n11 Reserved R/W 0x1 Retain Reserved10:8 Blink Rate R/W 0x3 Retain 101 to 111 = Reserved\n100 = 670 ms011 = 340 ms010 = 170 ms001 = 84 ms000 = 42 ms\n7:4 Reserved R/W 0x0 Retain 0000\n3:2 Speed Off Pulse \nPeriodR/W 0x1 Retain 11 = 670ms\n10 = 340ms01 = 170ms00 = 84ms\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 142 Document Classification: General May 5, 2017, Advance\n 1:0 Speed On Pulse \nPeriodR/W 0x1 Retain 11 = 670ms\n10 = 340ms01 = 170ms00 = 84msTable 135: LED Timer Control Register (Continued)\nPage 3, Register 18\nBits Field Mode HW Rst SW Rst Description\nTable 136: LED[5:4] Function Control and Polarity Register\nPage 3, Register 19\nBits Field Mode HW Rst SW Rst Description\n15 LED[3] function \npin mappingR/W 0x0 Retain 1 = Map LED[5]  function to LED[3] pin\n0 = Map LED[3] func tion to LED[3] pin\n14 LED[2] function \npin mappingR/W 0x0 Retain 1 = Map LED[4]  function to LED[2] pin\n0 = Map LED[2] func tion to LED[2] pin\n13:12 Reserved R/W 0x0 Retain Reserved\n11:10 LED[5] Polarity R/W 0x0 Retain 11 = On - drive LED[5] high, Off - tristate LED[5]\n10 = On - drive LED[5] lo w, Off - tristate LED[5]\n01 = On - drive LED[5] hi gh, Off - drive LED[5] low\n00 = On - drive LED[5] lo w, Off - drive LED[5] high\n9:8 LED[4] Polarity R/W 0x0 Retain 11 = On - drive LED[4] high, Off - tristate LED[4]\n10 = On - drive LED[4] lo w, Off - tristate LED[4]\n01 = On - drive LED[4] hi gh, Off - drive LED[4] low\n00 = On - drive LED[4] lo w, Off - drive LED[4] high\n7:4 LED[5] Control R/W 0x7 Retain If 19_3.3:2 is  set to 11 then 19_3.7:4 has no effect\n0000 = On - Receive, Off - No Receive0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Full-duplex, Off - Half-duplex0111 = On - Full-duplex, Blin k - Collision Off - Half-duplex\n1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink11xx = Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 143\n 3:0 LED[4] Control R/W 0x3 Retain 0000 = On - Receive, Off - No Receive\n0001 = On - Link, Blink - Activity, Off - No Link0010 = On - Link, Blink - Receive, Off - No Link0011 = On - Activity, Off - No Activity0100 = Blink - Activity, Off - No Activity0101 = On - Transmit, Off - No Transmit0110 = On - Full-duplex, Off - Half-duplex0111 = On - Full-duplex, Blin k - Collision Off - Half-duplex\n1000 = Force Off1001 = Force On1010 = Force Hi-Z1011 = Force Blink1100 = MODE 1 (Dual LED mode)1101 = MODE 2 (Dual LED mode)1110 = MODE 3 (Dual LED mode)1111 = MODE 4 (Dual LED mode)Table 136: LED[5:4] Function Control and Polarity Register (Continued)\nPage 3, Register 19\nBits Field Mode HW Rst SW Rst Description\nTable 137: QSGMII Control Register\nPage 4, Register 0\nBits Field Mode HW Rst SW Rst Description\n15 Reset R/W, SC 0x0 0x0 QSGMII Port Software Reset. Affects bank 4.\nWriting a 1 to this bit causes  the PHY state machines to be \nreset. When the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.1 = PHY reset0 = Normal operation\n14 Loopback R/W 0x0 0x0 When loopback is activa ted, the transmitter  data presented \non TXD of the internal bus is looped back to RXD of the \ninternal bus. Link is broken when loopback is enabled. 1 = Enable Loopback0 = Disable Loopback\n13 Speed Select \n(LSB)RO, R/W 0x0 See \nDescr/RetainIf register 16_4.0 = 0 then this bit follows the network \nspeed.If register 16_4.0 = 1 then this bit is R/W.bit 6,1310 = 1000 Mbps01 = 100Mbps\n12 Auto-Negotiation \nEnableR/W See Descr Retain If the value of this bi t is changed, the link will be broken and \nAuto-Negotiation RestartedWhen this bit gets set/reset, Au to-negotiation is restarted \n(bit 0_4.9 is set to 1).On hardware reset this bit takes on the value of S_ANEG\n1 = Enable Auto-Negotiation Process0 = Disable Auto-Negotiation Process\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 144 Document Classification: General May 5, 2017, Advance\n 11 Power Down R/W See Descr Retain On hardware reset this register takes on the value of 1 if \nPDOWN = 1 and MODE[2:0] is 101 else takes on a value of 0.1 = Power down0 = Normal operation\n10 Reserved R/W 0x0 Retain Reserved\n9 Restart Fiber \nAuto-NegotiationR/W, SC 0x0 SC Auto-Negotiation automat ically restarts after hardware, \nsoftware reset (0_4.15) or change in auto-negotiation enable (0_4.12) regardless of w hether or not the restart bit \n(0_4.9) is set.The bit is set when Auto-negot iation is Enabled or Disabled \nin 0_4.121 = Restart Auto-Negotiation Process0 = Normal operation\n8 Reserved RO 0x1 0x1 Reserved7 Reserved RO 0x0 0x0 Reserved\n6 Speed Selection \n(MSB)RO, R/W 0x1 See \nDescr/RetainIf register 16_4.0 = 0 then this bit follows the network \nspeed.If register 16_4.0 = 1 then this bit is R/W.bit 6,1310 = 1000 Mbps01 = 100Mbps\n5:0 Reserved RO 0x00 0x00 ReservedTable 137: QSGMII Control Register (Continued)\nPage 4, Register 0\nBits Field Mode HW Rst SW Rst Description\nTable 138: QSGMII Status Register\nPage 4, Register 1\nBits Field Mode HW Rst SW Rst Description\n15:6 Reserved RO 0x000 0x000 Reserved\n5F i b e r  A u t o -\nNegotiation CompleteRO 0x0 0x0 1 = Auto-Negotiation process complete\n0 = Auto-Negotiation process not completeBit is not set when link is up due of Fiber Auto-negotiation Bypass or if  Auto-negotiation is disabled.\n4 Reserved RO 0x0 0x0 Reserved3 Reserved RO 0x0 0x0 Reserved\n2 Fiber Link Status RO,LL 0x0 0x0 This register bi t indicates when link wa s lost since the last \nread. For the current link status , either read this register \nback-to-back or read Register 17_4.10 Link Real Time.1 = Link is up0 = Link is down\n1 Reserved RO 0x0 0x0 Reserved0 Reserved RO 0x0 0x0 Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 145\n Table 139: QSGMII Auto-Negotiation Advertisement Register - SGMII (System mode) (Register 16_\n4.0 = 0)\nPage 4, Register 4\nBits Field Mode HW Rst SW Rst Description\n15 Link Status RO 0x0 0x0 0 = Link is Not up on the Copper Interface\n1 = Link is up on the Copper Interface\n14 Reserved RO 0x0 0x0 Reserved\n13 Reserved RO 0x0 0x0 Reserved12 Duplex Status RO 0x0 0x0 0 = Interface Resolved to Half-duplex\n1 = Interface Resolved to Full-duplex\n11:10 Speed[1:0] RO 0x0 0x0 11 = Reserved\n10 = Interface speed is 1000 Mbps01 = Interface speed is 100 Mbps00 = Interface speed is 10 Mbps\n9 Transmit Pause RO 0x0 0x0 Note that  if register 16_4.7 is set to 0 then this bit is always \nforced to 0.1 = Enabled0 = Disabled\n8 Receive Pause RO 0x0 0x0 Note that  if register 16_4.7 is set to 0 then this bit is always \nforced to 0.1 = Enabled0 = Disabled\n7 Fiber/Copper RO 0x0 0x0 Note that if register 16_4.7 is set to 0 then this bit is always \nforced to 0.1 = Fiber media0 = Copper media\n6:0 Reserved RO Always\n0000001Always\n0000001Reserved\nTable 140: QSGMII Link Partner Ability Register - SGMII (System mode) Mode (Register 16_4.0 = 0)\nPage 4, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Reserved RO 0x0 0x0 Reserved\n14 Acknowledge RO 0x0 0x0 Acknowledge\nRegister bit is cleared wh en link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 141 = Link partner received link code word0 = Link partner has not received link code word\n13:0 Reserved RO 0x0000 0x0000 Reserved\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 146 Document Classification: General May 5, 2017, Advance\n Table 141: QSGMII Link Partner Ability Register - SGMII (Media mode) Mode (Register 16_4.0 = 1)\nPage 4, Register 5\nBits Field Mode HW Rst SW Rst Description\n15 Link RO 0x0 0x0 Register bit is clea red when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 151 = Copper Link is up on the link partner0 = Copper Link is no t up on the link partner\n14 Acknowledge RO 0x0 0x0 Register bit is cleared when link goes down and loaded \nwhen a base page is receivedAcknowledgeReceived Code Word Bit 141 = Link partner received link code word0 = Link partner has not received link code word\n13 Reserved RO 0x0 0x0 Reserved12 Duplex Status RO 0x0 0x0 Register bit is  cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 121 = Copper Interface on the link Partner is capable of Full-duplex0 = Copper Interface on the link partner is capable of Half-duplex\n11:10 Speed Status RO 0x0 0x0 Regi ster bits are cleared when link goes down and loaded \nwhen a base page is receivedReceived Code Word Bit 11:1011 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n9 Transmit Pause \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 91 = Enabled0 = Disabled\n8 Receive Pause \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 81 = Enabled0 = Disabled\n7 Fiber/Copper \nStatusRO 0x0 0x0 This bit is non-zero only if the link partner supports \nenhanced SGMII auto negotiation.Received Code Word Bit 71 = Fiber media0 = Copper media\n6:0 Reserved RO 0x00 0x00 Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 147\n Table 142: QSGMII Auto-Negotiation Expansion Register\nPage 4, Register 6\nBits Field Mode HW Rst SW Rst Description\n15:4 Reserved RO 0x000 0x000 Reserved\n3 Link Partner Next \npage AbleRO 0x0 0x0 1 = Link Partner is Next Page able\n0 = Link Partner is  not Next Page able\n2 Local Next Page \nAbleRO 0x0 0x0 1 = Local Device is Next Page able\n1 Page Received RO, LH 0x0 0x0 Register 6_4. 1 is set when a valid page is received.\n1 = A New Page has been received0 = A New Page has not been received\n0L i n k  \nPartner Auto-Negotiation Able RO 0x0 0x0 This bit is set when there is sync status, the fiber receiver \nhas received 3 non-zero matching valid configuration code groups and Auto-negotiation is  enabled in r egister 0_4.12\n1 = Link Partner is Auto-Negotiation able\n0 = Link Partner is not Auto-Negotiation able\nTable 143: QSGMII Specific Control Register 1\nPage 4, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:13 Reserved Reserved.\n12 QSGMII \nLoopbackR/W 0x0 0x0 1 = Enable loopback from  QSGMII input to QSGMII output\n0 = Normal operation\n11 Reserved R/W 0x0 Retain Reserved10 Force Link Good R/W 0x0 Retain If link is fo rced to be good, the link state machine is \nbypassed and the link is always up.1 = Force link good0 = Normal operation\n9S e r i a l  \nInterface Auto-Negotiationbypass enableR/W 0x1 Update Changes to this bit are disruptive to t he normal operation; \nhence, any changes to these registers must be followed by software reset to take effect.1 = Bypass Allowed0 = No Bypass Allowed\n8 Reserved R/W 0x0 Retain Reserved\n7:6 Reserved Reserved.5:2 Reserved R/W 0x1 Retain Reserved\n1 Reserved Reserved.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 148 Document Classification: General May 5, 2017, Advance\n 0 Mode R/W See Desc. Update Changes to this bit are disruptive to the normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.On hardware reset the register default to 1 if MODE[2:0] is 101, else the register defaults to 0.0 = SGMII System mode1 = SGMII Media modeTable 143: QSGMII Specific C ontrol Register 1 (Continued)\nPage 4, Register 16\nBits Field Mode HW Rst SW Rst Description\nTable 144: QSGMII Spec ific Status Register\nPage 4, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:14 Speed RO 0x0 Retain These status bits are valid only after resolved bit 17_4.11 = \n1. The resolved bit is se t when Auto-Negotiation is \ncompleted or Auto-Negotiation is disabled.11 = Reserved10 = 1000 Mbps01 = 100 Mbps00 = 10 Mbps\n13 Duplex RO 0x0 Retain This status bit is va lid only after resolved bit 17_4.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled. 1 = Full-duplex0 = Half-duplex\n12 Page Received RO, LH 0x0 0x0 1 = Page received\n0 = Page not received\n11 Speed and \nDuplex ResolvedRO 0x0 0x0 When Auto-Negotiation is no t enabled this bit is always 1.\n1 = Resolved0 = Not resolved\n10 Link (real time) RO 0x0 0x0 1 = Link up\n0 = Link down\n9S e r i a l  \nInterfaceAuto-Negotiation bypass status RO 0x0 0x0 1 = Serial interface link came up because bypass mode \ntimer timed out and fiber Auto-Negotiation was bypassed.0 = Serial interface link came up because regular fiber Auto-Negotiation completed.If this bit is 1, then bit 17_4.11 will be 0.\n8:6 Reserved RO 0x0 0x0 Reserved\n5 Sync status RO 0x0 0x0 1 = Sync\n0 = No Sync\n4 Reserved RO 0x0 0x0 Reserved\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 149\n 3 Transmit Pause \nEnabled RO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_4.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is  disabled.  In 100BASE-FX mode this \nbit is always 0.1 = Transmit pause enabled0 = Transmit pause disable\n2 Receive Pause \nEnabledRO 0x0 0x0 This is a reflection of the MAC pause resolution. This bit is \nfor information purposes and is not used by the device.This status bit is valid only  after resolved bit 17_4.11 = 1. \nThe resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is  disabled.  In 100BASE-FX mode this \nbit is always 0.1 = Receive pause enabled0 = Receive pause disabled\n1:0 Reserved RO 0x0 0x0 ReservedTable 144: QSGMII Specific Status Register (Continued)\nPage 4, Register 17\nBits Field Mode HW Rst SW Rst Description\nTable 145: QSGMII Interrupt Enable Register\nPage 4, Register 18\nBits Field Mode HW Rst SW Rst Description\n15 Reserved R/W 0x0 Retain Reserved\n14 Speed Changed \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n13 Duplex Changed\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n12 Page Received\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n11 Auto-Negotiation \nCompleted Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n10 Link Status \nChangedInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n9 Symbol Error\nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n8 False  Carrier \nInterrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n7F I F O  \nOver/Underflow Interrupt EnableR/W 0x0 Retain 1 = Interrupt enable\n0 = Interrupt disable\n6:0 Reserved R/W 0x00 Retain Reserved\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 150 Document Classification: General May 5, 2017, Advance\n Table 146: QSGMII Interrupt Status Register\nPage 4, Register 19\nBits Field Mode HW Rst SW Rst Description\n15 Reserved RO 0x0 0x0 Reserved\n14 Speed Changed RO,LH 0x0 0x0 1 = Speed changed\n0 = Speed not changed\n13 Duplex Changed RO,LH 0x0 0x0 1 = Duplex changed\n0 = Duplex not changed\n12 Page Received RO,LH 0x0 0x0 1 = Page received\n0 = Page not received\n11 Auto-Negotiation \nCompletedRO,LH 0x0 0x0 1 = Auto-Negotiation completed\n0 = Auto-Negotiation not completed\n10 Link Status \nChangedRO,LH 0x0 0x0 1 = Link status changed\n0 = Link status not changed\n9 Symbol Error RO,LH 0x0 0x0 1 = Symbol error\n0 = No symbol error\n8 False Carrier RO,LH 0x0 0x0 1 = False carrier\n0 = No false carrier\n7F I F O  \nOver/UnderflowRO,LH 0x0 0x0 1 = Over/Underflow Error\n0 = No FIFO Error\n6:0 Reserved RO 0x00 0x00 Reserved\nTable 147: QSGMII Receive Error Counter Register\nPage 4, Register 21\nBits Field Mode HW Rst SW Rst Description\n15:0 Receive Error \nCountRO, LH 0x0000 Retain Counter will peg at 0xFFFF and will not roll over.\nBoth False carrier and symbol errors are reported.\nTable 148: PRBS Control\nPage 4, Register 23\nBits Field Mode HW Rst SW Rst Description\n15:8 Reserved R/W 0x00 Retain Reserved\n7 Invert Checker \nPolarityR/W 0x0 Retain 1 = Normal\n0 = Invert\n6 Invert Generator \nPolarityR/W 0x0 Retain 1 = Normal\n0 = Invert\n5 PRBS Lock R/W 0x0 Retain 0 = Counter Free Runs\n1 = Do not start counting until PRBS locks first\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 151\n 4 Clear Counter R/W, SC 0x0 0x0 0 = Normal\n1 = Clear Counter\n3:2 Pattern Select R/W 0x0 Retain 11 = Generate 1010101010… pattern\n10 = PRBS 31, x31 + x28 + 1 = 0\n01 = PRBS 23, x23 + x18 + 1 = 0\n00 = PRBS 7, x7 + x6 + 1 =0\n1 PRBS Checker \nEnableR/W 0x0 0x0 1 = Enable\n0 = Disable\n0 PRBS Generator \nEnableR/W 0x0 0x0 1 = Enable\n0 = DisableTable 148: PRBS Control (Continued)\nPage 4, Register 23\nBits Field Mode HW Rst SW Rst Description\nTable 149: PRBS Error Counter LSB\nPage 4, Register 24\nBits Field Mode HW Rst SW Rst Description\n15:0 PRBS Error \nCount LSBRO 0x0000 Retain A read to this register freezes register 25_4.\nCleared only when register 23_4.4  is set to 1.\nTable 150: PRBS Error Counter MSB\nPage 4, Register 25\nBits Field Mode HW Rst SW Rst Description\n15:0 PRBS Error \nCount MSBRO 0x0000 Retain This register does not update unless register 24_4 is read \nfirst.Cleared only when register 23_4.4  is set to 1.\nTable 151: QSGMII Global Control Register 1\nPage 4, Register 26\nBits Field Mode HW Rst SW Rst Description\n15 QSGMII Global \nResetR/W, SC 0x0 SC QSGMII Global Software Reset. \nWriting a 1 to this bit cause all four ports as well as the common circuit to be reset. When the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.1 = PHY reset0 = Normal operation\n14 QSGMII \nReference Clock Source SelectR/W 0x0 Update Changes to this bit are disruptive to t he normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.1 = Reserved0 = Use XTAL_IN/REF_CLKP/N as source\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 152 Document Classification: General May 5, 2017, Advance\n 13 Invert Q_INP/N \nPolarityR/W 0x1 Retain 1 = Normal\n0 = Invert\n12 Invert Q_OUTP/N \nPolarityR/W 0x1 Retain 1 = Normal\n0 = Invert\n11 QSGMII Global \nPower downR/W See Desc. Retain 1 = Power down all four ports as well as the common circuit\n0 = Power up common circuit. Per port power state is a function of register 0_4.11.On hardware reset this register  takes on the value of 1 if \nMODE[2:0] is 001 else takes on a value of 0.\n10 Reserved R/W 0x0 Update Reserved9 Raw 10-bit Line \nLoopbackR/W 0x0 0x0 1 = Loopback raw 10 bit data from QSGMII input to \nQSGMII output (Tx and Rx must be synchronous)0 = Normal\n8:4 Reserved R/W 0x0 Retain Reserved.\n3 Enable Running \nDisparity CheckingR/W 0x0 Retain 1 = Output error symbol if running disparity is incorrect.\n0 = Ignore running disparity when determining whether \nsymbol error occurred.\n2:0 Reserved R/W 0x2 Retain ReservedTable 151: QSGMII Global Control Register 1 (Continued)\nPage 4, Register 26\nBits Field Mode HW Rst SW Rst Description\nTable 152: QSGMII Global Control Register 2\nPage 4, Register 27\nBits Field Mode HW Rst SW Rst Description\n15 Chip Hardware \nResetR/W, SC 0x0 0x0 Writing a 1 to this bit cause the entire chip to hard reset\n1 = PHY reset0 = Normal operation\n14 Internal QSGMII \nLoopbackR/W 0x0 Retain 1 = Loopback QSGMII data on internal bus and power \ndown 5.0G SERDES0 = Pass data through 5.0G SERDES\n13:9 Reserved R/W 0x3F Retain Reserved\n8:7 Reserved R/W 0x3 Retain Reserved.\n1 QSGMII Output \nCrossover 2, 3R/W 0x0 Retain 1 = Port 2 to QSGMII Lane 3, Port 3 to QSGMII Lane 2\n0 = Port 2 to QSGMII Lane 2, Port 3 to QSGMII Lane 3\n0 QSGMII Output \nCrossover 0, 1R/W 0x0 Retain 1 = Port 0 to QSGMII Lane 1, Port 1 to QSGMII Lane 0\n0 = Port 0 to QSGMII Lane 0, Port 1 to QSGMII Lane 1\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 153\n Table 153: 1000BASE-T Pair Skew Register\nPage 5, Register 20\nBits Field Mode HW Rst SW Rst Description\n15:12 Pair 7,8 (MDI[3]±) RO 0x0 0x0 Skew = bit value x 8ns. Value is correct to within ± 8ns.    \nThe contents of 20_5.15:0 are valid only if Register 21_5.6 \n= 1                               \n11:8 Pair 4,5 (MDI[2]±) RO 0x0 0x0 Skew = bit value x 8ns.  Value is correct to within ± 8ns.\n7:4 Pair 3,6 (MDI[1]±) RO 0x0 0x0 Skew = bit value x 8ns.  Value is correct to within ± 8ns.\n3:0 Pair 1,2 (MDI[0]±) RO 0x0 0x0 Skew = bit value x 8ns.  Value is correct to within ± 8ns.\nTable 154: 1000BASE-T Pair Swap and Polarity\nPage 5, Register 21\nBits Field Mode HW Rst SW Rst Description\n15:7 Reserved RO 0x000 0x000 Reserved6 Register 20_5 \nand 21_5 validRO 0x0 0x0 The contents of 21_5.5:0 and 20_5.15:0 are valid only if \nRegister 21_5.6 = 11= Valid0 = Invalid\n5 C, D Crossover RO 0x0 0x0 1 = Channel C received on MDI[2]±\n      Channel D received on MDI[3]±0 = Channel D received on MDI[2]±      Channel C received on MDI[3]±\n4 A, B Crossover RO 0x0 0x0 1 = Channel A received on MDI[0]±\n      Channel B received on MDI[1]±0 = Channel B received on MDI[0]±      Channel A received on MDI[1]±\n3 Pair 7,8 (MDI[3]±) \nPolarityRO 0x0 0x0 1 = Negative\n0 = Positive\n2 Pair 4,5 (MDI[2]±) \nPolarityRO 0x0 0x0 1 = Negative\n0 = Positive\n1 Pair 3,6 (MDI[1]±) \nPolarityRO 0x0 0x0 1 = Negative\n0 = Positive\n0 Pair 1,2 (MDI[0]±) \nPolarityRO 0x0 0x0 1 = Negative\n0 = Positive\nTable 155: Copper Port Packet Generation\nPage 6, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:8 Packet Burst R/W 0x00 Retain 0x00 = Continuous\n0x01 to 0xFF = Burst 1 to 255 packets\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 154 Document Classification: General May 5, 2017, Advance\n 7 Packet Generator \nTransmit Trigger/StatusR/W 0x0 Retain This bit is used to trigger the packet generator to send \nanother burst packets and also indicates the status of the \npacket generator in burst mode.This bit is valid only when Re g 16_6.6 = ‘1’, Reg 16_6.3 = \n‘1’, and Reg 16_6.15:8 is not equal to zero \nRead: \n1 = Packet generator is done transmitting data0 = Packet generator is transmitting data\nWrite:\nWhen this bit is 1, writing ‘0’ will trigger the packet \ngenerator to send another burst of packets.When this bit is 0, Writing ‘0 ’ or ‘1’ will have no effect.\n6 Packet Generator \nSelf Clear ControlR/W 0x0 Retain This bit controls th e behavior of Reg 16_6.3 (Enable \nPacket Generator Bit) to stay in the packet generator mode or resume normal operation after all packets are sent. This bit is valid only in burst m ode and ignored in continuous \nmode. 1 = Reg 16_6.3 stays in packet generator mode after all packets are sent0 = Reg 16_6.3 self clears after all packets are sent\n5 Reserved R/W 0x0 Retain Reserved\n4 Enable CRC \ncheckerR/W 0x0 Retain 1 = Enable\n0 = Enable\n3 Enable packet \ngeneratorR/W 0x0 Retain 1 = Enable\n0 = Enable\n2 Payload of packet \nto transmitR/W 0x0 Retain 0 = Pseudo-random\n1 = 5A,A5,5A,A5,...\n1 Length of packet \nto transmitR/W 0x0 Retain 1 = 1518 bytes\n0 = 64 bytes\n0 Transmit an \nErrored packetR/W 0x0 Retain 1 = Tx packets with CRC errors & Symbol Error\n0 = No errorTable 155: Copper Port Packet Generation (Continued)\nPage 6, Register 16\nBits Field Mode HW Rst SW Rst Description\nTable 156: Copper Port CRC Counters\nPage 6, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:8 Packet Count RO 0x00 Retain 0x00 = No packets received\n0xFF = 256 packets received (max count).Bit 16_6.4 must be set to 1 in order for register to be valid.\n7:0 CRC Error Count RO 0x00 Retain 0x00 = No CRC errors detect ed in the packets received.                                              \n0xFF = 256 CRC errors detected in the packets received (max count).Bit 16_6.4 must be set to 1 in order for register to be valid.\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 155\n Table 157: Checker Control\nPage 6, Register 18\nBits Field Mode HW Rst SW Rst Description\n15:5 Reserved R/W 0x000 Retain Reserved\n4 CRC Counters \nResetR/W, SC 0x0 0x0 Writing ‘1’ to this bit clears the Packet/CRC Counters \nRegister (Reg 17_6). Af ter writing ‘1’, this bit self-clears to \n‘0’\n1 = Resets/Clears the Pack et/CRC Counters Register\n3 Enable Stub Test R/W 0x0 Retain 1 = Enable stub test\n0 = Normal Operation\n2:0 Reserved R/W 0x0 Retain Reserved\nTable 158: Copper Port Packet Generator IPG Control\nPage 6, Register 19\nBits Field Mode HW Rst SW Rst Description\n15:8 Reserved R/W 0x00 Retain Reserved7:0 IPG Length R/W 0xB Retain These bits de fine the length of inter-packet-gap (IPG) \nbetween packets sent by the packet generator. The IPG length is the programmed value + 1. Unit is in number of \nbytes.\nTable 159: Misc Test\nPage 6, Register 26\nBits Field Mode HW Rst SW Rst Description\n15 Reserved Reserved.14:13 Reserved R/W 0x0 Retain Reserved12:8 Temperature \nThresholdR/W 0x19 Retain Temperature in C = 5 x 26_6.4:0 - 25\ni.e. for 100C the value is 11001\n7 Temperature \nSensor Interrupt EnableR/W 0x0 Retain 1 = Interrupt Enable\n0 = Interrupt Disable\n6 Temperature \nSensor InterruptRO, LH 0x0 0x0 1 = Temperature Reached Threshold\n0 = Temperature Below Threshold\n5 Reserved R/W 0x0 Retain Reserved\n4:0 Temperature \nSensor (5-bit)RO xxxxx xxxxx Temperature in C = 5 x 26_6.4:0 - 25\ni.e. for 100C the value is 11001\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 156 Document Classification: General May 5, 2017, Advance\n Table 160: Packet Generation\nPage 18, Register 16\nBits Field Mode HW Rst SW Rst Description\n15:8 Packet Burst R/W 0x00 Retain 0x00 = Continuous\n0x01 to 0xFF = Burst 1 to 255 packets\n7:5 Enable Packet \nGeneratorR/W, SC 0x0 Retain 000 = Normal Operation\n010 = Generate Packets on Copper Interface100 = Generate Packets on SGMII110 = Generate Packets on QSGMIIelse = Reserved\n4 Packet Generator \nTransmit Trigger/StatusR/W 0x0 Retain This bit is used to trigger the packet generator to send \nanother burst packets and also indicates the status of the \npacket generator in burst mode.\nThis bit is valid only when Reg 16_18.3 = ‘1’ and  Reg 16_\n18.15:8 is not equal to zero \nRead: \n1 = Packet generator is done transmitting data0 = Packet generator is transmitting data\nWrite:\nWhen this bit is 1, writing ‘0’ will trigger the packet \ngenerator to send another burst of packets.When this bit is 0, Writing ‘0 ’ or ‘1’ will have no effect.\n3 Packet Generator \nSelf Clear ControlR/W 0x0 Retain This bit controls th e behavior of Reg 16_18.7:5 (Enable \nPacket Generator Bits) to stay in the packet generator mode or resume normal operation after all packets are sent. This bit is valid only in  burst mode and ignored in \ncontinuous mode. 1 = Reg 16_18.7:5 stays in pa cket generator mode after all \npackets are sent0 = Reg 16_18.7:5 self clears after all packets are sent\n2 Payload of packet \nto transmitR/W 0x0 Retain 1 = 5A,A5,5A,A5,...\n0 = Pseudo-random\n1 Length of packet \nto transmitR/W 0x0 Retain 1 = 1518 bytes\n0 = 64 bytes\n0 Transmit an \nErrored packetR/W 0x0 Retain 1 = Tx packets with CRC errors & Symbol Error\n0 = No error\nTable 161: CRC Counters\nPage 18, Register 17\nBits Field Mode HW Rst SW Rst Description\n15:8 Packet Count RO 0x00 Retain 0x00 = No packets received\n0xFF = 256 packets received (max count).Bit 16_18.4 must be set to enable the counter in order for register to be valid.\nPHY Register Description\nPHY MDIO Register Description\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 157\n 7:0 CRC Error Count RO 0x00 Retain 0x00 = No CRC errors detect ed in the packets received.                                              \n0xFF = 256 CRC errors detected in the packets received (max count).Bit 16_18.4 must be set to enable the counter in order for register to be valid.Table 161: CRC Counters (Continued)\nPage 18, Register 17\nBits Field Mode HW Rst SW Rst Description\nTable 162: Checker Control\nPage 18, Register 18\nBits Field Mode HW Rst SW Rst Description\n15:5 Reserved R/W 0x0 Retain Reserved\n4 CRC Counters \nResetR/W, SC 0x0 Retain Writing ‘1’ to this bit clears the Packet/CRC Counters \nRegister (Reg 17_18). After writing ‘1’, this bit self-clears to \n‘0’\n1 = Resets/Clears the Pack et/CRC Counters Register\n3 Reserved R/W 0x0 Retain Reserved\n2:0 Enable CRC \nCheckerR/W 0x00 Retain 000 = Disable/reset CRC Checker\n010 = Check data from Copper interface100 = Check data from SGMII110 = Check data from QSGMIIelse = Reserved\nTable 163: Packet Generator IPG Control\nPage 18, Register 19\nBits Field Mode HW Rst SW Rst Description\n15:8 Reserved R/W 0x00 Retain Reserved7:0 IPG Length R/W 0xB Retain These bits de fine the length of inter-packet-gap (IPG) \nbetween packets sent by the packet generator.  The IPG length is the programmed value + 1. Unit is in number of \nbytes.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 158 Document Classification: General May 5, 2017, Advance\n Table 164: General Control Register 1\nPage 18, Register 20\nBits Field Mode HW Rst SW Rst Description\n15 Reset R/W, SC 0x0 0x0 Mode Software Reset. Affects page 6 and 18.\nWriting a 1 to this bit causes  the PHY state machines to be \nreset. When the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.  1 = PHY reset0 = Normal operation\n14:7 Reserved R/W 0x4 Retain Reserved\n6:4 Reserved R/W 0x0 Retain Reserved3 Reserved R/W 0x0 Retain Reserved\n2:0 MODE[2:0] R/W See Descr. Update Changes to this bit are disruptive to  the normal operation; \ntherefore, any changes to these registers must be followed \nby a software reset to take effect.On hardware reset these bits take on the value of MODE[2:0].\n0x0 0x0 000 = QSGMII (System mode) to Copper\n001 = SGMII (System mode) to Copper010 = QSGMII (System mode) to 1000BASE-X011 = QSGMII (System mode) to 100BASE-FX (Reg 20_\n18.6 = \'0\')QSGMII (System mode) to Auto Media Detect Copper/100BASE-FX (Reg 20_18.6 = \'1\')100 = Reserved101 = Reserved110 = Reserved111 = Reserved\nElectrical Specifications\nAbsolute Maximum Ratings\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 159\n 4 Electrical Specifications\n4.1 Absolute Maximum Ratings\n                         \n                                                                                                                                                                                                                Table 165: Absolute Maximum Ratings1\nStresses above those listed in Absolute Maximum Ratings may cause permanent device failure.  Functionality at or above \nthese limits is not implied. Exposure to absolute maximum ratings for extended periods ma y affect device reliability. \nSymbol Parameter Min Typ Max Units\nVDDA18 Power Supply Voltage on AVDD18 with respect to VSS -0.5 2.5 V\nVDD Power Supply Voltage on DVDD with respect to VSS -0.5 1.5 V\nVDDA33 Power Supply Voltage on AVDD33 with respect to VSS -0.5 3.6 V\nVDDOL Power Supply Voltage on VDDOL with respect to VSS -0.5 3.6 V\nVDDOR Power Supply Voltage on VDDOR with respect to VSS -0.5 3.6 V\nVDDOM Power Supply Voltage on VDDOM with respect to VSS -0.5 3.6 V\nVDDC Power Supply Voltage on VDDC with respect to VSS -0.5 2.5 V\nVPIN Voltage applied to any digital input pin -0.5 5.0 or VDDO + \n0.7, whichever is \nlessV\nTSTORAGE Storage temperature -55 +1252°C\n1. On power-up, no special powe r supply sequencing is required.\n2. 125 °C is only used as bake temperature for not more than 24 hours. Long term storage (e.g weeks or longer) should be kept at 85 °C or \nlower.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 160 Document Classification: General May 5, 2017, Advance\n 4.2 Recommended Operating Conditions\n                         \n                                                                                                                                                                                                                Table 166: Recommended Operating Conditions\nSymbol Parameter Condition Min Typ Max Units\nVDDA181AVDD18 supply For AVDD18 1.71 1.8 1.89 V\nVDDC1VDDC supply For VDDC 1.71 1.8 1.89 V\nVDDA33 AVDD33 supply For AVDD33 3.13 3.3 3.47 V\nVDD1DVDD supply For DVDD at 1.0V 0.95 1.0 1.05 V\nVDDOL1VDDOL supply For VDDOL at 1.8V 1.71 1.8 1.89 V\nFor VDDOL at 2.5V 2.38 2.5 2.63 V\nFor VDDOL at 3.3V 3.13 3.3 3.47 V\nVDDOR1VDDOR supply For VDDOR at 1.8V 1.71 1.8 1.89 V\nFor VDDOR at 2.5V 2.38 2.5 2.63 V\nFor VDDOR at 3.3V 3.13 3.3 3.47 V\nVDDOM1VDDOM supply For VDDOM at 1.2V 1.14 1.2 1.26 V\nFor VDDOM at 1.8V 1.71 1.8 1.89 V\nFor VDDOM at 2.5V 2.38 2.5 2.63 VFor VDDOM at 3.3V 3.13 3.3 3.47 V\nRSET Internal bias reference Resistor connected to V\nSS 5000 ± 1% \nToleranceW\nTA Commercial Ambient \noperating temperature07 02°C\nTJ Maximum junction \ntemperature1253°C\n1. Maximum noise allowed on supplies is 50 mV peak-peak.\n2. Commercial operating temperatures are typically below 70 °C, e.g, 45 °C ~55 °C. The 70 °C max is Marvell® specification limit\n3. Refer to white paper on TJ Thermal Calculations for more information.\nElectrical Specifications\nPackage Thermal Information\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 161\n 4.3 Package Thermal Information\n4.3.1 Thermal Conditions for 128-pin LQFP Package\n                         \n                                                                                                                                                                                                                Table 167: Thermal Conditions for 128-pin LQFP Package\nSymbol Parameter Condition Min Typ Max Units\nθJA Thermal resistance1 - junction to \nambient for the 128-Pin, LQFP package\nθJA =  (TJ - TA)/ P\nP = Total power dissipation JEDEC 3 in. x 4.5 in. 4-layer \nPCB with no air flow24.9 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 1 meter/sec air flow21.8 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 2 meter/sec air flow20.9 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 3 meter/sec air flow20.3 °C/W\nψJT Thermal characteristic \nparametera - junction to top \ncenter of the 128-Pin, LQFP package\nψJT  = (TJ-Ttop)/P.\nP = Total power dissipation, Ttop: \nTemperature on the top center of the package.JEDEC 3 in. x 4.5 in. 4-layer \nPCB with no air flow0.50\n°C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 1 meter/sec air flow0.75 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 2 meter/sec air flow0.90 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 3 meter/sec air flow1.01 °C/W\nθJC Thermal resistancea - junction to \ncase for the 128-Pin, LQFP package\nθJC =  (TJ - TC)/ Ptop\nPtop =   Power dissipation from \nthe top of the packageJEDEC with no air flow 9.8 °C/W\nθJB Thermal resistancea - junction to \nboard for the 128-Pin, LQFP package\nθJB =  (TJ - TB)/ Pbottom\nPbottom  =   Power dissipation from \nthe bottom of the package to the PCB surface.JEDEC with no air flow 15.1\n°C/W\n1. Refer to white paper on TJ Thermal Calculations for more information.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 162 Document Classification: General May 5, 2017, Advance\n 4.3.2 Thermal Conditions for 196-pin TFBGA Package\n                         \n                                                                                                                                                                                                                Table 168: Thermal Conditions for 196-pin TFBGA Package\nSymbol Parameter Condition Min Typ Max Units\nθJA Thermal resistance1 - junction to \nambient for the 196-Pin, TFBGA package\nθJA =  (TJ - TA)/ P\nP = Total power dissipation JEDEC 3 in. x 4.5 in. 4-layer \nPCB with no air flow29.16 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 1 meter/sec air flow27.05 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 2 meter/sec air flow26.23 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 3 meter/sec air flow25.70 °C/W\nψJT Thermal characteristic \nparametera - junction to top \ncenter of the 196-Pin, TFBGA package\nψJT  = (TJ-Ttop)/P.\nP = Total power dissipation, Ttop: \nTemperature on the top center of the package.JEDEC 3 in. x 4.5 in. 4-layer \nPCB with no air flow0.43\n°C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 1 meter/sec air flow0.54 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 2 meter/sec air flow0.62 °C/W\nJEDEC 3 in. x 4.5 in. 4-layer \nPCB with 3 meter/sec air flow0.68 °C/W\nθJC Thermal resistancea - junction to \ncase for the 196-Pin, TFBGA package\nθJC =  (TJ - TC)/ Ptop\nPtop =   Power dissipation from \nthe top of the packageJEDEC with no air flow 8.94 °C/W\nθJB Thermal resistancea - junction to \nboard for the 196-Pin, TFBGA package\nθJB =  (TJ - TB)/ Pbottom\nPbottom  =   Power dissipation from \nthe bottom of the package to the PCB surface.JEDEC with no air flow 19.44\n°C/W\n1. Refer to white paper on TJ Thermal Calculations for more information.\nElectrical Specifications\nCurrent Consumption\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 163\n 4.4 Current Consumption\n4.4.1 Current Consumption AVDD18 + VDDC\n                         \nTable 169: Current Consumption AVDD18 + VDDC\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIAVDD18\n+ IVDDC1.8V Power AVDD18, \nVDDCQSGMII to 1000BASE-T link with traffic 321 mA\nQSGMII to 1000BASE-T EEE 155 mA\nQSGMII to 100BASE-TX link with traffic 171 mAQSGMII to 100BASE-TX EEE 129 mA\nQSGMII to 10BASE-T link with traffic 135 mA\nQSGMII to 10BASE-Te EEE with traffic 132 mAQSGMII to Copper Energy Detect 108 mA\nQSGMII to Copper Energy Detect with \nSystem Interface Power Down65 mA\nQSGMII to Copper IEEE Power Down 82 mA\nQSGMII to Copper IEEE Power Down \nwith System Interface Power Down37 mA\nQSGMII to Fiber \n(1000BASE-X/100BAS E-FX/SGMII) link \nwith traffic321 mA\nSGMII to 1000BASE-T link with traffic 358 mA\nSGMII to 1000BASE-T EEE 191 mA\nSGMII to 100BASE-TX link with traffic 207 mA\nSGMII to 100BASE-TX EEE 165 mASGMII to 10BASE-T link with traffic 171 mA\nSGMII to 10BASE-Te EEE with traffic 168 mA\nSGMII to Copper Energy Detect 150 mASGMII to Copper Energy Detect with \nSystem Interface Power Down87 mA\nSGMII to Copper IEEE Power Down 119 mA\nSGMII to Copper IEEE Power Down \nwith System Interface Power Down58 mA\nSGMII to Fiber \n(1000BASE-X/100BASE-FX/SGMII) link with traffic\n1116 mA\nSGMII to Fiber \n(1000BASE-X/100BASE-FX/SGMII) IEEE Power Down\n177 mA\nSGMII to Fiber \n(1000BASE-X/100BASE-FX/SGMII) IEEE Power Down with System Interface Power Down\n139 mA\nReset 26 mA\n1. Applicable when device is c onfigured as two ports SGMII (system) to Fi ber (media) with QSGMII crossover enabled.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 164 Document Classification: General May 5, 2017, Advance\n 4.4.2 Current Consumption AVDD33\n                         \n                         Table 170: Current Consumption AVDD33\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIVDDA33 3.3V Power AVDD33 QSGMII to 1000B ASE-T link with traffic 224 mA\nQSGMII to 1000BASE-T EEE 35 mA\nQSGMII to 100BASE-TX link with traffic 59 mAQSGMII to 100BASE-TX EEE 11 mA\nQSGMII to 10BASE-T li nk with traffic 120 mA\nQSGMII to 10BASE-Te EEE with traffic 100 mA\nQSGMII to Copper Energy Detect 3 mA\nQSGMII to Copper Energy Detect with \nSystem Interface Power Down3m A\nQSGMII to Copper IEEE Power Down 3 mA\nQSGMII to Copper IEEE Power Down \nwith System Interface Power Down3m A\nSGMII to 1000BASE-T li nk with traffic 224 mA\nSGMII to 1000BASE-T EEE 35 mASGMII to 100BASE-TX link with traffic 59 mA\nSGMII to 100BASE-TX EEE 11 mA\nSGMII to 10BASE-T link with traffic 120 mASGMII to 10BASE-Te EE E with traffic 100 mA\nSGMII to Copper Energy Detect 3 mA\nSGMII to Copper Energy Detect with \nSystem Interface Power Down3m A\nSGMII to Copper IEEE Power Down 3 mA\nSGMII to Copper IEEE Power Down \nwith System Interface Power Down3m A\nReset 3 mA\nNoteAVDD33 is not used when the device is in Fiber only mode of operations\nElectrical Specifications\nCurrent Consumption\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 165\n 4.4.3 Current Consumption DVDD\n                         \nTable 171: Current Consumption DVDD\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIDVDD Power to\ndigital core at 1.0VDVDD QSGMII to 1000BASE-T link with traffic 278 mA\nQSGMII to 1000BASE-T EEE 49 mA\nQSGMII to 100BASE-TX link with traffic 62 mAQSGMII to 100BASE-TX EEE 37 mA\nQSGMII to 10BASE-T link with traffic 36 mA\nQSGMII to 10BASE-Te EEE with traffic 33 mAQSGMII to Copper Energy Detect 27 mA\nQSGMII to Copper Energy Detect with \nSystem Interface Power Down23 mA\nQSGMII to Copper IEEE Power Down 25 mA\nQSGMII to Copper IEEE Power Down \nwith System Interface Power Down21 mA\nQSGMII to Fiber (1000BASE-X/SGMII) \nlink with 1000 Mbps traffic194 mA\nQSGMII to Fiber (100BASE-FX/SGMII) \nlink with 100 Mbps traffic97 mA\nQSGMII to Fiber (SGMII) link with 10 \nMbps traffic85 mA\nQSGMII to Fiber \n(1000BASE-X/100B ASE-FX/SGMII) \nIEEE Power Down76 mA\nSGMII to 1000BASE-T li nk with traffic 280 mA\nSGMII to 1000BASE-T EEE 54 mA\nSGMII to 100BASE-TX link with traffic 64 mA\nSGMII to 100BASE-TX EEE 42 mASGMII to 10BASE-T link with traffic 37 mASGMII to 10BASE-Te EEE with traffic 36 mA\nSGMII to Copper Energy Detect 33 mA\nSGMII to Copper Energy Detect with \nSystem Interface Power Down22 mA\nSGMII to Copper IEEE Power Down 30 mA\nSGMII to Copper IEEE Power Down \nwith System Interface Power Down19 mA\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 166 Document Classification: General May 5, 2017, Advance\n 4.4.4 Current Consumption VDDOL \n                         \n4.4.5 Current Consumption VDDOR \n                         IDVDD  \n(Cont.)Power to \ndigital core at 1.0V (Cont.)DVDD \n(Cont.)SGMII to Fiber \n(1000BASE-X/100BASE- FX/SGMII) link \nwith traffic\n148 mA\nSGMII to Fiber \n(1000BASE-X/1 00BASE-FX/\nSGMII) IEEE Power Down116 mA\nSGMII to Fiber \n(1000BASE-X/100B ASE-FX/SGMII) \nIEEE Power Down with System Interface Power Down\n116 mA\nReset 14 mA\n1. Applicable when device is c onfigured as two ports SGMII (system) to Fi ber (media) with QSGMII crossover enabled.Table 171: Current Consumption DVDD (Continued)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nTable 172: Current Consumption VDDOL\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIVDDOL 1.8V I/O \nSupplyVDDOL 1 mA\n2.5V I/O \nSupply1m A\n3.3V I/O \nSupply1m A\nTable 173: Current Consumption VDDOR\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIVDDOR 1.8V I/O \nSupplyVDDOR 1 mA\n2.5V I/O \nSupply1m A\n3.3V I/O \nSupply1m A\nElectrical Specifications\nCurrent Consumption\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 167\n 4.4.6 Current Consumption VDDOM \n                         \n                                                                                                                                                                                                                Table 174: Current Consumption VDDOM\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nIVDDOM 1.2V I/O \nSupplyVDDOM 1 mA\n1.8V I/O \nSupply1m A\n2.5V I/O \nSupply1m A\n3.3V I/O \nSupply1m A\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 168 Document Classification: General May 5, 2017, Advance\n 4.5 DC Operating Conditions\n4.5.1 Digital Pins \n                         \n4.5.2 LED Pins \n                         Table 175: Digital Pins\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nVIH Input high \nvoltage All digital inputs VDDO  = 3.3V 2.0 VDDO + 0.6V V\nVDDO = 2.5V 1.75 VDDO + 0.6V V\nVDDO = 1.8V 1.26 VDDO + 0.6V VVDDO = 1.2V 0.84 VDDO + 0.6V V\nVIL Input low \nvoltage All digital inputs VDDO = 3.3V -0.3 0.8 V\nVDDO = 2.5V -0.3 0.75 VVDDO = 1.8V -0.3 0.54 V\nVDDO = 1.2V -0.3 0.36 V\nVOH High level \noutput voltage All digital outputs IOH = -4 mA VDDO - 0.4V V\nVOL Low level \noutput voltage All digital outputs IOL = 4 mA 0.4 V\nI\nILK Input leakage \ncurrentWith internal \npull-up resistor10\n-50uA\nAll others without \nresistor10 uA\nCIN Input \ncapacitanceAll pins 5 pF\nTable 176: LED Pins\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nVOH High level output \nvoltage All LED outputs IOH = -15 mA VDDO - 0.75V V\nVOL Low level output \nvoltage All LED outputs IOL = 15 mA 0.75 V\nIMAX Total maximum \ncurrent per port1All LED pins 35 mA\nIILK Input leakage \ncurrentAll LED pins 10\n-50uA\nCIN Input capacitance All LED pins 5 pF\n1. Each port can support up to four LED outputs. The maximum cu rrent per LED is dependent on the number of LED outputs used per port. \nFor example, when using two LEDs per port, the maximum current per LED is 65/2 = 32.5 mA.\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 169\n 4.5.3 RESETn Pin \n                         \n4.5.3.1 Internal Resi stor Description \n                         \n4.5.4 IEEE DC Transceiver Parameters\n                         Table 177: RESETn Pin \nSymbol Parameter Pins Condition Min Typ Max Units\nVIH Input high \nvoltage RESETn VDDO = 2.5V/3.3V 1.75 VDDO + 0.6V V\nVDDO = 1.8V 1.26 VDDO + 0.6V V\nVIL Input low \nvoltage RESETn VDDO = 2.5V/3.3V -0.3 0.75 V\nVDDO = 1.8V -0.3 0.54 V\nTable 178: Internal Resister Description\nPin # Pin Name Resistor\n62 TRSTn Internal Pull-up\n58 TDI Internal Pull-up\n55 TMS Internal Pull-up54 TCK Internal Pull-up\nTable 179: IEEE DC Tran sceiver Parameters\nSymbol Parameter Pins Condition Min Typ Max Units\nVODIFF Absolute peak \ndifferential output voltageMDIP/N[1:0] 10BASE-T no cable 2.2 2.5 2.8 V\nMDIP/N[1:0] 10BAS E-T cable model 585\n1mV\nMDIP/N[1:0] 100BASE-TX  mode 0.950 1.0 1.050 V\nMDIP/N[3:0] 1000BASE-T20.67 0.75 0.82 V\nOvershoot2MDIP/N[1:0] 100BAS E-TX mode 0 5% V\nAmplitude \nSymmetry \n(positive/negative)MDIP/N[1:0] 100BASE-TX mode 0.98x 1.02x V+/V-\nVIDIFF Peak Differential \nInput VoltageMDIP/N[1:0] 10B ASE-T mode 5853mV\nSignal Detect \nAssertionMDIP/N[1:0] 100BAS E-TX mode 1000 4604mV peak-peak\nSignal Detect \nDe-assertionMDIP/N[1:0] 100BAS E-TX mode 200 3605mV peak-peak\n1. IEEE 802.3 Clause 14, Figure 14.9 shows the template for the “far  end” wave form. This template allows as little as 495 mV pe ak differential \nvoltage at the far end receiver.\n2. IEEE 802.3ab Figure 40 -19 points A&B.3. The input test is actually a template test; IEEE 802.3 Claus e 14, Figure 14.17 shows the template for the receive wave form.\n4. The ANSI TP-PMD specification requires that any received signa l with peak-to-peak differential amplitude greater than 1000 mV s hould \nturn on signal detect (internal signal in 100BASE-TX mode). The device will accept signals typically with 460 mV peak-to-peak d ifferential \namplitude.\n5. The ANSI-PMD specification requires that any received signal with peak-to-peak differential amplitude less than 200 mV should  de-assert \nsignal detect (internal signal in 100BASE-TX mode). The Alaska Quad will reject signals typically with peak-to-peak differentia l amplitude \nless than 360 mV.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 170 Document Classification: General May 5, 2017, Advance\n 4.5.5 SGMII\nSGMII specification is a de-facto standard proposed by Cisco. It is available at the Cisco website \nftp://ftp-eng.cisco/smii/sgmii.pdf.  It uses a modified LVDS specification based on the IEEE standard \n1596.3. Refer to that standard for the exact definition of the terminology used in the following table. \nThe device adds flexibility by allowing progr ammable output voltage swing and supply voltage \noption.\n4.5.5.1 Transmitter DC Characteristics \n                         \n                         Table 180: Transmitter DC Characteristics\nSymbol Parameter1Min Typ Max Units\nVOH Output Voltage High 1600 mV\nVOL Output Voltage Low 700 mV\nVRING Output Ringing 10 %\n|VOD|2Output Voltage Swing (differ ential, peak) Programmable - see Table 181 . mV peak\nVOS Output Offset Voltage (also called Common \nmode voltage)Variable - see Section 4.5.5.2, \nCommon Mode Voltage (Voffset) \nCalculations, on page 171  for details.mV\nRO Output Impedance (single-ended)\n(50 ohm termination)40 60 Ωs\nDelta RO Mismatch in a pair 10 %\nDelta VOD Change in VOD between 0 and 1 25 mV\nDelta VOS Change in VOS between 0 and 1 25 mV\nIS+, IS- Output current on short to VSS 40 mA\nIS+- Output current when S_OUT+ and S_OUT- \nare shorted12 mA\nIX+, IX- Power off leakage current 10 mA\n1. Parameters are measured with outputs AC connected with 100 ohm differential load.\n2. Output amplitude is programmable by writing to Register 26_1.2:0.\nTable 181: Programming SGMII Output Amplitude\nRegister 26_1 \nBitsField Description\n2:0 SGMII/Fiber \nOutput Amplitude1Differential voltage peak measured.Note that internal bias minus the di fferential peak voltage must be greater \nthan 700 mV. 000 = 14 mV001 = 112 mV010 = 210 mV011 = 308 mV100 = 406 mV101 = 504 mV110 = 602 mV111 = 700 mV\n1. Cisco SGMII specification limits are |VOD | = 150 mV - 400 mV peak differential.\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 171\n                          \n4.5.5.2 Common Mode Voltag e (Voffset) Calculations\nThere are four different main configurations fo r the SGMII/Fiber interface connections. These are:\n\uf06eDC connection to an LVDS receiver\n\uf06eAC connection to an LVDS receiver\n\uf06eDC connection to an CML receiver\n\uf06eAC connection to an CML receiver\nIf AC coupling or DC coupling to an LVDS receiver is used, the DC output levels are determined by \nthe following:\n\uf06eInternal bias. See Figure 32  for details. (If AVDD18 is used to generate the internal bias, the \ninternal bias value will typically be 1.05V.)\n                         \n\uf06eThe output voltage swing is programmed by Register 26_1.2:0 (see Table 181 on page 170 ).\nVoffset (i.e., common mode voltage) = internal bias - single-ended peak-peak voltage swing. See \nFigure 33 on page 172  for details.\nIf DC coupling is used with a CML receiver, then the DC levels will be determined by a combination \nof the MACs output structure and the input structure shown in the CML Inputs diagram in Figure 34 \non page 173 . Assuming the same MAC CML voltage levels and structure, the common mode output \nlevels will be determined by:\nVoffset (i.e., common mode voltage) = internal bias - single-ended peak-peak voltage swing/2. See \nFigure 34  for details.\nIf DC coupling is used, the output voltage DC levels are determined by the AC coupling \nconsiderations above, plus the I/O buffer structure of the MAC.Figure 32: CML I/Os\n                         \n50 ohmInternal bias1\nS_IN+\n50 ohmInternal bias\nS_IN-CML Inputs CML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n1. Internal bias is generated from the \nAVDDH supply and is typically 1.05V.\nNoteFor QSGMII, internal bias is also generat ed from the AVDDH supply and is typically \n1.38V for output termination, and 1.2V for input termination.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 172 Document Classification: General May 5, 2017, Advance\n                          \nFigure 33: AC connections (CML or LVDS receiver) or DC connection LVDS receiver\n                         \nCML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n(opposite of \nS_OUT+)\n1. Internal bias is generated from the AVDDH supply and is typically 1.05V.AC coupling Cap.V = Internal bias - Vpeak\nV = Voffset \nV = Voffset (i.e., common mode voltage) = Internal bias - Vpeak-peak \nVmin = Internal bias - 3 * Vpeak\nVmin must be greater than 700 mVSingle-ended Voltage details\nS_OUTP \nS_OUTN Internal bias - Vpeak\nVpeak\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 173\n                          \n4.5.5.3 Receiver DC Characteristics\n                         Figure 34: DC Connection to a CML Receiver\n                         \nCML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n(opposite of \nS_OUT+)\n1. Internal bias is generated from the AVDDH supply and is typically 1.05V.V = Internal bias\nV = Voffset \nV = Internal bias - \nVpeak-peak\nV = Voffset (i.e., common mode voltage) = Internal bias - Vpeak \nVmin = Internal bias - Vpeak-peak (single ended)\n(V min must be greater than 700 mV)Single-ended Voltage details\nS_OUTP \nS_OUTN Internal bias\nInternal bias50 ohmInternal bias1\nS_IN+\n50 ohmInternal bias\nS_IN-CML Inputs\nVpeak\nTable 182: Receiver DC Characteristics\nSymbol Parameter Min Typ Max Units\nVI Input Voltage range a or b 675 1725 mV\nVIDTH Input Differential Threshold -50 +50 mV \nVHYST Input Differentia l Hysteresis 25 mV\nRIN Receiver 100 Ω Differential Input Impedance 80 120 W\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 174 Document Classification: General May 5, 2017, Advance\n                          \n4.5.6 QSGMII\nQSGMII specification is a de-facto standard proposed  by Cisco. It is available at the Cisco website \nftp://ftp-eng.cisco/smii/sgmii.pdf.  It uses a modified LVDS specification based on the IEEE standard \n1596.3. Refer to that standard for the exact definition of the terminology used in the following table. \nThe device adds flexibility by allowing progr ammable output voltage swing and supply voltage \noption.\n4.5.6.1 Transmitter DC Characteristics\n                         Figure 35: Input Differential Hysteresis\n                         \n-VIDTHVIDTHVS_IN+  -  VS_IN-\nVHYSTReceiver High\nReceiver Low-50 mV +50 mV\nTable 183: Transmitter DC Characteristics\nSymbol Parameter Min Typ Max Units\nT_Band Baud Rate15000 Gsym/s\nT_Vdiff Output Differential Voltage (into floating Load \nRload=100 Ohm)2400 900 mVppd\nT_Rd Differential Resistance 80 100 120 Ohms\nT_SDD22 Differential Output Return Loss (100 MHz to 2.5 \nGHz)3-8 dB\nT_SDD22 Differential Output Return Loss (2.5 GHz to 5 \nGHz)4dB\nT_SCC22 Common Mode Return Loss (100 MHz to 2.5 \nGHz)5-6 dB\nT_Ncm Transmitter Common Mode Noise 5% of \nT-VdiffmVppd\nOutput current into or out of driver pins when \neither SHORT to GND or each other6100 mA\nT_Vcm Output Common Mode Voltage\nSee Note7, See Note8, See Note90.0 1.8 V - Load Type010\n735 1135 mV - Load Type1\n1. CEI-6G-SR is defined to operate between baud rates of 4.976 and 6.375 Gsym/s, However QSGMII will operate at 5 Gsym/s with a \ntolerance of +/-100ppm.\n2. Absolute driver output voltage shall be between -0.1V and 1.9V with respect to local ground. See Figure 40 on page 179  for details.\n3. See Figure 39 on page 178\n4. See Figure 39\n5. See Figure 39\n6. ±100 mA\n7. For both Load Types: R_Rdin=100 Ohms+/- 20 Ohms.For Vcm definition, see Figure 40 on page 179 .\n8. For Load Type 1: R_ZVtt<30Ohms; Vtt is defined follows: Load Type 1: R_Vtt =1.2V +5%/-8%\n9. DC Coupling compliance is Type 1. It is acceptable for a Transmitter to restrict the range of T_Vdiff in order to comply with  the specified T_\nVcm range. For a transmitter which supports multiple T_Vdiff le vels, it is acceptable for a Transmitter to claim DC Compliance if it meets \nthe T_Vcm ranges for at least one of its T_Vdiff setting as  long as those settings that are compliant are indicated.\n10.Load Type 0 with min T_Vdiff, AC Coupling or floating load.\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 175\n                          \n4.5.6.2 Common Mode Voltag e (Voffset) Calculations\nThere are four different main configurations fo r the SGMII/Fiber interface connections. These are:\n\uf06eDC connection to an LVDS receiver\n\uf06eAC connection to an LVDS receiver\n\uf06eDC connection to an CML receiver\n\uf06eAC connection to an CML receiver\nIf AC coupling or DC coupling to an LVDS receiver is used, the DC output levels are determined by \nthe following:\n\uf06eInternal bias. See Figure 32 on page 171  for details. (If AVDD18 is used to generate the internal \nbias, the internal bias value will typically be 1.05V.)\n                         \n\uf06eThe output voltage swing is programmed by Register 26_1.2:0 (see Table 181 on page 170 ).\nVoffset (i.e., common mode voltage) = internal bias - single-ended peak-peak voltage swing. See \nFigure 33 on page 172  for details.\nIf DC coupling is used with a CML receiver, then the DC levels will be determined by a combination \nof the MACs output structure and the input structure shown in the CML Inputs diagram in Figure 34 \non page 173 . Assuming the same MAC CML voltage levels and structure, the common mode output \nlevels will be determined by:\nVoffset (i.e., common mode voltage) = internal bias - single-ended peak-peak voltage swing/2. See \nFigure 34  for details.\nIf DC coupling is used, the output voltage DC levels are determined by the AC coupling \nconsiderations above, plus the I/O buffer structure of the MAC.Figure 36: CML I/Os\n                         \n50 ohmInternal bias1\nS_IN+\n50 ohmInternal bias\nS_IN-CML Inputs CML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n1. Internal bias is generated from the \nAVDDH supply and is typically 1.05V.\nNoteFor QSGMII, internal bias is also generat ed from the AVDDH supply and is typically \n1.38V for output termination, and 1.2V for input termination.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 176 Document Classification: General May 5, 2017, Advance\n                          \nFigure 37: AC connections (CML or LVDS receiver) or DC connection LVDS receiver\n                         \nCML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n(opposite of \nS_OUT+)\n1. Internal bias is generated from the AVDDH supply and is typically 1.05V.AC coupling Cap.V = Internal bias - Vpeak\nV = Voffset \nV = Voffset (i.e., common mode voltage) = Internal bias - Vpeak-peak \nVmin = Internal bias - 3 * Vpeak\nVmin must be greater than 700 mVSingle-ended Voltage details\nS_OUTP \nS_OUTN Internal bias - Vpeak\nVpeak\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 177\n                          \n4.5.6.3 Receiver DC Characteristics\n                         Figure 38: DC Connection to a CML Receiver\n                         \nCML Outputs\n50 ohmInternal bias1\n50 ohm\nIsinkS_OUT+\nS_OUT-\n(opposite of \nS_OUT+)\n1. Internal bias is generated from the AVDDH supply and is typically 1.05V.V = Internal bias\nV = Voffset \nV = Internal bias - \nVpeak-peak\nV = Voffset (i.e., common mode voltage) = Internal bias - Vpeak \nVmin = Internal bias - Vpeak-peak (single ended)\n(V min must be greater than 700 mV)Single-ended Voltage details\nS_OUTP \nS_OUTN Internal bias\nInternal bias50 ohmInternal bias1\nS_IN+\n50 ohmInternal bias\nS_IN-CML Inputs\nVpeak\nTable 184: Receiver DC Characteristics\nSymbol Parameter Min Typ Max Units\nR_Baud RX Baud Rate15.00 GSym/s\nR_Vdiff Input Differential Voltage2100 900 mVppd\nR_Rdin Differential Resistance 80 100 120 Ohms\nR_Zvtt Bias Voltage Source Impedance (Load Type 1)330 Ohms\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 178 Document Classification: General May 5, 2017, Advance\n                          R_SDD1 Differential Input Return Loss (100MHz to 2.5 \nGHz)4-8 dB\nR_SDD1 Differential Input Return Loss (2.5 GHz to 5 \nGHz)5dB\nR_SCC1 Common Mode Input Re turn Loss (100 MHz to \n2.5 GHz)6-6 dB\nR_Vtt Termination Voltage7Not \nSpecifiedNot \nSpecifiedNot \nSpecified8R_Vtt \nfloating, Load Type0\n1.2-8% 1.2+5% R_Vtt=1.2V \nNominal, Load Type1\nR_Vrcm Input Common Mode Voltage\n9-0.05 1.85 V\n720 R_Vtt-10 mV\nn Wander Divider1010\n1. CEI-6G-SR is defined to operate between baud rates of 4.976 and 6.375 Gsym/s, However QSGMII will operate at 5 Gsym/s with a \ntolerance of +/-100ppm.\n2. Min Value is changed from the standard and reduced to 100 mV.\n3. Load Type 1 is with DC Coupling.4. See Figure 39 on page 178\n5. See Figure 39\n6. See Figure 39\n7. For floating load, input resistance must be > iK Ohms.\n8. Input Common Mode voltage for AC-Coupled or floating load input with min T_Vdiff\n9. For Vcm definition, see Figure 40 on page 179 .\n10.See Figure 2-27 & Figure 2-28 in CEI-6G-SR document for detailsTable 184: Receiver DC Characteristics (Continued)\nSymbol Parameter Min Typ Max Units\nFigure 39: Driver and Receiver  Differential Return Loss\n                         \n\nElectrical Specifications\nDC Operating Conditions\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 179\n                          \n4.5.7 REFCLKP/N Recei ver Specifications\n                         \n                                                                                                                                                                                                                Figure 40: Definition of Driver Amplitude and Swing\n                         \nTable 185: REFCLKP/N Receiver Specifications\nSymbol Parameter Condition Min Typ Max Units\nVi Input voltage range 0 AVDD18 V\nVicm Input common mode voltage range 300 1300 mV\nVicm_delta Variation of Input common mode 50 mV\nVid p-p Input differential voltage peak-to-peak 20011200 mV\nRin Receiver differential input impedance 80 100 120 W\n1. For 125 MHz single-ended clock, the minimum amplitude is 400 mV. The unused pin must be connected with 0.1 μF capacitor to ground.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 180 Document Classification: General May 5, 2017, Advance\n 4.6 AC Electrical Specifications\n4.6.1 Reset Timing\n                         \n                         \n4.6.2 XTAL_IN/XTAL_OUT Timing\n                         Table 186: Reset Timing\n(Over Full range of values listed in the Recomme nded Operating Conditions unless otherwise speci fied)\nSymbol Parameter Condition Min Typ Max Units\nTPU_RESET Valid power to RESET de-asserted 10 ms\nTSU_XTAL_IN Number of valid XTAL_IN cycles prior to \nRESET de-asserted10 clks\nTRESET Minimum reset pulse width during normal \noperation10 ms\nTRESET_MDIO Minimum wait time from RESET \nde-assertion to first MDIO access50 ms\nFigure 41: Reset Timing\n                         \nPower\nXTAL\nRESETTPU_RESET\nTSU_XTAL_IN\nTRESET\nTable 187: XTAL_IN/XTAL_OUT Timing1\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTP_XTAL_IN XTAL_IN Period 40\n-50 ppm40 40\n+50 ppmns\nTH_XTAL_IN XTAL_IN High time 13 20 27 ns\nTL_XTAL_IN XTAL_IN Low time 13 20 27 ns\nTR_XTAL_IN XTAL_IN Rise 10% to 90% - 3.0 5.0 ns\nTF_XTAL_IN XTAL_IN Fall  90% to 10% - 3.0 5.0 ns\nTJ_XTAL_IN XTAL_IN jitter2 (RMS) 12 kHz - 20 MHz (SGMII to \nFiber/SGMII mode)3p s\n12 kHz - 20 MHz (QSGMII to \ncopper/Fiber/SGMII mode)1p s\n1. If the crystal option is used, ensure that the frequency is  25 MHz ± 50 ppm. Capacitors must be chosen carefully - see applic ation note \nsupplied by the crystal vendor.\n2. PLL generated clocks are not recommended as input to XTAL_IN sinc e they can have excessive jitter. Zero delay buffers are als o not \nrecommended for the same reason.\nElectrical Specifications\nAC Electrical Specifications\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 181\n                          \n                         \n4.6.3 REFCLKP/N Recei ver Specifications\n                         Figure 42: XTAL_IN/XTAL_OUT Timing\n                         \nNoteIn order to meet the QSGMII transmit and receive jitter specifications, a 125 MHz or \n156.25 MHz reference clock input is required. The 25 MHz reference clock input option should not be used for applications using the QSGMII.TP_XTAL_IN\nTH_XTAL_IN TL_XTAL_IN\nTR_XTAL_IN TF_XTAL_INXTAL_IN\nTable 188: REFCLKP/N Receiver Specifications\n(Over Full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nAll voltages are given with respect to receiver circuit ground voltage\nSymbol Parameter Condition Min Typ Max Units\nTP_25_REF_ \nCLK25 MHz REF_CLK Period CLK_SEL[1:0] = 10140\n-50 ppm40 40\n+50 ppmns\nTH_25_REF_ \nCLK25 MHz REF_CLK High Time 13 20 27 ns\nTL_25_REF_ \nCLK25 MHz REF_CLK Low Time 13 20 27 ns\nTr/Tf Rise and Fall Time (10% - \n90%)260 3000 6400 ps\nTP_125_REF_ \nCLK125 MHz REF_CLK Peri od CLK_SEL[1:0] = 0118\n-50 ppm88\n+50 ppmns\nTH_125_REF_ \nCLK125 MHz REF_CLK High Time 2.6 4 5.4 ns\nTL_125_REF_ \nCLK125 MHz REF_CLK Low Time 2.6 4 5.4 ns\nTr/Tf Rise and Fall Time (10% - \n90%)260 600 1280 ps\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 182 Document Classification: General May 5, 2017, Advance\n                          \n4.6.4 LED to CONFIG Timing\n                         TP_156_REF_ \nCLK156.25 MHz REF_CLK Peri od CLK_SEL[1:0] = 0016.4\n-50 ppm6.4 6.4\n+50 ppmns\nTH_156_REF_ \nCLK156.25 MHz REF_CLK High \nTime2.1 3.2 4.3 ns\nTL_156_REF_ \nCLK156.25 MHz REF_CLK Low \nTime2.1 3.2 4.3 ns\nTr/Tf Rise and Fall Time (10% - \n90%)260 480 1024 ps\ntskew Skew tolerable at receiver \ninput to meet setup and hold time requirements325 ps\nT\nJ_REF_CLK REF_CLK Jitter (RMS) 12 kHz - 20 MHz \n(SGMII mode)3p s\n12 kHz - 20 MHz \n(QSGMII mode)1p s\n1. See Section 2.17, Configuring the Device, on page 88  for details.Table 188: REFCLKP/N Receiver  Specifications (Continued)\n(Over Full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nAll voltages are given with respect to receiver circuit ground voltage\nSymbol Parameter Condition Min Typ Max Units\nFigure 43: REF_CLK Timing\n                         \nTP_REF_CLK\nTH_REF_CLK TL_REF_CLK\nTR_REF_CLK TF_REF_CLKREF_CLKTJ_REF_CLK\nTable 189: LED to CONFIG Timing\nSymbol Parameter Condition Min Typ Max Units\nTDLY_CONFIG LED to CONFIG Delay 0 25 ns\nElectrical Specifications\nAC Electrical Specifications\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 183\n                          \n                                                                                                                                                                                                                Figure 44: LED to CONFIG Timing\n                         \nTDLY_CONFIGCONFIGLED\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 184 Document Classification: General May 5, 2017, Advance\n 4.7 SGMII Timing\n4.7.1 SGMII Output AC Characteristics \n                         \n                         \n4.7.2 SGMII Input AC Characteristics\n                         \n                                                                                                                                                                                                                Table 190: SGMII Output AC Characteristics \nSymbol Parameter Min Typ Max Units\nTFALL VOD Fall time (20% - 80%) 100 200 ps\nTRISE VOD Rise time (20% - 80%) 100 200 ps\nCLOCK Clock signal duty cycle @ 625 MHz 48 52 %T\nSKEW11Skew between two members of a differential pair 20 ps\nTSOUTPUT2SERDES output to RxClk_P/N 360 400 440 ps\nTOutputJitter Total Output Jitter Tolerance (Deterministic + \n14*rms Random)127 ps\n1. Skew measured at 50% of the transition.\n2. Measured at 50% of the transition.\nFigure 45: Serial Interface Rise and Fall Times\n                         \nS_OUTP/N\nTRISE TFALL\nS_CLKP/N\nTFALLTSOUTPUT\nTRISE\nTable 191: SGMII Input AC Characteristics\nSymbol Parameter Min Typ Max Units\nTInputJitter Total Input Jitter Tolerance (Deterministic + \n14*rms Random)599 ps\nElectrical Specifications\nQSGMII Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 185\n 4.8 QSGMII Timing\n4.8.1 QSGMII Output AC Characteristics\n                         \n                         \n4.8.2 QSGMII Receiver Input Ji tter Tolerance Specifications\n                         Table 192: QSGMII Outp ut AC Characteristics\nSymbol Parameter Min Typ Max Units\nTFALL VOD Fall time (20% - 80%) 30 ps\nTRISE VOD Rise time (20% - 80%) 30 ps\nTOutputJitter Total Output Jitter Tolerance 60 ps\nFigure 46: Serial Interface Rise and Fall Times\n                         \nS_OUTP/N\nTRISE TFALL\nS_CLKP/N\nTFALLTSOUTPUT\nTRISE\nTable 193: QSGMII Receiver Input Jitter Tolerance Specifications\nSymbol Parameter Min Typ Max Units\nR_BHPJ Bounded High Probability Jitter10.45 UIpp\nR_SJ-max Sinusoidal Jitter, maximum 5 UIppR_SJ-hf Sinusoidal Jitter, High Frequency 0.05 UIpp\nR_TJ Total Jitter (does not include Sinusoidal Jitter)\n20.60 UIpp\nR_X1 Eye Mask30.30 UI\nR_Y1 Eye Mask450 mV\nR_Y2 Eye Mask5450 mV\n1. This is the sum of Uncorrelated Bounded High Probability Jitter (0.15 UI) and Correlated Bounded High Probability Jitter (0.3 0 UI) \nUncorrelated Bounded High Probability Jitter: Jitter distribution where the value of the jitter show no correlation to any sign al level being \ntransmitted. Formally defined as deterministic jitter, T_DJ Co rrelated Bounded High Probability Jitter: Jitter distribution whe re the value of \nthe jitter shows a strong correlation to the signal level being tr ansmitted. This jitter may cons idered as being equalisable du e to its \ncorrelation to the signal level\n2. The link will operate with a BER or 10-15\n3. See Figure 47 on page 186\n4. See Figure 47\n5. See Figure 47\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 186 Document Classification: General May 5, 2017, Advance\n                          \n                                                                                                                                                                                                                Figure 47: Driver and Receiver Eye Mask\n                         \n\nElectrical Specifications\nMDC/MDIO Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 187\n 4.9 MDC/MDIO Timing\n                         \n                         \n                         Table 194: MDC/MDIO Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTDLY_MDIO MDC to MDIO (Output) Delay Time 0 20 ns\nTSU_ MDIO MDIO (Input) to MDC Setup Time 10 ns\nTHD_ MDIO MDIO (Input) to MDC Hold Time 10 ns\nTP_ MDC MDC Period 80 ns1\nTH_ MDC MDC High 30 ns\nTL_ MDC MDC Low 30 ns\nVHYST VDDO Input Hysteresis 360 mV\n1. Maximum frequency = 12.5 MHz.\nFigure 48:  MDC/MDIO Timing\n                         \nFigure 49: MDC/MDIO Input Hysteresis\n                         Valid DataMDC\nTHD_MDIO TSU_MDIOMDC\nTP_MDCTDLY_MDIO\nMDIO (Output)\nMDIO (Input)TH_MDCTL_MDC\nVHYSTHigh\nLow VIN\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 188 Document Classification: General May 5, 2017, Advance\n 4.9.1 JTAG Timing\n                         \n                         \n                                                                                                                                                                                                                Table 195: JTAG Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTP_TCK TCK Period 60 ns\nTH_TCK TCK High 12 ns\nTL_TCK TCK Low 12 ns\nTSU_TDI TDI, TMS to TCK Setup Time 10 ns\nTHD_TDI TDI, TMS to TCK Hold Time 10 ns\nTDLY_TDO TCK to TDO Delay 0 15 ns\nFigure 50: JTAG Timing\n                         \nTCK\nTDOTDLY_TDOTSU_TDI THD_TDITH_TCK TL_TCK\nTMSTDITP_TCK\nElectrical Specifications\nIEEE AC Transcei ver Parameters\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 189\n 4.10 IEEE AC Transceiver Parameters\n                         \n                                                                                                                                                                                                                Table 196: IEEE AC Tran sceiver Parameters\nIEEE tests are typically based on templates and cannot simply be specified by number. For an exact description of the \ntemplates and the test conditions, refer to the IEEE specifications:\n• 10BASE-T IEEE 802.3 Clause 14-2000• 100BASE-TX ANSI X3.263-1995• 1000BASE-T IEEE 802. 3ab Clause 40 Section 40.6.1.2 Figure 40-26 shows the template waveforms for transmitter \nelectrical specifications.\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Pins Condition Min Typ Max Units\nTRISE Rise time MDIP/N[1:0] 100BASE-TX 3.0 4.0 5.0 ns\nTFALL Fall Time MDIP/N[1:0] 100BASE-TX 3.0 4.0 5.0 ns\nTRISE/ TFALL \nSymmetryMDIP/N[1:0] 100BASE-TX 0 0.5 ns\nDCD Duty Cycle Distortion MDIP/N[1:0] 100BASE-TX 0 0.51ns, peak-peak\nTransmit Jitter MDIP/N[1:0] 100BASE-TX 0 1.4 ns, peak-peak\n1. ANSI X3.263-1995 Figure 9-3\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 190 Document Classification: General May 5, 2017, Advance\n 4.11 Latency Timing\n4.11.1 10/100/1000BASE-T to SGMII Latency Timing\n                         \n                         Table 197: 10/100/1000BASE-T to SGMII Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_MDI_SERT\nX_1000MDI SSD1 to S_OUTP/N Start of Packet 2921,2336 ns\nTDA_MDI_\nSERTX_1000MDI CSReset, CSExtend, CSExtend_Err \nto S_OUTP/N   /T/2921,2,3336 ns\nTAS_MDI_SERT\nX_100MDI /J/ to S_OUTP/N Start of Packet 6202732 ns\nTDA_MDI_\nSERTX_100MDI /T/ to S_OUTP/N /T/ 6202,3732 ns\nTAS_MDI_SERT\nX_10MDI Preamble to S_OUTP/N Start of \nPacket48172,45603 ns\nTDA_MDI_\nSERTX_10MDI ETD\nto S_OUTP/N /T/48172,3,45603 ns\n1. In 1000BASE-T the signals on the 4 MDI pairs arrive at differ ent times because of the skew introduced by the cable. All timin g on \nMDIP/N[3:0] is referenced from the latest arriving signal.\n2. Assumes Register 16.13:12 is set to 00, which is the minimu m latency. Each increase in setting adds 8 ns of latency 1000 Mbps , 40 ns in \n100 Mbps, and 400 ns in 10 Mbps.\n3. Minimum and maximum values on end of packet assume zero fr equency drift between the received signal on MDI and S_OUTP/N. The \nworst case variation will be outside these li mits if there is a frequency difference.\n4. Actual values depend on number of bits in preamble and number of  dribble bits, since nibbles on MII are aligned to start of f rame delimiter \nand dribble bits are truncated.\nFigure 51: 10/100/1000BASE-T to SGMII Latency Timing\n                         \nMDI\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD1000\n100\n10(CSExtend, CSExtend_Err)\nTDA_MDI_SERTX TAS_MDI_SERTX/T/ /S/S_OUTP/N1ST /S/ 1ST /T/\nElectrical Specifications\nLatency Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 191\n 4.11.2 SGMII to 10/100/1 000BASE-T Latency Timing\n                         \n                         \n4.11.3 10/100/1000BASE-T to QSGMII Latency Timing\n                         Table 198: SGMII to 10/100/1000BASE-T Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_SERRX_\nMDI_1000S_INP/N Start of Packet /S/ to MDI SSD1 1921216 ns\nTDA_SERRX_\nMDI_1000S_INP/N   /T/ to MDI CSReset, CSExtend, \nCSExtend_Err 1921,2216 ns\nTAS_SERRX_\nMDI_100S_INP/N Start of Packet /S/ to MDI /J/ 5281612 ns\nTDA_SERRX_\nMDI_100S_INP/N /T/ to MDI /T/ 5281,2612 ns\nTAS_SERRX_\nMDI_10S_INP/N Start of Packet /S/ to MDI \nPreamble382214634 ns\nTDA_SERRX_\nMDI_10S_INP/N /T/ to MDI ETD 38221,24634 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum la tency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns in \n100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero fr equency drift between the transmitted signal on MDI and the receive d \nsignal on S_INP/N. The worst case variation will be ou tside these limits, if there is a frequency difference.\nFigure 52: SGMII to 10/100/1000BASE-T Latency Timing\n                         \n/S/ S_INP/N /T/1st /S/ 1st /T/\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD(CSExtend, CSExtend_Err)\nTDA_SERRX_MDITAS_SERRX_MDIMDI 1000\n100\n10\nTable 199: 10/100/1000BASE-T to QSGMII Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_MDI_\nQSERTX_1000MDI SSD1 to Q_OUTP/N Start of \nPacket3081,2356 ns\nTDA_MDI_\nQSERTX_1000MDI CSReset, CSExtend, \nCSExtend_Err to Q_OUTP/N   /T/3081,2,3356 ns\nTAS_MDI_\nQSERTX_100MDI /J/ to Q_OUTP/N Start of \nPacket6282744 ns\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 192 Document Classification: General May 5, 2017, Advance\n                          \n                                                                                                                                                                                                                TDA_MDI_\nQSERTX_100MDI /T/ to Q_OUTP/N /T/ 6282,3744 ns\nTAS_MDI_\nQSERTX_10MDI Preamble to Q_OUTP/N Start of \nPacket48252,45615 ns\nTDA_MDI_\nQSERTX_10MDI ETD to Q_OUTP/N /T/ 48252,3,45615 ns\n1. In 1000BASE-T the signals on the 4 MDI pairs arrive at differ ent times because of the skew introduced by the cable. All timin g on \nMDIP/N[3:0] is referenced from the latest arriving signal.\n2. Assumes Register 16.13:12 is set to 00, which is the minimum latency. Each increase in setting adds 8 ns of latency 1000 Mbps , 40 ns in \n100 Mbps, and 400 ns in 10 Mbps.\n3. Minimum and maximum values on end of packet assume zero fr equency drift between the received signal on MDI and Q_OUTP/N. The \nworst case variation will be outside these li mits if there is a frequency difference.\n4. Actual values depend on number of bits in preamble and number of  dribble bits, since nibbles on MII are aligned to start of f rame delimiter \nand dribble bits are truncated.Table 199: 10/100/1000BASE-T to QSGMII Latency Timing (Continued)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nFigure 53: 10/100/1000BASE-T to QSGMII Latency Timing\n                         \nMDI\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD1000\n100\n10(CSExtend, CSExtend_Err)\nTDA_MDI_QSERTX TAS_MDI_QSERTX/T/ /S/Q_OUTP/N1ST /S/ 1ST /T/\nElectrical Specifications\nLatency Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 193\n 4.11.4 QSGMII to 10/100/1000BASE-T Latency Timing\n                         \n                         \n4.11.5 QSGMII to SGMII Latency Timing\n                         Table 200: QSGMII to 10/100/1000BASE-T Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_QSERRX_\nMDI_1000Q_INP/N Start of Packet /S/ to MDI \nSSD12221250 ns\nTDA_QSERRX_\nMDI_1000Q_INP/N   /T/ to MDI CSReset, \nCSExtend, CSExtend_Err 2221,2250 ns\nTAS_QSERRX_\nMDI_100Q_INP/N Start of Packet /S/ to MDI \n/J/5061614 ns\nTDA_QSERRX_\nMDI_100Q_INP/N /T/ to MDI /T/ 5061,2614 ns\nTAS_QSERRX_\nMDI_10Q_INP/N Start of Packet /S/ to MDI \nPreamble382714644 ns\nTDA_QSERRX_\nMDI_10Q_INP/N /T/ to MDI ETD 38271,24644 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum latency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns \nin 100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero fr equency drift between the transmitted signal on MDI and the receive d \nsignal on Q_INP/N. The worst case variation will be ou tside these limits, if ther e is a frequency difference.\nFigure 54: QSGMII to 10/10 0/1000BASE-T Latency Timing\n                         \n/S/ Q_INP/N /T/1st /S/ 1st /T/\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD(CSExtend, CSExtend_Err)\nTDA_QSERRX_MDITAS_QSERRX_MDIMDI 1000\n100\n10\nTable 201: QSGMII to SGMII Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_QSERRX_\nSERTX_1000Q_INP/N Start of Packet to S_\nOUTP/N Start of Packet1561232 ns\nTDA_QSERRX_\nSERTX_1000Q_INP/N /T/ to S_OUTP/N /T/ 1561,2232 ns\nTAS_QSERRX_\nSERTX_100Q_INP/N Start of Packet to S_\nOUTP/N Start of Packet5201700 ns\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 194 Document Classification: General May 5, 2017, Advance\n                          \n4.11.6 SGMII to QSGMII Latency Timing\n                         TDA_QSERRX_\nSERTX_100Q_INP/N /T/ to S_OUTP/N /T/ 5201,2700 ns\nTAS_QSERRX_\nSERTX_10Q_INP/N Start of Packet to S_\nOUTP/N Start of Packet421215472 ns\nTDA_QSERRX_\nSERTX_10Q_INP/N /T/ to S_OUTP/N /T/ 42121,25472 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum la tency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns in \n100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero fr equency drift between the transmitted signal on S_OUTP/N and the \nreceived signal on Q_INP/N. The worst case variation will be outside these limits, if there is a frequency difference.Table 201: QSGMII to SGMII Latency Timing (Continued)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nFigure 55: QSGMII to SGMII Latency Timing\n                         \n/S/ Q_INP/N /T/1st /S/ 1st /T/\nTDA_QSERRX_SERTX TAS_QSERRX_SERTX/T/ /S/S_OUTP/N1ST /S/ 1ST /T/\nTable 202: SGMII to QSGMII Latency Timing\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_SERRX_\nQSERTX_\n1000S_INP/N Start of Packet /S/ to Q_\nOUTP/N Start of Packet /S/1641224 ns\nTDA_SERRX_\nQSERTX_\n1000S_INP/N /T/ to Q_OUTP/N /T/ 1641,2224 ns\nTAS_SERRX_\nQSERTX_100S_INP/N Start of Packet /S/ to Q_\nOUTP/N Start of Packet /S/4721636 ns\nTDA_SERRX_\nQSERTX_100S_INP/N /T/ to Q_OUTP/N /T/ 4721,2636 ns\nTAS_SERRX_\nQSERTX_10S_INP/N Start of Packet /S/ to Q_\nOUTP/N Start of Packet /S/380415048 ns\nTDA_SERRX_\nQSERTX_10S_INP/N /T/ to Q_OUTP/N /T/ 38041,25048 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum latency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns \nin 100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero frequency drift between the transmitted signal on Q_OUTP/N and the \nreceived signal on S_INP/N. The worst case variation will be outside these limits, if there is a frequency difference.\nElectrical Specifications\nLatency Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 195\n                          \n4.11.7 SGMII to Auto-media Latency Timing\n4.11.7.1 SGMII to SGMII/Fiber La tency Timing (Register 27_4.14 = 11)\n                         Figure 56: SGMII to QSGMII Latency Timing\n                         \n1. SGMII to SGMII/Fiber latency timing only applies when QSGMII crossover loopback is enabled. /S/ S_INP/N /T/1st /S/ 1st /T/\nTDA_SERRX_QSERTX TAS_SERRX_QSERTX/T/ /S/Q_OUTP/N1ST /S/ 1ST /T/\nTable 203: SGMII to SGMII/Fiber Latency Timing (Register 27_4.14 = 1)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_SERRX_\nSERTX_1000S_INP/N Start of Packet /S/ to S_\nOUTP/N Start of Packet /S/2521336 ns\nTDA_SERRX_\nSERTX_1000S_INP/N /T/ to S_OUTP/N /T/ 2521,2336 ns\nTAS_SERRX_\nSERTX_100S_INP/N Start of Packet /S/ to S_\nOUTP/N Start of Packet /S/87611172 ns\nTDA_SERRX_\nSERTX_100S_INP/N /T/ to S_OUTP/N /T/ 8761,21172 ns\nTAS_SERRX_\nSERTX_10S_INP/N Start of Packet /S/ to S_\nOUTP/N Start of Packet /S/7548110008 ns\nTDA_SERRX_\nSERTX_10S_INP/N /T/ to S_OUTP/N /T/ 75481,210008 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum latency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns \nin 100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero fr equency drift between the signal on S_OUTP/N and the signal on S_\nINP/N. The worst case variation will be outside these limits, if there is a frequency difference.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 196 Document Classification: General May 5, 2017, Advance\n                          \n4.11.7.2 10/100/1000BASE-T to  SGMII Latency Timing (Register 27_4.14 = 11)\n                         Figure 57: SGMII to SGMII/Fiber Latency Timing (Register 27_4.14 = 1)\n                         \n1. 10/100/1000BASE-T to SGMII latency timing (Register 27_4.14 = 1) only applies when QSGMII crossover loopback is enabled. /S/ S_INP/N /T/1st /S/ 1st /T/\nTDA_SERRX_SERTX TAS_SERRX_SERTX/T/ /S/S_OUTP/N1ST /S/ 1ST /T/\nTable 204: 10/100/1000BASE-T to SGMII Latency Timing (Register 27_4.14 = 1)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_MDI_SERT\nX_1000MDI SSD1 to S_OUTP/N Start of \nPacket4041,2484 ns\nTDA_MDI_\nSERTX_1000MDI CSReset, CSExtend, \nCSExtend_Err to S_OUTP/N   /T/4041,2,3484 ns\nTAS_MDI_SERT\nX_100MDI /J/ to S_OUTP/N Start of Packet 104821300 ns\nTDA_MDI_\nSERTX_100MDI /T/ to S_OUTP/N /T/ 10482,31300 ns\nTAS_MDI_SERT\nX_10MDI Preamble to S_OUTP/N Start of \nPacket85772,410583 ns\nTDA_MDI_\nSERTX_10MDI ETD\nto S_OUTP/N /T/85772,3,410583 ns\n1. In 1000BASE-T the signals on the 4 MDI pairs arrive at differ ent times because of the skew introduced by the cable. All timin g on \nMDIP/N[3:0] is referenced from the latest arriving signal.\n2. Assumes Register 16.13:12 is set to 00, which is the minimum la tency. Each increase in setting adds 8 ns of latency 1000 Mbps , 40 ns in \n100 Mbps, and 400 ns in 10 Mbps.\n3. Minimum and maximum values on end of packet assume zero fr equency drift between the received signal on MDI and S_OUTP/N. The \nworst case variation will be outside these li mits if there is a frequency difference.\n4. Actual values depend on number of bits in preamble and number  of dribble bits, since nibbles on MII are aligned to start of f rame \ndelimiter and dribble bits are truncated.\nElectrical Specifications\nLatency Timing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 197\n                          \n4.11.7.3 SGMII to 10/100/1000BASE-T Late ncy Timing (Register 27_4.14 = 11)\n                         Figure 58: 10/100/1000BASE-T to SGMII Latency Timing (Register 27_4.14 = 1)\n                         \n1. SGMII to 10/100/1000BASE-T (Register 27_4.14 = 1) latency timing only applies when QSGMII crossover loopback is enabled. MDI\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD1000\n100\n10(CSExtend, CSExtend_Err)\nTDA_MDI_SERTX TAS_MDI_SERTX/T/ /S/S_OUTP/N1ST /S/ 1ST /T/\nTable 205: SGMII to 10/100/1000BASE-T Latency Timing (Register 27_4.14 = 1)\n(Over full range of values listed in the Recomm ended Operating Conditions unless otherwise specified)\nSymbol Parameter Condition Min Typ Max Units\nTAS_SERRX_\nMDI_1000S_INP/N Start of Packet /S/ to MDI \nSSD13041364 ns\nTDA_SERRX_\nMDI_1000S_INP/N   /T/ to MDI CSReset, \nCSExtend, CSExtend_Err 3041,2364 ns\nTAS_SERRX_\nMDI_100S_INP/N Start of Packet /S/ to MDI /J/ 95211180 ns\nTDA_SERRX_\nMDI_100S_INP/N /T/ to MDI /T/ 9521,21180 ns\nTAS_SERRX_\nMDI_10S_INP/N Start of Packet /S/ to MDI \nPreamble758219615 ns\nTDA_SERRX_\nMDI_10S_INP/N /T/ to MDI ETD 75821,29615 ns\n1. Assumes register 16.15:14 is set to 00, which is the minimum latency. Each increase in setting adds 8 ns of latency in 1000 M bps, 40 ns \nin 100 Mbps, and 400 ns in 10 Mbps.\n2. Minimum and maximum values on end of packet assume zero fr equency drift between the transmitted signal on MDI and the receive d \nsignal on S_INP/N. The worst case variation will be ou tside these limits, if there is a frequency difference.\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 198 Document Classification: General May 5, 2017, Advance\n                          \nFigure 59: SGMII to 10/100/1000BASE-T Latency Timing (Register 27_4.14 = 1)\n                         \n/S/ S_INP/N /T/1st /S/ 1st /T/\nPREAMBLE/K/ /J/SSD2 SSD1\n/T/ /R/CSReset\nETD(CSExtend, CSExtend_Err)\nTDA_SERRX_MDITAS_SERRX_MDIMDI 1000\n100\n10\nMechanical Drawings\n128-Pin LQFP Package Drawing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 199\n 5 Mechanical Drawings\n5.1 128-Pin LQFP Package Drawing\n                         \nFigure 60: 128-Pin LQFP Package\n                         \nS\nDETAIL A-A\n5\nDETAIL B-BMAXIMUM PLASTIC BODY SIZE DIMENSIONS  \n TO THE LOWEST POINT OF THE PACKAGE BODY.6. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.5. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD4. EXACT SHAPE OF EACH CORNER IS OPTIONAL .3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION . \n7. CONTROLLING DIMENSION : MILLIMETER.2. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.1. TO BE DETERMINED AT SEATING PLANE -C- .\n  DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT . D1 AND E1 ARE\nINCLUDING MOLD MISMACH.A\n2A\ne\nNOTE :A16\nc5\nBASE  \n  METAL b1SEATING PLANE\nC 0.08 b-C-\nWITH PLATING b5O3O2\n5c13.25\n5BL\nL1OGAGE PLANER\nB2R11O103\n128\nPIN 1 \nIDENTIFIER1102DD\n11\n2\n64\n38A\n39AE1\n2 E\n1654 D2\nE2\nC0.90x45o\n(4X)Chamfered Epad\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 200 Document Classification: General May 5, 2017, Advance\n                          \n                                                                                                                                                                                                                Table 206: 128-Pin LQFP Package Dimensions in mm\nSymbol Dimension in mm\nMin Nom Max\nA- - - - 1 . 6 0\nA1 0.05 -- 0.15\nA2 1.35 1.40 1.45\nb 0.17 0.22 0.27\nb1 0.17 0.20 0.23\nc 0.09 -- 0.20\nc1 0.09 -- 0.16\nD 21.90 22.00 22.10D\n1 19.90 20.00 20.10\nE 15.90 16.00 16.10\nE1 13.90 14.00 14.10\ne 0.50 BSC\nL 0.45 0.60 0.75\nL1 1.00 REF\nR1 0.08 -- --\nR2 0.08 -- 0.20\nS0 . 2 0 - - - -q0\n°3.5°7°\nθ1 4° TYP\nθ2 12° TYP\nθ3 12° TYP\nExposed Pad Size\nD2 6.40\nE2 3.91\nMechanical Drawings\n196-Pin TFBGA Package Drawing\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 201\n 5.2 196-Pin TFBGA Package Drawing\n                         \n                                                                                                                                                                                                                Figure 61: 196-Pin TFBGA Package\n                         \n2\nDETAIL : BCAVITY\n(NOTE 2)SEATING PLANE\nDETAIL : A\n8\n"B"AB\n21 5 34 67L\nG\nD\nCEFHJKMP\nN"A"\neD1\n14 11 91 0 12 13\nE1A\n1BPIN #1D\nE\nc\n(NOTE 3)ØbSOLDER BALL\nA1 A2\nA\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 202 Document Classification: General May 5, 2017, Advance\n                          \n                         Table 207: 196-Pin TFBGA Package Dimensions in mm\nSymbol Dimension in mm\nMin Nom Max\nA --- --- 1.50\nA1 0.30 0.40 0.50A2 --- 0.89 ---\nc --- 0.36 ---\nD 14.90 15.00 15.10E 14.90 15.00 15.10\nD1 --- 13.00 ---\nE1 --- 13.00 ---e --- 1.00 ---\nb 0.40 0.50 0.60\naaa 0.20bbb 0.25\nccc 0.35\nddd 0.12eee 0.25\nfff 0.10\nMD/ME 14/14\nNote1. CONTROLLING DIMENSION : MILLIMETER.\n2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE \nSPHERICAL CROWNS OF THE SOLDER BALLS.\n3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, \nPARALLEL TO PRIMARY DATUM C.\n4. THERE SHALL BE A MINIMUM CLEAR ANCE OF 0.25mm BETWEEN THE \nEDGE OF THE SOLDER BALL AND THE BODY EDGE.\nPart Order Numberi ng/Package Marking\nPart Order Numbering\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 203\n 6 Part Order Numbering/Package Marking\n6.1 Part Order Numbering\nFigure 62  shows the part order numbering scheme for the 88E1545/88E1543/88E1548. Refer to \nMarvell Field Application Engineers (FAEs) or repr esentatives for further information when ordering \nparts.\n                         \n                         R.Figure 62: Sample Part Number\n                         \n –xx–xxx–C000–xxxx\nPart Number\n88E1545\n88E154388E1548\nPackage Code\nLKJ = 128-pin LQFPBAM = 196-pin TFBGAEnvironmental Code\n1 = RoHS 6/62 = Green (RoHS 6/6 and \nHalogen-free)Temperature Code\nC = CommercialI = Industrial\nCustom CodeCustom Code (optional)88E154x\nCustom Code\nCustom Code\nTable 208: 88E1545/88E1543/88E1548 Part Order Options\nPackage Type Part Order Number\n88E1545 128-pin LQFP 88E1545-xx-LKJ2C000 (Commercia l, Green, RoHS 6/6 and Halogen-free package)\n88E1543 128-pin LQFP 88E1543-xx-LKJ2C000 (Commercia l, Green, RoHS 6/6 and Halogen-free package)\n88E1548 196-pin TFBGA 88E1548-xx-BAM2C000 (Commercia l, Green, RoHS 6/6 and Halogen-free package)\nAlaska® 88E1545/88E1543/88E1548 Datasheet - Unrestricted\nIntegrated 10/100/1000 Mbps Energy Efficient Ethernet Transceiver \n                         \nDoc. No. MV-S106839-U0 Rev. B    Copyright © 2017 Marvell\nPage 204 Document Classification: General May 5, 2017, Advance\n 6.2 Package Marking\nThe following figures show sample Commercial package markings and pin 1 location for the \n88E1545/88E1543/88E1548:\n\uf06eFigure 63  for 88E1545 128-pin LQFP\n\uf06eFigure 64  for 88E1543 128-pin LQFP\n\uf06eFigure 65  for 88E1548 196-pin TFBGA\n                         \n                         Figure 63: 88E1545 128-pin LQFP Commercial Package Marking and Pin 1 Location\n                         \n88E1545-LKJ2\nLot Number\nYYWW xx@\nCountry of Origin\nMarvell Logo\nDate code, Custom Code, Assembly Plant Code\nYYWW = Date code (YY = year, WW = Work Week)\nxx = Custom Code/Die Revision@ = Assembly Plant CodeCountry of Origin\n(Contained in the mold ID or marked as the last line on the package.)Part Number, Package Code, Environmental Code\n88E1545 = Part NumberLKJ = Package Code 2 = Environmental Code\n(1 = RoHS 6/6, 2 = Green)\nNote: The above drawing is not drawn to scale. Location of markings is approximate.Pin 1 Location\nFigure 64: 88E1543 128-pin LQFP Commercial Package Marking and Pin 1 Location\n                         \n88E1543-LKJ2\nLot Number\nYYWW xx@\nCountry of Origin\nMarvell Logo\nDate code, Custom Code, Assembly Plant Code\nYYWW = Date code (YY = year, WW = Work Week)\nxx = Custom Code/Die Revision@ = Assembly Plant CodeCountry of Origin\n(Contained in the mold ID or marked as the last line on the package.)Part Number, Package Code, Environmental Code\n88E1543 = Part NumberLKJ = Package Code 2 = Environmental Code\n(1 = RoHS 6/6, 2 = Green)\nNote: The above drawing is not drawn to scale. Location of markings is approximate.Pin 1 Location\nPart Order Numberi ng/Package Marking\nPackage Marking\n                         \nCopyright © 2017 Marvell  Doc. No. MV-S106839-U0 Rev. B\nMay 5, 2017, Advance Document Classification: General Page 205\n                          \nFigure 65: 88E1548 196-pin TFBGA Commercial Package Marking and Pin 1 Location\n                         \n88E1548-BAM2\nLot Number\nYYWW xx@\nCountry of Origin\nMarvell Logo\nDate code, Custom Code, Assembly Plant Code\nYYWW = Date code (YY = year, WW = Work Week)\nxx = Custom Code/Die Revision@ = Assembly Plant CodeCountry of Origin\n(Contained in the mold ID or marked as the last line on the package.)Part Number, Package Code, Environmental Code\n88E1548 = Part NumberBAM = Package Code 2 = Environmental Code\n(1 = RoHS 6/6, 2 = Green)\nNote: The above drawing is not drawn to scale. Location of markings is approximate.Pin 1 Location\nMarvell.  Moving Forward Faster\nMarvell Technology Group\nhttp://www.marvell.comContact Information\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Marvell:   \n\xa0 88E1545-A1-LKJ2C000\xa0 88E1548-A1-BAM2C000\xa0 88E1543-A1-LKJ2C000\n'}]
!==============================================================================!
### Component Summary: Marvell 88E1548PA0-BAM2I000

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - AVDD18: 1.8V
  - AVDD33: 3.3V
  - DVDD: 1.0V
  - VDDOL: 1.8V, 2.5V, or 3.3V (configurable)
  - VDDOR: 1.8V, 2.5V, or 3.3V (configurable)
  - VDDOM: 1.2V or 1.8V (configurable)

- **Current Ratings:**
  - Typical current consumption per port: 400 mW in copper applications.
  - AVDD18 + VDDC: 321 mA (1000BASE-T link with traffic).
  - DVDD: 278 mA (1000BASE-T link with traffic).

- **Power Consumption:**
  - 400 mW per port in copper applications.
  - Energy Efficient Ethernet (EEE) compliant, reducing power consumption during idle states.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - 196-Pin TFBGA (Thin Fine Ball Grid Array)

- **Special Features:**
  - Supports IEEE 802.3az Energy Efficient Ethernet (EEE).
  - Integrated MDI termination resistors and capacitors.
  - Advanced Virtual Cable Tester (VCT™) for cable diagnostics.
  - Auto-MDI/MDIX crossover capability.
  - Supports multiple modes of operation including QSGMII and SGMII.
  - Programmable output voltage swing and supply voltage options.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **Marvell 88E1548** is an integrated 10/100/1000 Mbps Energy Efficient Ethernet transceiver designed for high-performance networking applications. It features four independent Gigabit Ethernet transceivers on a single chip, capable of operating in various modes including QSGMII and SGMII. The device performs all physical layer functions for Ethernet over twisted pair cables, supporting full and half-duplex modes.

#### Typical Applications:
- **Networking Equipment:** Used in switches, routers, and network interface cards (NICs) for efficient data transmission.
- **Data Centers:** Ideal for high-speed data transfer in server environments.
- **Telecommunications:** Supports various media interfaces for fiber and copper connections.
- **Industrial Automation:** Suitable for applications requiring robust and reliable Ethernet connectivity in harsh environments.
- **Energy Management:** The Energy Efficient Ethernet feature makes it suitable for applications where power consumption is a concern.

This component is particularly beneficial in scenarios where high data rates and energy efficiency are critical, making it a versatile choice for modern networking solutions.