

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Mon May 14 16:03:52 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99421|  99421|  99421|  99421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_fc_layer1_fu_146    |fc_layer1    |  35041|  35041|  35041|  35041|   none  |
        |grp_fc_layer2_fu_156    |fc_layer2    |   5045|   5045|   5045|   5045|   none  |
        |grp_fc_layer3_fu_166    |fc_layer3    |    425|    425|    425|    425|   none  |
        |grp_pool_layer1_fu_176  |pool_layer1  |   5603|   5603|   5603|   5603|   none  |
        |grp_conv_layer2_fu_184  |conv_layer2  |  43270|  43270|  43270|  43270|   none  |
        |grp_conv_layer1_fu_258  |conv_layer1  |   6741|   6741|   6741|   6741|   none  |
        |grp_pool_layer2_fu_300  |pool_layer2  |   2044|   2044|   2044|   2044|   none  |
        |grp_flatten_fu_308      |flatten      |   1237|   1237|   1237|   1237|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:156]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:156]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:160]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:160]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:162]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:162]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer1([120 x i24]* %fc_layer1_out_V, [576 x i24]* %flatten_out_V)" [nnet/solution1/nnet.cpp:164]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer1([120 x i24]* %fc_layer1_out_V, [576 x i24]* %flatten_out_V)" [nnet/solution1/nnet.cpp:164]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.00ns
ST_13 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer2([84 x i24]* %fc_layer2_out_V, [120 x i24]* %fc_layer1_out_V)" [nnet/solution1/nnet.cpp:165]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer2([84 x i24]* %fc_layer2_out_V, [120 x i24]* %fc_layer1_out_V)" [nnet/solution1/nnet.cpp:165]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 0.00ns
ST_15 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer3([10 x i24]* %fc_layer3_out_V, [84 x i24]* %fc_layer2_out_V)" [nnet/solution1/nnet.cpp:166]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 0.00ns
ST_16 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x i24]* %conv_layer1_out_V), !map !103"
ST_16 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2704 x i24]* %conv_layer2_out_V), !map !110"
ST_16 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1568 x i24]* %pool_layer1_out_V), !map !117"
ST_16 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %pool_layer2_out_V), !map !123"
ST_16 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %flatten_out_V), !map !129"
ST_16 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x i24]* %fc_layer1_out_V), !map !135"
ST_16 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([84 x i24]* %fc_layer2_out_V), !map !141"
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i24]* %fc_layer3_out_V), !map !147"
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"
ST_16 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer3([10 x i24]* %fc_layer3_out_V, [84 x i24]* %fc_layer2_out_V)" [nnet/solution1/nnet.cpp:166]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:167]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pool_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pool_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flatten_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ fc_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ fc_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ fc_layer3_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18 (call         ) [ 00000000000000000]
StgValue_20 (call         ) [ 00000000000000000]
StgValue_22 (call         ) [ 00000000000000000]
StgValue_24 (call         ) [ 00000000000000000]
StgValue_26 (call         ) [ 00000000000000000]
StgValue_28 (call         ) [ 00000000000000000]
StgValue_30 (call         ) [ 00000000000000000]
StgValue_32 (specbitsmap  ) [ 00000000000000000]
StgValue_33 (specbitsmap  ) [ 00000000000000000]
StgValue_34 (specbitsmap  ) [ 00000000000000000]
StgValue_35 (specbitsmap  ) [ 00000000000000000]
StgValue_36 (specbitsmap  ) [ 00000000000000000]
StgValue_37 (specbitsmap  ) [ 00000000000000000]
StgValue_38 (specbitsmap  ) [ 00000000000000000]
StgValue_39 (specbitsmap  ) [ 00000000000000000]
StgValue_40 (spectopmodule) [ 00000000000000000]
StgValue_41 (call         ) [ 00000000000000000]
StgValue_42 (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_layer1_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_layer2_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flatten_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer1_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer2_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc_layer3_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_weights_31">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer1_weights_29">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_27">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer1_weights_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer1_weights_23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer1_weights_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer1_weights_19">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer1_weights_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer1_weights_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer1_weights_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_layer1_weights_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_layer1_weights_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_layer1_weights_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_layer1_weights_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_layer1_weights_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_layer1_weights_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="image_V_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_layer2_weights_63">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_layer2_weights_61">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_layer2_weights_59">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_layer2_weights_57">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_layer2_weights_55">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_layer2_weights_53">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_layer2_weights_51">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_layer2_weights_49">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_layer2_weights_47">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_layer2_weights_45">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_layer2_weights_43">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_layer2_weights_41">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_layer2_weights_39">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_layer2_weights_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_layer2_weights_35">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_layer2_weights_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_layer2_weights_31">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_layer2_weights_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_layer2_weights_27">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_layer2_weights_25">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_layer2_weights_23">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_layer2_weights_21">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_layer2_weights_19">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_layer2_weights_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_layer2_weights_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_layer2_weights_13">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_layer2_weights_11">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_layer2_weights_9">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_layer2_weights_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_layer2_weights_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_layer2_weights_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_layer2_weights_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="fc_layer1_weights_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fc_layer1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="0" index="2" bw="24" slack="0"/>
<pin id="150" dir="0" index="3" bw="18" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fc_layer2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="0" index="3" bw="19" slack="0"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fc_layer3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="0" index="3" bw="20" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_pool_layer1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="24" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_conv_layer2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="0"/>
<pin id="187" dir="0" index="2" bw="24" slack="0"/>
<pin id="188" dir="0" index="3" bw="19" slack="0"/>
<pin id="189" dir="0" index="4" bw="19" slack="0"/>
<pin id="190" dir="0" index="5" bw="19" slack="0"/>
<pin id="191" dir="0" index="6" bw="19" slack="0"/>
<pin id="192" dir="0" index="7" bw="19" slack="0"/>
<pin id="193" dir="0" index="8" bw="19" slack="0"/>
<pin id="194" dir="0" index="9" bw="19" slack="0"/>
<pin id="195" dir="0" index="10" bw="19" slack="0"/>
<pin id="196" dir="0" index="11" bw="19" slack="0"/>
<pin id="197" dir="0" index="12" bw="19" slack="0"/>
<pin id="198" dir="0" index="13" bw="19" slack="0"/>
<pin id="199" dir="0" index="14" bw="19" slack="0"/>
<pin id="200" dir="0" index="15" bw="19" slack="0"/>
<pin id="201" dir="0" index="16" bw="19" slack="0"/>
<pin id="202" dir="0" index="17" bw="19" slack="0"/>
<pin id="203" dir="0" index="18" bw="19" slack="0"/>
<pin id="204" dir="0" index="19" bw="19" slack="0"/>
<pin id="205" dir="0" index="20" bw="19" slack="0"/>
<pin id="206" dir="0" index="21" bw="19" slack="0"/>
<pin id="207" dir="0" index="22" bw="19" slack="0"/>
<pin id="208" dir="0" index="23" bw="19" slack="0"/>
<pin id="209" dir="0" index="24" bw="19" slack="0"/>
<pin id="210" dir="0" index="25" bw="19" slack="0"/>
<pin id="211" dir="0" index="26" bw="19" slack="0"/>
<pin id="212" dir="0" index="27" bw="19" slack="0"/>
<pin id="213" dir="0" index="28" bw="19" slack="0"/>
<pin id="214" dir="0" index="29" bw="19" slack="0"/>
<pin id="215" dir="0" index="30" bw="19" slack="0"/>
<pin id="216" dir="0" index="31" bw="19" slack="0"/>
<pin id="217" dir="0" index="32" bw="19" slack="0"/>
<pin id="218" dir="0" index="33" bw="19" slack="0"/>
<pin id="219" dir="0" index="34" bw="19" slack="0"/>
<pin id="220" dir="0" index="35" bw="20" slack="0"/>
<pin id="221" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_conv_layer1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="19" slack="0"/>
<pin id="262" dir="0" index="3" bw="19" slack="0"/>
<pin id="263" dir="0" index="4" bw="19" slack="0"/>
<pin id="264" dir="0" index="5" bw="19" slack="0"/>
<pin id="265" dir="0" index="6" bw="19" slack="0"/>
<pin id="266" dir="0" index="7" bw="19" slack="0"/>
<pin id="267" dir="0" index="8" bw="19" slack="0"/>
<pin id="268" dir="0" index="9" bw="19" slack="0"/>
<pin id="269" dir="0" index="10" bw="19" slack="0"/>
<pin id="270" dir="0" index="11" bw="19" slack="0"/>
<pin id="271" dir="0" index="12" bw="19" slack="0"/>
<pin id="272" dir="0" index="13" bw="19" slack="0"/>
<pin id="273" dir="0" index="14" bw="19" slack="0"/>
<pin id="274" dir="0" index="15" bw="19" slack="0"/>
<pin id="275" dir="0" index="16" bw="19" slack="0"/>
<pin id="276" dir="0" index="17" bw="19" slack="0"/>
<pin id="277" dir="0" index="18" bw="21" slack="0"/>
<pin id="278" dir="0" index="19" bw="20" slack="0"/>
<pin id="279" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_pool_layer2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="0"/>
<pin id="303" dir="0" index="2" bw="24" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_flatten_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="0" index="2" bw="24" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="134" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="118" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="162"><net_src comp="136" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="120" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="138" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="122" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="126" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="222"><net_src comp="128" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="184" pin=8"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="184" pin=9"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="184" pin=10"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="184" pin=11"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="184" pin=12"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="184" pin=13"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="184" pin=14"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="184" pin=15"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="184" pin=16"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="184" pin=17"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="184" pin=18"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="184" pin=19"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="184" pin=20"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="184" pin=21"/></net>

<net id="244"><net_src comp="90" pin="0"/><net_sink comp="184" pin=22"/></net>

<net id="245"><net_src comp="92" pin="0"/><net_sink comp="184" pin=23"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="184" pin=24"/></net>

<net id="247"><net_src comp="96" pin="0"/><net_sink comp="184" pin=25"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="184" pin=26"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="184" pin=27"/></net>

<net id="250"><net_src comp="102" pin="0"/><net_sink comp="184" pin=28"/></net>

<net id="251"><net_src comp="104" pin="0"/><net_sink comp="184" pin=29"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="184" pin=30"/></net>

<net id="253"><net_src comp="108" pin="0"/><net_sink comp="184" pin=31"/></net>

<net id="254"><net_src comp="110" pin="0"/><net_sink comp="184" pin=32"/></net>

<net id="255"><net_src comp="112" pin="0"/><net_sink comp="184" pin=33"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="184" pin=34"/></net>

<net id="257"><net_src comp="116" pin="0"/><net_sink comp="184" pin=35"/></net>

<net id="280"><net_src comp="124" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="258" pin=8"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="258" pin=9"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="258" pin=11"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="258" pin=12"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="258" pin=13"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="258" pin=15"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="258" pin=16"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="258" pin=17"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="258" pin=18"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="258" pin=19"/></net>

<net id="305"><net_src comp="130" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="2" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="132" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer1_out_V | {1 2 }
	Port: conv_layer2_out_V | {5 6 }
	Port: pool_layer1_out_V | {3 4 }
	Port: pool_layer2_out_V | {7 8 }
	Port: flatten_out_V | {9 10 }
	Port: fc_layer1_out_V | {11 12 }
	Port: fc_layer2_out_V | {13 14 }
	Port: fc_layer3_out_V | {15 16 }
 - Input state : 
	Port: nnet : conv_layer1_out_V | {3 4 }
	Port: nnet : conv_layer2_out_V | {7 8 }
	Port: nnet : pool_layer1_out_V | {5 6 }
	Port: nnet : pool_layer2_out_V | {9 10 }
	Port: nnet : flatten_out_V | {11 12 }
	Port: nnet : fc_layer1_out_V | {13 14 }
	Port: nnet : fc_layer2_out_V | {15 16 }
	Port: nnet : conv_layer1_weights_31 | {1 2 }
	Port: nnet : conv_layer1_weights_29 | {1 2 }
	Port: nnet : conv_layer1_weights_27 | {1 2 }
	Port: nnet : conv_layer1_weights_25 | {1 2 }
	Port: nnet : conv_layer1_weights_23 | {1 2 }
	Port: nnet : conv_layer1_weights_21 | {1 2 }
	Port: nnet : conv_layer1_weights_19 | {1 2 }
	Port: nnet : conv_layer1_weights_17 | {1 2 }
	Port: nnet : conv_layer1_weights_15 | {1 2 }
	Port: nnet : conv_layer1_weights_13 | {1 2 }
	Port: nnet : conv_layer1_weights_11 | {1 2 }
	Port: nnet : conv_layer1_weights_9 | {1 2 }
	Port: nnet : conv_layer1_weights_7 | {1 2 }
	Port: nnet : conv_layer1_weights_5 | {1 2 }
	Port: nnet : conv_layer1_weights_3 | {1 2 }
	Port: nnet : conv_layer1_weights_1 | {1 2 }
	Port: nnet : conv_layer1_bias_V | {1 2 }
	Port: nnet : image_V_0 | {1 2 }
	Port: nnet : conv_layer2_weights_63 | {5 6 }
	Port: nnet : conv_layer2_weights_61 | {5 6 }
	Port: nnet : conv_layer2_weights_59 | {5 6 }
	Port: nnet : conv_layer2_weights_57 | {5 6 }
	Port: nnet : conv_layer2_weights_55 | {5 6 }
	Port: nnet : conv_layer2_weights_53 | {5 6 }
	Port: nnet : conv_layer2_weights_51 | {5 6 }
	Port: nnet : conv_layer2_weights_49 | {5 6 }
	Port: nnet : conv_layer2_weights_47 | {5 6 }
	Port: nnet : conv_layer2_weights_45 | {5 6 }
	Port: nnet : conv_layer2_weights_43 | {5 6 }
	Port: nnet : conv_layer2_weights_41 | {5 6 }
	Port: nnet : conv_layer2_weights_39 | {5 6 }
	Port: nnet : conv_layer2_weights_37 | {5 6 }
	Port: nnet : conv_layer2_weights_35 | {5 6 }
	Port: nnet : conv_layer2_weights_33 | {5 6 }
	Port: nnet : conv_layer2_weights_31 | {5 6 }
	Port: nnet : conv_layer2_weights_29 | {5 6 }
	Port: nnet : conv_layer2_weights_27 | {5 6 }
	Port: nnet : conv_layer2_weights_25 | {5 6 }
	Port: nnet : conv_layer2_weights_23 | {5 6 }
	Port: nnet : conv_layer2_weights_21 | {5 6 }
	Port: nnet : conv_layer2_weights_19 | {5 6 }
	Port: nnet : conv_layer2_weights_17 | {5 6 }
	Port: nnet : conv_layer2_weights_15 | {5 6 }
	Port: nnet : conv_layer2_weights_13 | {5 6 }
	Port: nnet : conv_layer2_weights_11 | {5 6 }
	Port: nnet : conv_layer2_weights_9 | {5 6 }
	Port: nnet : conv_layer2_weights_7 | {5 6 }
	Port: nnet : conv_layer2_weights_5 | {5 6 }
	Port: nnet : conv_layer2_weights_3 | {5 6 }
	Port: nnet : conv_layer2_weights_1 | {5 6 }
	Port: nnet : conv_layer2_bias_V | {5 6 }
	Port: nnet : fc_layer1_weights_V | {11 12 }
	Port: nnet : fc_layer2_weights_V | {13 14 }
	Port: nnet : fc_layer3_weights_V | {15 16 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |  grp_fc_layer1_fu_146  |   576   |  18.591 |  46617  |  47395  |
|          |  grp_fc_layer2_fu_156  |   120   | 14.6972 |   9248  |   9887  |
|          |  grp_fc_layer3_fu_166  |    84   | 14.2878 |   6239  |   9917  |
|   call   | grp_pool_layer1_fu_176 |    0    | 14.1555 |   2750  |   3526  |
|          | grp_conv_layer2_fu_184 |    33   |  63.847 |   3383  |   2573  |
|          | grp_conv_layer1_fu_258 |    17   |  63.684 |   1902  |   1530  |
|          | grp_pool_layer2_fu_300 |    0    | 17.0013 |   1273  |   1835  |
|          |   grp_flatten_fu_308   |    0    |  1.769  |    79   |   175   |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |   830   | 208.033 |  71491  |  76838  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  conv_layer1_bias_V  |    0   |   21   |    3   |
| conv_layer1_weights_1|    0   |   19   |    3   |
|conv_layer1_weights_11|    0   |   19   |    3   |
|conv_layer1_weights_13|    0   |   19   |    3   |
|conv_layer1_weights_15|    0   |   19   |    3   |
|conv_layer1_weights_17|    0   |   19   |    3   |
|conv_layer1_weights_19|    0   |   19   |    3   |
|conv_layer1_weights_21|    0   |   19   |    3   |
|conv_layer1_weights_23|    0   |   19   |    3   |
|conv_layer1_weights_25|    0   |   19   |    3   |
|conv_layer1_weights_27|    0   |   19   |    3   |
|conv_layer1_weights_29|    0   |   19   |    3   |
| conv_layer1_weights_3|    0   |   19   |    3   |
|conv_layer1_weights_31|    0   |   19   |    3   |
| conv_layer1_weights_5|    0   |   19   |    3   |
| conv_layer1_weights_7|    0   |   19   |    3   |
| conv_layer1_weights_9|    0   |   19   |    3   |
|  conv_layer2_bias_V  |    0   |   20   |    5   |
| conv_layer2_weights_1|    0   |   19   |    5   |
|conv_layer2_weights_11|    0   |   19   |    5   |
|conv_layer2_weights_13|    0   |   19   |    5   |
|conv_layer2_weights_15|    0   |   19   |    5   |
|conv_layer2_weights_17|    0   |   19   |    5   |
|conv_layer2_weights_19|    0   |   19   |    5   |
|conv_layer2_weights_21|    0   |   19   |    5   |
|conv_layer2_weights_23|    0   |   19   |    5   |
|conv_layer2_weights_25|    0   |   19   |    5   |
|conv_layer2_weights_27|    0   |   19   |    5   |
|conv_layer2_weights_29|    0   |   19   |    5   |
| conv_layer2_weights_3|    0   |   19   |    5   |
|conv_layer2_weights_31|    0   |   19   |    5   |
|conv_layer2_weights_33|    0   |   19   |    5   |
|conv_layer2_weights_35|    0   |   19   |    5   |
|conv_layer2_weights_37|    0   |   19   |    5   |
|conv_layer2_weights_39|    0   |   19   |    5   |
|conv_layer2_weights_41|    0   |   19   |    5   |
|conv_layer2_weights_43|    0   |   19   |    5   |
|conv_layer2_weights_45|    0   |   19   |    5   |
|conv_layer2_weights_47|    0   |   19   |    5   |
|conv_layer2_weights_49|    0   |   19   |    5   |
| conv_layer2_weights_5|    0   |   19   |    5   |
|conv_layer2_weights_51|    0   |   19   |    5   |
|conv_layer2_weights_53|    0   |   19   |    5   |
|conv_layer2_weights_55|    0   |   19   |    5   |
|conv_layer2_weights_57|    0   |   19   |    5   |
|conv_layer2_weights_59|    0   |   19   |    5   |
|conv_layer2_weights_61|    0   |   19   |    5   |
|conv_layer2_weights_63|    0   |   19   |    5   |
| conv_layer2_weights_7|    0   |   19   |    5   |
| conv_layer2_weights_9|    0   |   19   |    5   |
|  fc_layer1_weights_V |   144  |    0   |    0   |
|  fc_layer2_weights_V |   19   |    0   |    0   |
|  fc_layer3_weights_V |    2   |    0   |    0   |
|       image_V_0      |   16   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   181  |   953  |   216  |
+----------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   830  |   208  |  71491 |  76838 |
|   Memory  |   181  |    -   |    -   |   953  |   216  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   181  |   830  |   208  |  72444 |  77054 |
+-----------+--------+--------+--------+--------+--------+
