Dual-redundant NAND gate implementation