
3
%s %s
*	simulator2
Vivado Simulator2
2012.3
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
ú
Running: %s
333*	simulator2Î
Ë/opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl Z43-3449
Q
.Multi-threading in on. Using %s slave threads
406*	simulator2
11Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
“
+Analyzing Verilog file "%s" into library %s165*xsimverific2@
>/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v2
workZ10-165
–
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
A/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v2
workZ10-165
’
+Analyzing Verilog file "%s" into library %s165*xsimverific2?
=/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v2
workZ10-165
Ž
+Analyzing Verilog file "%s" into library %s165*xsimverific2;
9/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v2
workZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
=
Compiling module %s405*	simulator2
	work.vga
Z43-3953
@
Compiling module %s405*	simulator2
work.siggen
Z43-3953
<
Compiling module %s405*	simulator2

work.tb
Z43-3953
>
Compiling module %s405*	simulator2

work.glbl
Z43-3953
F
Built simulation snapshot %s
278*	simulator2

tb_behavZ43-3394


End Record