<stg><name>eucHW</name>


<trans_list>

<trans id="1966" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %A_3_addr = getelementptr i8 %A_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
:96 %A_3_load = load i4 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %B_3_addr = getelementptr i8 %B_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:99 %B_3_load = load i4 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %A_5_addr = getelementptr i8 %A_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:114 %A_5_load = load i4 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %B_5_addr = getelementptr i8 %B_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="4">
<![CDATA[
:117 %B_5_load = load i4 %B_5_addr

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %A_7_addr = getelementptr i8 %A_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="4">
<![CDATA[
:132 %A_7_load = load i4 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %B_7_addr = getelementptr i8 %B_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="4">
<![CDATA[
:135 %B_7_load = load i4 %B_7_addr

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %A_0_addr = getelementptr i8 %A_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:69 %A_0_load = load i4 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %B_0_addr = getelementptr i8 %B_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
:72 %B_0_load = load i4 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %A_2_addr = getelementptr i8 %A_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
:87 %A_2_load = load i4 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %B_2_addr = getelementptr i8 %B_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
:90 %B_2_load = load i4 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
:96 %A_3_load = load i4 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8">
<![CDATA[
:97 %zext_ln16_6 = zext i8 %A_3_load

]]></Node>
<StgValue><ssdm name="zext_ln16_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:99 %B_3_load = load i4 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8">
<![CDATA[
:100 %zext_ln16_7 = zext i8 %B_3_load

]]></Node>
<StgValue><ssdm name="zext_ln16_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:101 %sub_ln16_3 = sub i9 %zext_ln16_6, i9 %zext_ln16_7

]]></Node>
<StgValue><ssdm name="sub_ln16_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %A_4_addr = getelementptr i8 %A_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
:105 %A_4_load = load i4 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %B_4_addr = getelementptr i8 %B_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="4">
<![CDATA[
:108 %B_4_load = load i4 %B_4_addr

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:114 %A_5_load = load i4 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8">
<![CDATA[
:115 %zext_ln16_10 = zext i8 %A_5_load

]]></Node>
<StgValue><ssdm name="zext_ln16_10"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="4">
<![CDATA[
:117 %B_5_load = load i4 %B_5_addr

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8">
<![CDATA[
:118 %zext_ln16_11 = zext i8 %B_5_load

]]></Node>
<StgValue><ssdm name="zext_ln16_11"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:119 %sub_ln16_5 = sub i9 %zext_ln16_10, i9 %zext_ln16_11

]]></Node>
<StgValue><ssdm name="sub_ln16_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="9">
<![CDATA[
:120 %sext_ln16_5 = sext i9 %sub_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:121 %mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5

]]></Node>
<StgValue><ssdm name="mul_ln16_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %A_6_addr = getelementptr i8 %A_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
:123 %A_6_load = load i4 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %B_6_addr = getelementptr i8 %B_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="4">
<![CDATA[
:126 %B_6_load = load i4 %B_6_addr

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="4">
<![CDATA[
:132 %A_7_load = load i4 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8">
<![CDATA[
:133 %zext_ln16_14 = zext i8 %A_7_load

]]></Node>
<StgValue><ssdm name="zext_ln16_14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="4">
<![CDATA[
:135 %B_7_load = load i4 %B_7_addr

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
:136 %zext_ln16_15 = zext i8 %B_7_load

]]></Node>
<StgValue><ssdm name="zext_ln16_15"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:137 %sub_ln16_7 = sub i9 %zext_ln16_14, i9 %zext_ln16_15

]]></Node>
<StgValue><ssdm name="sub_ln16_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="9">
<![CDATA[
:138 %sext_ln16_7 = sext i9 %sub_ln16_7

]]></Node>
<StgValue><ssdm name="sext_ln16_7"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:139 %mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %A_1_addr_1 = getelementptr i8 %A_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_1_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="4">
<![CDATA[
:150 %A_1_load_1 = load i4 %A_1_addr_1

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %B_1_addr_1 = getelementptr i8 %B_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_1_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="4">
<![CDATA[
:153 %B_1_load_1 = load i4 %B_1_addr_1

]]></Node>
<StgValue><ssdm name="B_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %A_3_addr_1 = getelementptr i8 %A_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_3_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="4">
<![CDATA[
:168 %A_3_load_1 = load i4 %A_3_addr_1

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %B_3_addr_1 = getelementptr i8 %B_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_3_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
:171 %B_3_load_1 = load i4 %B_3_addr_1

]]></Node>
<StgValue><ssdm name="B_3_load_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %A_5_addr_1 = getelementptr i8 %A_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_5_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="4">
<![CDATA[
:186 %A_5_load_1 = load i4 %A_5_addr_1

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %B_5_addr_1 = getelementptr i8 %B_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_5_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
:189 %B_5_load_1 = load i4 %B_5_addr_1

]]></Node>
<StgValue><ssdm name="B_5_load_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %A_7_addr_1 = getelementptr i8 %A_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_7_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="4">
<![CDATA[
:204 %A_7_load_1 = load i4 %A_7_addr_1

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %B_7_addr_1 = getelementptr i8 %B_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_7_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="4">
<![CDATA[
:207 %B_7_load_1 = load i4 %B_7_addr_1

]]></Node>
<StgValue><ssdm name="B_7_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:69 %A_0_load = load i4 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
:70 %zext_ln16 = zext i8 %A_0_load

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
:72 %B_0_load = load i4 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
:73 %zext_ln16_1 = zext i8 %B_0_load

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:74 %sub_ln16 = sub i9 %zext_ln16, i9 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
:87 %A_2_load = load i4 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
:88 %zext_ln16_4 = zext i8 %A_2_load

]]></Node>
<StgValue><ssdm name="zext_ln16_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
:90 %B_2_load = load i4 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
:91 %zext_ln16_5 = zext i8 %B_2_load

]]></Node>
<StgValue><ssdm name="zext_ln16_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:92 %sub_ln16_2 = sub i9 %zext_ln16_4, i9 %zext_ln16_5

]]></Node>
<StgValue><ssdm name="sub_ln16_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
:105 %A_4_load = load i4 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8">
<![CDATA[
:106 %zext_ln16_8 = zext i8 %A_4_load

]]></Node>
<StgValue><ssdm name="zext_ln16_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="4">
<![CDATA[
:108 %B_4_load = load i4 %B_4_addr

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
:109 %zext_ln16_9 = zext i8 %B_4_load

]]></Node>
<StgValue><ssdm name="zext_ln16_9"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:110 %sub_ln16_4 = sub i9 %zext_ln16_8, i9 %zext_ln16_9

]]></Node>
<StgValue><ssdm name="sub_ln16_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:121 %mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5

]]></Node>
<StgValue><ssdm name="mul_ln16_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
:123 %A_6_load = load i4 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8">
<![CDATA[
:124 %zext_ln16_12 = zext i8 %A_6_load

]]></Node>
<StgValue><ssdm name="zext_ln16_12"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="4">
<![CDATA[
:126 %B_6_load = load i4 %B_6_addr

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8">
<![CDATA[
:127 %zext_ln16_13 = zext i8 %B_6_load

]]></Node>
<StgValue><ssdm name="zext_ln16_13"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:128 %sub_ln16_6 = sub i9 %zext_ln16_12, i9 %zext_ln16_13

]]></Node>
<StgValue><ssdm name="sub_ln16_6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:139 %mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_6"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %A_0_addr_1 = getelementptr i8 %A_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="4">
<![CDATA[
:141 %A_0_load_1 = load i4 %A_0_addr_1

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %B_0_addr_1 = getelementptr i8 %B_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_0_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="4">
<![CDATA[
:144 %B_0_load_1 = load i4 %B_0_addr_1

]]></Node>
<StgValue><ssdm name="B_0_load_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="4">
<![CDATA[
:150 %A_1_load_1 = load i4 %A_1_addr_1

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
:151 %zext_ln16_18 = zext i8 %A_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_18"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="4">
<![CDATA[
:153 %B_1_load_1 = load i4 %B_1_addr_1

]]></Node>
<StgValue><ssdm name="B_1_load_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
:154 %zext_ln16_19 = zext i8 %B_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_19"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:155 %sub_ln16_9 = sub i9 %zext_ln16_18, i9 %zext_ln16_19

]]></Node>
<StgValue><ssdm name="sub_ln16_9"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="9">
<![CDATA[
:156 %sext_ln16_9 = sext i9 %sub_ln16_9

]]></Node>
<StgValue><ssdm name="sext_ln16_9"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:157 %mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %A_2_addr_1 = getelementptr i8 %A_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_2_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
:159 %A_2_load_1 = load i4 %A_2_addr_1

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %B_2_addr_1 = getelementptr i8 %B_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_2_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="4">
<![CDATA[
:162 %B_2_load_1 = load i4 %B_2_addr_1

]]></Node>
<StgValue><ssdm name="B_2_load_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="4">
<![CDATA[
:168 %A_3_load_1 = load i4 %A_3_addr_1

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
:169 %zext_ln16_22 = zext i8 %A_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_22"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
:171 %B_3_load_1 = load i4 %B_3_addr_1

]]></Node>
<StgValue><ssdm name="B_3_load_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8">
<![CDATA[
:172 %zext_ln16_23 = zext i8 %B_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_23"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:173 %sub_ln16_11 = sub i9 %zext_ln16_22, i9 %zext_ln16_23

]]></Node>
<StgValue><ssdm name="sub_ln16_11"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="9">
<![CDATA[
:174 %sext_ln16_11 = sext i9 %sub_ln16_11

]]></Node>
<StgValue><ssdm name="sext_ln16_11"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:175 %mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %A_4_addr_1 = getelementptr i8 %A_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_4_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="4">
<![CDATA[
:177 %A_4_load_1 = load i4 %A_4_addr_1

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %B_4_addr_1 = getelementptr i8 %B_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_4_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="4">
<![CDATA[
:180 %B_4_load_1 = load i4 %B_4_addr_1

]]></Node>
<StgValue><ssdm name="B_4_load_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="4">
<![CDATA[
:186 %A_5_load_1 = load i4 %A_5_addr_1

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8">
<![CDATA[
:187 %zext_ln16_26 = zext i8 %A_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_26"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
:189 %B_5_load_1 = load i4 %B_5_addr_1

]]></Node>
<StgValue><ssdm name="B_5_load_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
:190 %zext_ln16_27 = zext i8 %B_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_27"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:191 %sub_ln16_13 = sub i9 %zext_ln16_26, i9 %zext_ln16_27

]]></Node>
<StgValue><ssdm name="sub_ln16_13"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="9">
<![CDATA[
:192 %sext_ln16_13 = sext i9 %sub_ln16_13

]]></Node>
<StgValue><ssdm name="sext_ln16_13"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:193 %mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %A_6_addr_1 = getelementptr i8 %A_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_6_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
:195 %A_6_load_1 = load i4 %A_6_addr_1

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %B_6_addr_1 = getelementptr i8 %B_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_6_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
:198 %B_6_load_1 = load i4 %B_6_addr_1

]]></Node>
<StgValue><ssdm name="B_6_load_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="4">
<![CDATA[
:204 %A_7_load_1 = load i4 %A_7_addr_1

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8">
<![CDATA[
:205 %zext_ln16_30 = zext i8 %A_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_30"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="4">
<![CDATA[
:207 %B_7_load_1 = load i4 %B_7_addr_1

]]></Node>
<StgValue><ssdm name="B_7_load_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
:208 %zext_ln16_31 = zext i8 %B_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_31"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:209 %sub_ln16_15 = sub i9 %zext_ln16_30, i9 %zext_ln16_31

]]></Node>
<StgValue><ssdm name="sub_ln16_15"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="9">
<![CDATA[
:210 %sext_ln16_15 = sext i9 %sub_ln16_15

]]></Node>
<StgValue><ssdm name="sext_ln16_15"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:211 %mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15

]]></Node>
<StgValue><ssdm name="mul_ln16_14"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %A_1_addr_2 = getelementptr i8 %A_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_1_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
:222 %A_1_load_2 = load i4 %A_1_addr_2

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %B_1_addr_2 = getelementptr i8 %B_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_1_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
:225 %B_1_load_2 = load i4 %B_1_addr_2

]]></Node>
<StgValue><ssdm name="B_1_load_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %A_3_addr_2 = getelementptr i8 %A_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_3_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="4">
<![CDATA[
:240 %A_3_load_2 = load i4 %A_3_addr_2

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %B_3_addr_2 = getelementptr i8 %B_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_3_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:243 %B_3_load_2 = load i4 %B_3_addr_2

]]></Node>
<StgValue><ssdm name="B_3_load_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %A_5_addr_2 = getelementptr i8 %A_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_5_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
:258 %A_5_load_2 = load i4 %A_5_addr_2

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %B_5_addr_2 = getelementptr i8 %B_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_5_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
:261 %B_5_load_2 = load i4 %B_5_addr_2

]]></Node>
<StgValue><ssdm name="B_5_load_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %A_7_addr_2 = getelementptr i8 %A_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_7_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="4">
<![CDATA[
:276 %A_7_load_2 = load i4 %A_7_addr_2

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278 %B_7_addr_2 = getelementptr i8 %B_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_7_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="4">
<![CDATA[
:279 %B_7_load_2 = load i4 %B_7_addr_2

]]></Node>
<StgValue><ssdm name="B_7_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="9">
<![CDATA[
:111 %sext_ln16_4 = sext i9 %sub_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:112 %mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4

]]></Node>
<StgValue><ssdm name="mul_ln16_3"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:121 %mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5

]]></Node>
<StgValue><ssdm name="mul_ln16_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="9">
<![CDATA[
:129 %sext_ln16_6 = sext i9 %sub_ln16_6

]]></Node>
<StgValue><ssdm name="sext_ln16_6"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:130 %mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="mul_ln16_5"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:139 %mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="4">
<![CDATA[
:141 %A_0_load_1 = load i4 %A_0_addr_1

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
:142 %zext_ln16_16 = zext i8 %A_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_16"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="4">
<![CDATA[
:144 %B_0_load_1 = load i4 %B_0_addr_1

]]></Node>
<StgValue><ssdm name="B_0_load_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
:145 %zext_ln16_17 = zext i8 %B_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_17"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:146 %sub_ln16_8 = sub i9 %zext_ln16_16, i9 %zext_ln16_17

]]></Node>
<StgValue><ssdm name="sub_ln16_8"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:157 %mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
:159 %A_2_load_1 = load i4 %A_2_addr_1

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
:160 %zext_ln16_20 = zext i8 %A_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_20"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="4">
<![CDATA[
:162 %B_2_load_1 = load i4 %B_2_addr_1

]]></Node>
<StgValue><ssdm name="B_2_load_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
:163 %zext_ln16_21 = zext i8 %B_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_21"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:164 %sub_ln16_10 = sub i9 %zext_ln16_20, i9 %zext_ln16_21

]]></Node>
<StgValue><ssdm name="sub_ln16_10"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:175 %mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="4">
<![CDATA[
:177 %A_4_load_1 = load i4 %A_4_addr_1

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8">
<![CDATA[
:178 %zext_ln16_24 = zext i8 %A_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_24"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="4">
<![CDATA[
:180 %B_4_load_1 = load i4 %B_4_addr_1

]]></Node>
<StgValue><ssdm name="B_4_load_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
:181 %zext_ln16_25 = zext i8 %B_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_25"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:182 %sub_ln16_12 = sub i9 %zext_ln16_24, i9 %zext_ln16_25

]]></Node>
<StgValue><ssdm name="sub_ln16_12"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:193 %mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
:195 %A_6_load_1 = load i4 %A_6_addr_1

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
:196 %zext_ln16_28 = zext i8 %A_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_28"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
:198 %B_6_load_1 = load i4 %B_6_addr_1

]]></Node>
<StgValue><ssdm name="B_6_load_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8">
<![CDATA[
:199 %zext_ln16_29 = zext i8 %B_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln16_29"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:200 %sub_ln16_14 = sub i9 %zext_ln16_28, i9 %zext_ln16_29

]]></Node>
<StgValue><ssdm name="sub_ln16_14"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:211 %mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15

]]></Node>
<StgValue><ssdm name="mul_ln16_14"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %A_0_addr_2 = getelementptr i8 %A_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_0_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
:213 %A_0_load_2 = load i4 %A_0_addr_2

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %B_0_addr_2 = getelementptr i8 %B_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_0_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
:216 %B_0_load_2 = load i4 %B_0_addr_2

]]></Node>
<StgValue><ssdm name="B_0_load_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
:222 %A_1_load_2 = load i4 %A_1_addr_2

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8">
<![CDATA[
:223 %zext_ln16_34 = zext i8 %A_1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_34"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
:225 %B_1_load_2 = load i4 %B_1_addr_2

]]></Node>
<StgValue><ssdm name="B_1_load_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8">
<![CDATA[
:226 %zext_ln16_35 = zext i8 %B_1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_35"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:227 %sub_ln16_17 = sub i9 %zext_ln16_34, i9 %zext_ln16_35

]]></Node>
<StgValue><ssdm name="sub_ln16_17"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="9">
<![CDATA[
:228 %sext_ln16_17 = sext i9 %sub_ln16_17

]]></Node>
<StgValue><ssdm name="sext_ln16_17"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:229 %mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17

]]></Node>
<StgValue><ssdm name="mul_ln16_16"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %A_2_addr_2 = getelementptr i8 %A_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_2_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
:231 %A_2_load_2 = load i4 %A_2_addr_2

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %B_2_addr_2 = getelementptr i8 %B_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_2_addr_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
:234 %B_2_load_2 = load i4 %B_2_addr_2

]]></Node>
<StgValue><ssdm name="B_2_load_2"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="4">
<![CDATA[
:240 %A_3_load_2 = load i4 %A_3_addr_2

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="8">
<![CDATA[
:241 %zext_ln16_38 = zext i8 %A_3_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_38"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:243 %B_3_load_2 = load i4 %B_3_addr_2

]]></Node>
<StgValue><ssdm name="B_3_load_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8">
<![CDATA[
:244 %zext_ln16_39 = zext i8 %B_3_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_39"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:245 %sub_ln16_19 = sub i9 %zext_ln16_38, i9 %zext_ln16_39

]]></Node>
<StgValue><ssdm name="sub_ln16_19"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="9">
<![CDATA[
:246 %sext_ln16_19 = sext i9 %sub_ln16_19

]]></Node>
<StgValue><ssdm name="sext_ln16_19"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:247 %mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19

]]></Node>
<StgValue><ssdm name="mul_ln16_18"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %A_4_addr_2 = getelementptr i8 %A_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_4_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="4">
<![CDATA[
:249 %A_4_load_2 = load i4 %A_4_addr_2

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %B_4_addr_2 = getelementptr i8 %B_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_4_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="4">
<![CDATA[
:252 %B_4_load_2 = load i4 %B_4_addr_2

]]></Node>
<StgValue><ssdm name="B_4_load_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
:258 %A_5_load_2 = load i4 %A_5_addr_2

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="8">
<![CDATA[
:259 %zext_ln16_42 = zext i8 %A_5_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_42"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
:261 %B_5_load_2 = load i4 %B_5_addr_2

]]></Node>
<StgValue><ssdm name="B_5_load_2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="8">
<![CDATA[
:262 %zext_ln16_43 = zext i8 %B_5_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_43"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:263 %sub_ln16_21 = sub i9 %zext_ln16_42, i9 %zext_ln16_43

]]></Node>
<StgValue><ssdm name="sub_ln16_21"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="9">
<![CDATA[
:264 %sext_ln16_21 = sext i9 %sub_ln16_21

]]></Node>
<StgValue><ssdm name="sext_ln16_21"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:265 %mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21

]]></Node>
<StgValue><ssdm name="mul_ln16_20"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266 %A_6_addr_2 = getelementptr i8 %A_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_6_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="4">
<![CDATA[
:267 %A_6_load_2 = load i4 %A_6_addr_2

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %B_6_addr_2 = getelementptr i8 %B_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_6_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="4">
<![CDATA[
:270 %B_6_load_2 = load i4 %B_6_addr_2

]]></Node>
<StgValue><ssdm name="B_6_load_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="4">
<![CDATA[
:276 %A_7_load_2 = load i4 %A_7_addr_2

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8">
<![CDATA[
:277 %zext_ln16_46 = zext i8 %A_7_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_46"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="4">
<![CDATA[
:279 %B_7_load_2 = load i4 %B_7_addr_2

]]></Node>
<StgValue><ssdm name="B_7_load_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
:280 %zext_ln16_47 = zext i8 %B_7_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_47"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:281 %sub_ln16_23 = sub i9 %zext_ln16_46, i9 %zext_ln16_47

]]></Node>
<StgValue><ssdm name="sub_ln16_23"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="9">
<![CDATA[
:282 %sext_ln16_23 = sext i9 %sub_ln16_23

]]></Node>
<StgValue><ssdm name="sext_ln16_23"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:283 %mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23

]]></Node>
<StgValue><ssdm name="mul_ln16_22"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %A_1_addr_3 = getelementptr i8 %A_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_1_addr_3"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="4">
<![CDATA[
:294 %A_1_load_3 = load i4 %A_1_addr_3

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296 %B_1_addr_3 = getelementptr i8 %B_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_1_addr_3"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="4">
<![CDATA[
:297 %B_1_load_3 = load i4 %B_1_addr_3

]]></Node>
<StgValue><ssdm name="B_1_load_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %A_3_addr_3 = getelementptr i8 %A_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_3_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="4">
<![CDATA[
:312 %A_3_load_3 = load i4 %A_3_addr_3

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314 %B_3_addr_3 = getelementptr i8 %B_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_3_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
:315 %B_3_load_3 = load i4 %B_3_addr_3

]]></Node>
<StgValue><ssdm name="B_3_load_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %A_5_addr_3 = getelementptr i8 %A_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_5_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="4">
<![CDATA[
:330 %A_5_load_3 = load i4 %A_5_addr_3

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332 %B_5_addr_3 = getelementptr i8 %B_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_5_addr_3"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="4">
<![CDATA[
:333 %B_5_load_3 = load i4 %B_5_addr_3

]]></Node>
<StgValue><ssdm name="B_5_load_3"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %A_7_addr_3 = getelementptr i8 %A_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_7_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="4">
<![CDATA[
:348 %A_7_load_3 = load i4 %A_7_addr_3

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350 %B_7_addr_3 = getelementptr i8 %B_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_7_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="4">
<![CDATA[
:351 %B_7_load_3 = load i4 %B_7_addr_3

]]></Node>
<StgValue><ssdm name="B_7_load_3"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1226 %add_ln16_3 = add i18 %mul_ln16_3, i18 %mul_ln16_4

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1228 %add_ln16_4 = add i18 %mul_ln16_5, i18 %mul_ln16_6

]]></Node>
<StgValue><ssdm name="add_ln16_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="9">
<![CDATA[
:147 %sext_ln16_8 = sext i9 %sub_ln16_8

]]></Node>
<StgValue><ssdm name="sext_ln16_8"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:148 %mul_ln16_7 = mul i18 %sext_ln16_8, i18 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="mul_ln16_7"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:157 %mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="9">
<![CDATA[
:165 %sext_ln16_10 = sext i9 %sub_ln16_10

]]></Node>
<StgValue><ssdm name="sext_ln16_10"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:166 %mul_ln16_9 = mul i18 %sext_ln16_10, i18 %sext_ln16_10

]]></Node>
<StgValue><ssdm name="mul_ln16_9"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:175 %mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="9">
<![CDATA[
:183 %sext_ln16_12 = sext i9 %sub_ln16_12

]]></Node>
<StgValue><ssdm name="sext_ln16_12"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:184 %mul_ln16_11 = mul i18 %sext_ln16_12, i18 %sext_ln16_12

]]></Node>
<StgValue><ssdm name="mul_ln16_11"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:193 %mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="9">
<![CDATA[
:201 %sext_ln16_14 = sext i9 %sub_ln16_14

]]></Node>
<StgValue><ssdm name="sext_ln16_14"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:202 %mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14

]]></Node>
<StgValue><ssdm name="mul_ln16_13"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:211 %mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15

]]></Node>
<StgValue><ssdm name="mul_ln16_14"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
:213 %A_0_load_2 = load i4 %A_0_addr_2

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8">
<![CDATA[
:214 %zext_ln16_32 = zext i8 %A_0_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_32"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
:216 %B_0_load_2 = load i4 %B_0_addr_2

]]></Node>
<StgValue><ssdm name="B_0_load_2"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8">
<![CDATA[
:217 %zext_ln16_33 = zext i8 %B_0_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_33"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:218 %sub_ln16_16 = sub i9 %zext_ln16_32, i9 %zext_ln16_33

]]></Node>
<StgValue><ssdm name="sub_ln16_16"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:229 %mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17

]]></Node>
<StgValue><ssdm name="mul_ln16_16"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
:231 %A_2_load_2 = load i4 %A_2_addr_2

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
:232 %zext_ln16_36 = zext i8 %A_2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_36"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
:234 %B_2_load_2 = load i4 %B_2_addr_2

]]></Node>
<StgValue><ssdm name="B_2_load_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
:235 %zext_ln16_37 = zext i8 %B_2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_37"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:236 %sub_ln16_18 = sub i9 %zext_ln16_36, i9 %zext_ln16_37

]]></Node>
<StgValue><ssdm name="sub_ln16_18"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:247 %mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19

]]></Node>
<StgValue><ssdm name="mul_ln16_18"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="4">
<![CDATA[
:249 %A_4_load_2 = load i4 %A_4_addr_2

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8">
<![CDATA[
:250 %zext_ln16_40 = zext i8 %A_4_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_40"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="4">
<![CDATA[
:252 %B_4_load_2 = load i4 %B_4_addr_2

]]></Node>
<StgValue><ssdm name="B_4_load_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
:253 %zext_ln16_41 = zext i8 %B_4_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_41"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:254 %sub_ln16_20 = sub i9 %zext_ln16_40, i9 %zext_ln16_41

]]></Node>
<StgValue><ssdm name="sub_ln16_20"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:265 %mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21

]]></Node>
<StgValue><ssdm name="mul_ln16_20"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="4">
<![CDATA[
:267 %A_6_load_2 = load i4 %A_6_addr_2

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
:268 %zext_ln16_44 = zext i8 %A_6_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_44"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="4">
<![CDATA[
:270 %B_6_load_2 = load i4 %B_6_addr_2

]]></Node>
<StgValue><ssdm name="B_6_load_2"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8">
<![CDATA[
:271 %zext_ln16_45 = zext i8 %B_6_load_2

]]></Node>
<StgValue><ssdm name="zext_ln16_45"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:272 %sub_ln16_22 = sub i9 %zext_ln16_44, i9 %zext_ln16_45

]]></Node>
<StgValue><ssdm name="sub_ln16_22"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:283 %mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23

]]></Node>
<StgValue><ssdm name="mul_ln16_22"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284 %A_0_addr_3 = getelementptr i8 %A_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_0_addr_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="4">
<![CDATA[
:285 %A_0_load_3 = load i4 %A_0_addr_3

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %B_0_addr_3 = getelementptr i8 %B_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_0_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="4">
<![CDATA[
:288 %B_0_load_3 = load i4 %B_0_addr_3

]]></Node>
<StgValue><ssdm name="B_0_load_3"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="4">
<![CDATA[
:294 %A_1_load_3 = load i4 %A_1_addr_3

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8">
<![CDATA[
:295 %zext_ln16_50 = zext i8 %A_1_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_50"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="4">
<![CDATA[
:297 %B_1_load_3 = load i4 %B_1_addr_3

]]></Node>
<StgValue><ssdm name="B_1_load_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
:298 %zext_ln16_51 = zext i8 %B_1_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_51"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:299 %sub_ln16_25 = sub i9 %zext_ln16_50, i9 %zext_ln16_51

]]></Node>
<StgValue><ssdm name="sub_ln16_25"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="9">
<![CDATA[
:300 %sext_ln16_25 = sext i9 %sub_ln16_25

]]></Node>
<StgValue><ssdm name="sext_ln16_25"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:301 %mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25

]]></Node>
<StgValue><ssdm name="mul_ln16_24"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302 %A_2_addr_3 = getelementptr i8 %A_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_2_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
:303 %A_2_load_3 = load i4 %A_2_addr_3

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %B_2_addr_3 = getelementptr i8 %B_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_2_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="4">
<![CDATA[
:306 %B_2_load_3 = load i4 %B_2_addr_3

]]></Node>
<StgValue><ssdm name="B_2_load_3"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="4">
<![CDATA[
:312 %A_3_load_3 = load i4 %A_3_addr_3

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
:313 %zext_ln16_54 = zext i8 %A_3_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_54"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
:315 %B_3_load_3 = load i4 %B_3_addr_3

]]></Node>
<StgValue><ssdm name="B_3_load_3"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
:316 %zext_ln16_55 = zext i8 %B_3_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_55"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:317 %sub_ln16_27 = sub i9 %zext_ln16_54, i9 %zext_ln16_55

]]></Node>
<StgValue><ssdm name="sub_ln16_27"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="9">
<![CDATA[
:318 %sext_ln16_27 = sext i9 %sub_ln16_27

]]></Node>
<StgValue><ssdm name="sext_ln16_27"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:319 %mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27

]]></Node>
<StgValue><ssdm name="mul_ln16_26"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320 %A_4_addr_3 = getelementptr i8 %A_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_4_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
:321 %A_4_load_3 = load i4 %A_4_addr_3

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %B_4_addr_3 = getelementptr i8 %B_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_4_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
:324 %B_4_load_3 = load i4 %B_4_addr_3

]]></Node>
<StgValue><ssdm name="B_4_load_3"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="4">
<![CDATA[
:330 %A_5_load_3 = load i4 %A_5_addr_3

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8">
<![CDATA[
:331 %zext_ln16_58 = zext i8 %A_5_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_58"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="4">
<![CDATA[
:333 %B_5_load_3 = load i4 %B_5_addr_3

]]></Node>
<StgValue><ssdm name="B_5_load_3"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8">
<![CDATA[
:334 %zext_ln16_59 = zext i8 %B_5_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_59"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:335 %sub_ln16_29 = sub i9 %zext_ln16_58, i9 %zext_ln16_59

]]></Node>
<StgValue><ssdm name="sub_ln16_29"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="9">
<![CDATA[
:336 %sext_ln16_29 = sext i9 %sub_ln16_29

]]></Node>
<StgValue><ssdm name="sext_ln16_29"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:337 %mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29

]]></Node>
<StgValue><ssdm name="mul_ln16_28"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338 %A_6_addr_3 = getelementptr i8 %A_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_6_addr_3"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
:339 %A_6_load_3 = load i4 %A_6_addr_3

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %B_6_addr_3 = getelementptr i8 %B_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_6_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="4">
<![CDATA[
:342 %B_6_load_3 = load i4 %B_6_addr_3

]]></Node>
<StgValue><ssdm name="B_6_load_3"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="4">
<![CDATA[
:348 %A_7_load_3 = load i4 %A_7_addr_3

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8">
<![CDATA[
:349 %zext_ln16_62 = zext i8 %A_7_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_62"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="4">
<![CDATA[
:351 %B_7_load_3 = load i4 %B_7_addr_3

]]></Node>
<StgValue><ssdm name="B_7_load_3"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
:352 %zext_ln16_63 = zext i8 %B_7_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_63"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:353 %sub_ln16_31 = sub i9 %zext_ln16_62, i9 %zext_ln16_63

]]></Node>
<StgValue><ssdm name="sub_ln16_31"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="9">
<![CDATA[
:354 %sext_ln16_31 = sext i9 %sub_ln16_31

]]></Node>
<StgValue><ssdm name="sext_ln16_31"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:355 %mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31

]]></Node>
<StgValue><ssdm name="mul_ln16_30"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %A_1_addr_4 = getelementptr i8 %A_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_1_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="4">
<![CDATA[
:366 %A_1_load_4 = load i4 %A_1_addr_4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368 %B_1_addr_4 = getelementptr i8 %B_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_1_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
:369 %B_1_load_4 = load i4 %B_1_addr_4

]]></Node>
<StgValue><ssdm name="B_1_load_4"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %A_3_addr_4 = getelementptr i8 %A_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_3_addr_4"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="4">
<![CDATA[
:384 %A_3_load_4 = load i4 %A_3_addr_4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386 %B_3_addr_4 = getelementptr i8 %B_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_3_addr_4"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="4">
<![CDATA[
:387 %B_3_load_4 = load i4 %B_3_addr_4

]]></Node>
<StgValue><ssdm name="B_3_load_4"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401 %A_5_addr_4 = getelementptr i8 %A_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_5_addr_4"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
:402 %A_5_load_4 = load i4 %A_5_addr_4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:404 %B_5_addr_4 = getelementptr i8 %B_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_5_addr_4"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
:405 %B_5_load_4 = load i4 %B_5_addr_4

]]></Node>
<StgValue><ssdm name="B_5_load_4"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419 %A_7_addr_4 = getelementptr i8 %A_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_7_addr_4"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="4">
<![CDATA[
:420 %A_7_load_4 = load i4 %A_7_addr_4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:422 %B_7_addr_4 = getelementptr i8 %B_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_7_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="4">
<![CDATA[
:423 %B_7_load_4 = load i4 %B_7_addr_4

]]></Node>
<StgValue><ssdm name="B_7_load_4"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1226 %add_ln16_3 = add i18 %mul_ln16_3, i18 %mul_ln16_4

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="19" op_0_bw="18">
<![CDATA[
:1227 %sext_ln16_131 = sext i18 %add_ln16_3

]]></Node>
<StgValue><ssdm name="sext_ln16_131"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1228 %add_ln16_4 = add i18 %mul_ln16_5, i18 %mul_ln16_6

]]></Node>
<StgValue><ssdm name="add_ln16_4"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="19" op_0_bw="18">
<![CDATA[
:1229 %sext_ln16_132 = sext i18 %add_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_132"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1230 %add_ln16_5 = add i19 %sext_ln16_132, i19 %sext_ln16_131

]]></Node>
<StgValue><ssdm name="add_ln16_5"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1234 %add_ln16_7 = add i18 %mul_ln16_7, i18 %mul_ln16_8

]]></Node>
<StgValue><ssdm name="add_ln16_7"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1236 %add_ln16_8 = add i18 %mul_ln16_9, i18 %mul_ln16_10

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1240 %add_ln16_10 = add i18 %mul_ln16_11, i18 %mul_ln16_12

]]></Node>
<StgValue><ssdm name="add_ln16_10"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1242 %add_ln16_11 = add i18 %mul_ln16_13, i18 %mul_ln16_14

]]></Node>
<StgValue><ssdm name="add_ln16_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="9">
<![CDATA[
:219 %sext_ln16_16 = sext i9 %sub_ln16_16

]]></Node>
<StgValue><ssdm name="sext_ln16_16"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:220 %mul_ln16_15 = mul i18 %sext_ln16_16, i18 %sext_ln16_16

]]></Node>
<StgValue><ssdm name="mul_ln16_15"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:229 %mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17

]]></Node>
<StgValue><ssdm name="mul_ln16_16"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="9">
<![CDATA[
:237 %sext_ln16_18 = sext i9 %sub_ln16_18

]]></Node>
<StgValue><ssdm name="sext_ln16_18"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:238 %mul_ln16_17 = mul i18 %sext_ln16_18, i18 %sext_ln16_18

]]></Node>
<StgValue><ssdm name="mul_ln16_17"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:247 %mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19

]]></Node>
<StgValue><ssdm name="mul_ln16_18"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="9">
<![CDATA[
:255 %sext_ln16_20 = sext i9 %sub_ln16_20

]]></Node>
<StgValue><ssdm name="sext_ln16_20"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:256 %mul_ln16_19 = mul i18 %sext_ln16_20, i18 %sext_ln16_20

]]></Node>
<StgValue><ssdm name="mul_ln16_19"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:265 %mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21

]]></Node>
<StgValue><ssdm name="mul_ln16_20"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="9">
<![CDATA[
:273 %sext_ln16_22 = sext i9 %sub_ln16_22

]]></Node>
<StgValue><ssdm name="sext_ln16_22"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:274 %mul_ln16_21 = mul i18 %sext_ln16_22, i18 %sext_ln16_22

]]></Node>
<StgValue><ssdm name="mul_ln16_21"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:283 %mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23

]]></Node>
<StgValue><ssdm name="mul_ln16_22"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="4">
<![CDATA[
:285 %A_0_load_3 = load i4 %A_0_addr_3

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8">
<![CDATA[
:286 %zext_ln16_48 = zext i8 %A_0_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_48"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="4">
<![CDATA[
:288 %B_0_load_3 = load i4 %B_0_addr_3

]]></Node>
<StgValue><ssdm name="B_0_load_3"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8">
<![CDATA[
:289 %zext_ln16_49 = zext i8 %B_0_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_49"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:290 %sub_ln16_24 = sub i9 %zext_ln16_48, i9 %zext_ln16_49

]]></Node>
<StgValue><ssdm name="sub_ln16_24"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:301 %mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25

]]></Node>
<StgValue><ssdm name="mul_ln16_24"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
:303 %A_2_load_3 = load i4 %A_2_addr_3

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
:304 %zext_ln16_52 = zext i8 %A_2_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_52"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="4">
<![CDATA[
:306 %B_2_load_3 = load i4 %B_2_addr_3

]]></Node>
<StgValue><ssdm name="B_2_load_3"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="8">
<![CDATA[
:307 %zext_ln16_53 = zext i8 %B_2_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_53"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:308 %sub_ln16_26 = sub i9 %zext_ln16_52, i9 %zext_ln16_53

]]></Node>
<StgValue><ssdm name="sub_ln16_26"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:319 %mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27

]]></Node>
<StgValue><ssdm name="mul_ln16_26"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
:321 %A_4_load_3 = load i4 %A_4_addr_3

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
:322 %zext_ln16_56 = zext i8 %A_4_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_56"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
:324 %B_4_load_3 = load i4 %B_4_addr_3

]]></Node>
<StgValue><ssdm name="B_4_load_3"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8">
<![CDATA[
:325 %zext_ln16_57 = zext i8 %B_4_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_57"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:326 %sub_ln16_28 = sub i9 %zext_ln16_56, i9 %zext_ln16_57

]]></Node>
<StgValue><ssdm name="sub_ln16_28"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:337 %mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29

]]></Node>
<StgValue><ssdm name="mul_ln16_28"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
:339 %A_6_load_3 = load i4 %A_6_addr_3

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
:340 %zext_ln16_60 = zext i8 %A_6_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_60"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="4">
<![CDATA[
:342 %B_6_load_3 = load i4 %B_6_addr_3

]]></Node>
<StgValue><ssdm name="B_6_load_3"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="8">
<![CDATA[
:343 %zext_ln16_61 = zext i8 %B_6_load_3

]]></Node>
<StgValue><ssdm name="zext_ln16_61"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:344 %sub_ln16_30 = sub i9 %zext_ln16_60, i9 %zext_ln16_61

]]></Node>
<StgValue><ssdm name="sub_ln16_30"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:355 %mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31

]]></Node>
<StgValue><ssdm name="mul_ln16_30"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356 %A_0_addr_4 = getelementptr i8 %A_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_0_addr_4"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="4">
<![CDATA[
:357 %A_0_load_4 = load i4 %A_0_addr_4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %B_0_addr_4 = getelementptr i8 %B_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_0_addr_4"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="4">
<![CDATA[
:360 %B_0_load_4 = load i4 %B_0_addr_4

]]></Node>
<StgValue><ssdm name="B_0_load_4"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="4">
<![CDATA[
:366 %A_1_load_4 = load i4 %A_1_addr_4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="8">
<![CDATA[
:367 %zext_ln16_66 = zext i8 %A_1_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_66"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
:369 %B_1_load_4 = load i4 %B_1_addr_4

]]></Node>
<StgValue><ssdm name="B_1_load_4"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="8">
<![CDATA[
:370 %zext_ln16_67 = zext i8 %B_1_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_67"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:371 %sub_ln16_33 = sub i9 %zext_ln16_66, i9 %zext_ln16_67

]]></Node>
<StgValue><ssdm name="sub_ln16_33"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="9">
<![CDATA[
:372 %sext_ln16_33 = sext i9 %sub_ln16_33

]]></Node>
<StgValue><ssdm name="sext_ln16_33"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:373 %mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33

]]></Node>
<StgValue><ssdm name="mul_ln16_32"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374 %A_2_addr_4 = getelementptr i8 %A_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_2_addr_4"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="4">
<![CDATA[
:375 %A_2_load_4 = load i4 %A_2_addr_4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %B_2_addr_4 = getelementptr i8 %B_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_2_addr_4"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="4">
<![CDATA[
:378 %B_2_load_4 = load i4 %B_2_addr_4

]]></Node>
<StgValue><ssdm name="B_2_load_4"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="4">
<![CDATA[
:384 %A_3_load_4 = load i4 %A_3_addr_4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="8">
<![CDATA[
:385 %zext_ln16_70 = zext i8 %A_3_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_70"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="4">
<![CDATA[
:387 %B_3_load_4 = load i4 %B_3_addr_4

]]></Node>
<StgValue><ssdm name="B_3_load_4"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8">
<![CDATA[
:388 %zext_ln16_71 = zext i8 %B_3_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_71"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:389 %sub_ln16_35 = sub i9 %zext_ln16_70, i9 %zext_ln16_71

]]></Node>
<StgValue><ssdm name="sub_ln16_35"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="9">
<![CDATA[
:390 %sext_ln16_35 = sext i9 %sub_ln16_35

]]></Node>
<StgValue><ssdm name="sext_ln16_35"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:391 %mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35

]]></Node>
<StgValue><ssdm name="mul_ln16_34"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392 %A_4_addr_4 = getelementptr i8 %A_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_4_addr_4"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="4">
<![CDATA[
:393 %A_4_load_4 = load i4 %A_4_addr_4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395 %B_4_addr_4 = getelementptr i8 %B_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_4_addr_4"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="4">
<![CDATA[
:396 %B_4_load_4 = load i4 %B_4_addr_4

]]></Node>
<StgValue><ssdm name="B_4_load_4"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
:402 %A_5_load_4 = load i4 %A_5_addr_4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="8">
<![CDATA[
:403 %zext_ln16_74 = zext i8 %A_5_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_74"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
:405 %B_5_load_4 = load i4 %B_5_addr_4

]]></Node>
<StgValue><ssdm name="B_5_load_4"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8">
<![CDATA[
:406 %zext_ln16_75 = zext i8 %B_5_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_75"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:407 %sub_ln16_37 = sub i9 %zext_ln16_74, i9 %zext_ln16_75

]]></Node>
<StgValue><ssdm name="sub_ln16_37"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="18" op_0_bw="9">
<![CDATA[
:408 %sext_ln16_37 = sext i9 %sub_ln16_37

]]></Node>
<StgValue><ssdm name="sext_ln16_37"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:409 %mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37

]]></Node>
<StgValue><ssdm name="mul_ln16_36"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:410 %A_6_addr_4 = getelementptr i8 %A_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_6_addr_4"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="4">
<![CDATA[
:411 %A_6_load_4 = load i4 %A_6_addr_4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413 %B_6_addr_4 = getelementptr i8 %B_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_6_addr_4"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
:414 %B_6_load_4 = load i4 %B_6_addr_4

]]></Node>
<StgValue><ssdm name="B_6_load_4"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="4">
<![CDATA[
:420 %A_7_load_4 = load i4 %A_7_addr_4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="8">
<![CDATA[
:421 %zext_ln16_78 = zext i8 %A_7_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_78"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="4">
<![CDATA[
:423 %B_7_load_4 = load i4 %B_7_addr_4

]]></Node>
<StgValue><ssdm name="B_7_load_4"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8">
<![CDATA[
:424 %zext_ln16_79 = zext i8 %B_7_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_79"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:425 %sub_ln16_39 = sub i9 %zext_ln16_78, i9 %zext_ln16_79

]]></Node>
<StgValue><ssdm name="sub_ln16_39"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="9">
<![CDATA[
:426 %sext_ln16_39 = sext i9 %sub_ln16_39

]]></Node>
<StgValue><ssdm name="sext_ln16_39"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:427 %mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39

]]></Node>
<StgValue><ssdm name="mul_ln16_38"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437 %A_1_addr_5 = getelementptr i8 %A_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_1_addr_5"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="4">
<![CDATA[
:438 %A_1_load_5 = load i4 %A_1_addr_5

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:440 %B_1_addr_5 = getelementptr i8 %B_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_1_addr_5"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="4">
<![CDATA[
:441 %B_1_load_5 = load i4 %B_1_addr_5

]]></Node>
<StgValue><ssdm name="B_1_load_5"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:455 %A_3_addr_5 = getelementptr i8 %A_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_3_addr_5"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="4">
<![CDATA[
:456 %A_3_load_5 = load i4 %A_3_addr_5

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:458 %B_3_addr_5 = getelementptr i8 %B_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_3_addr_5"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="4">
<![CDATA[
:459 %B_3_load_5 = load i4 %B_3_addr_5

]]></Node>
<StgValue><ssdm name="B_3_load_5"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:473 %A_5_addr_5 = getelementptr i8 %A_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_5_addr_5"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="4">
<![CDATA[
:474 %A_5_load_5 = load i4 %A_5_addr_5

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:476 %B_5_addr_5 = getelementptr i8 %B_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_5_addr_5"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="4">
<![CDATA[
:477 %B_5_load_5 = load i4 %B_5_addr_5

]]></Node>
<StgValue><ssdm name="B_5_load_5"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:491 %A_7_addr_5 = getelementptr i8 %A_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_7_addr_5"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="4">
<![CDATA[
:492 %A_7_load_5 = load i4 %A_7_addr_5

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:494 %B_7_addr_5 = getelementptr i8 %B_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_7_addr_5"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="4">
<![CDATA[
:495 %B_7_load_5 = load i4 %B_7_addr_5

]]></Node>
<StgValue><ssdm name="B_7_load_5"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1234 %add_ln16_7 = add i18 %mul_ln16_7, i18 %mul_ln16_8

]]></Node>
<StgValue><ssdm name="add_ln16_7"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="19" op_0_bw="18">
<![CDATA[
:1235 %sext_ln16_135 = sext i18 %add_ln16_7

]]></Node>
<StgValue><ssdm name="sext_ln16_135"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1236 %add_ln16_8 = add i18 %mul_ln16_9, i18 %mul_ln16_10

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="19" op_0_bw="18">
<![CDATA[
:1237 %sext_ln16_136 = sext i18 %add_ln16_8

]]></Node>
<StgValue><ssdm name="sext_ln16_136"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1238 %add_ln16_9 = add i19 %sext_ln16_136, i19 %sext_ln16_135

]]></Node>
<StgValue><ssdm name="add_ln16_9"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="20" op_0_bw="19">
<![CDATA[
:1239 %sext_ln16_137 = sext i19 %add_ln16_9

]]></Node>
<StgValue><ssdm name="sext_ln16_137"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1240 %add_ln16_10 = add i18 %mul_ln16_11, i18 %mul_ln16_12

]]></Node>
<StgValue><ssdm name="add_ln16_10"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="19" op_0_bw="18">
<![CDATA[
:1241 %sext_ln16_138 = sext i18 %add_ln16_10

]]></Node>
<StgValue><ssdm name="sext_ln16_138"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1242 %add_ln16_11 = add i18 %mul_ln16_13, i18 %mul_ln16_14

]]></Node>
<StgValue><ssdm name="add_ln16_11"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="19" op_0_bw="18">
<![CDATA[
:1243 %sext_ln16_139 = sext i18 %add_ln16_11

]]></Node>
<StgValue><ssdm name="sext_ln16_139"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1244 %add_ln16_12 = add i19 %sext_ln16_139, i19 %sext_ln16_138

]]></Node>
<StgValue><ssdm name="add_ln16_12"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="20" op_0_bw="19">
<![CDATA[
:1245 %sext_ln16_140 = sext i19 %add_ln16_12

]]></Node>
<StgValue><ssdm name="sext_ln16_140"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1246 %add_ln16_13 = add i20 %sext_ln16_140, i20 %sext_ln16_137

]]></Node>
<StgValue><ssdm name="add_ln16_13"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1250 %add_ln16_15 = add i18 %mul_ln16_15, i18 %mul_ln16_16

]]></Node>
<StgValue><ssdm name="add_ln16_15"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1252 %add_ln16_16 = add i18 %mul_ln16_17, i18 %mul_ln16_18

]]></Node>
<StgValue><ssdm name="add_ln16_16"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1256 %add_ln16_18 = add i18 %mul_ln16_19, i18 %mul_ln16_20

]]></Node>
<StgValue><ssdm name="add_ln16_18"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1258 %add_ln16_19 = add i18 %mul_ln16_21, i18 %mul_ln16_22

]]></Node>
<StgValue><ssdm name="add_ln16_19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="9">
<![CDATA[
:291 %sext_ln16_24 = sext i9 %sub_ln16_24

]]></Node>
<StgValue><ssdm name="sext_ln16_24"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:292 %mul_ln16_23 = mul i18 %sext_ln16_24, i18 %sext_ln16_24

]]></Node>
<StgValue><ssdm name="mul_ln16_23"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:301 %mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25

]]></Node>
<StgValue><ssdm name="mul_ln16_24"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="9">
<![CDATA[
:309 %sext_ln16_26 = sext i9 %sub_ln16_26

]]></Node>
<StgValue><ssdm name="sext_ln16_26"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:310 %mul_ln16_25 = mul i18 %sext_ln16_26, i18 %sext_ln16_26

]]></Node>
<StgValue><ssdm name="mul_ln16_25"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:319 %mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27

]]></Node>
<StgValue><ssdm name="mul_ln16_26"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="9">
<![CDATA[
:327 %sext_ln16_28 = sext i9 %sub_ln16_28

]]></Node>
<StgValue><ssdm name="sext_ln16_28"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:328 %mul_ln16_27 = mul i18 %sext_ln16_28, i18 %sext_ln16_28

]]></Node>
<StgValue><ssdm name="mul_ln16_27"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:337 %mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29

]]></Node>
<StgValue><ssdm name="mul_ln16_28"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="9">
<![CDATA[
:345 %sext_ln16_30 = sext i9 %sub_ln16_30

]]></Node>
<StgValue><ssdm name="sext_ln16_30"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:346 %mul_ln16_29 = mul i18 %sext_ln16_30, i18 %sext_ln16_30

]]></Node>
<StgValue><ssdm name="mul_ln16_29"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:355 %mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31

]]></Node>
<StgValue><ssdm name="mul_ln16_30"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="4">
<![CDATA[
:357 %A_0_load_4 = load i4 %A_0_addr_4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
:358 %zext_ln16_64 = zext i8 %A_0_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_64"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="4">
<![CDATA[
:360 %B_0_load_4 = load i4 %B_0_addr_4

]]></Node>
<StgValue><ssdm name="B_0_load_4"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="8">
<![CDATA[
:361 %zext_ln16_65 = zext i8 %B_0_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_65"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:362 %sub_ln16_32 = sub i9 %zext_ln16_64, i9 %zext_ln16_65

]]></Node>
<StgValue><ssdm name="sub_ln16_32"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:373 %mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33

]]></Node>
<StgValue><ssdm name="mul_ln16_32"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="4">
<![CDATA[
:375 %A_2_load_4 = load i4 %A_2_addr_4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
:376 %zext_ln16_68 = zext i8 %A_2_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_68"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="4">
<![CDATA[
:378 %B_2_load_4 = load i4 %B_2_addr_4

]]></Node>
<StgValue><ssdm name="B_2_load_4"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8">
<![CDATA[
:379 %zext_ln16_69 = zext i8 %B_2_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_69"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:380 %sub_ln16_34 = sub i9 %zext_ln16_68, i9 %zext_ln16_69

]]></Node>
<StgValue><ssdm name="sub_ln16_34"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:391 %mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35

]]></Node>
<StgValue><ssdm name="mul_ln16_34"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="4">
<![CDATA[
:393 %A_4_load_4 = load i4 %A_4_addr_4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8">
<![CDATA[
:394 %zext_ln16_72 = zext i8 %A_4_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_72"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="4">
<![CDATA[
:396 %B_4_load_4 = load i4 %B_4_addr_4

]]></Node>
<StgValue><ssdm name="B_4_load_4"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8">
<![CDATA[
:397 %zext_ln16_73 = zext i8 %B_4_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_73"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:398 %sub_ln16_36 = sub i9 %zext_ln16_72, i9 %zext_ln16_73

]]></Node>
<StgValue><ssdm name="sub_ln16_36"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:409 %mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37

]]></Node>
<StgValue><ssdm name="mul_ln16_36"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="4">
<![CDATA[
:411 %A_6_load_4 = load i4 %A_6_addr_4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8">
<![CDATA[
:412 %zext_ln16_76 = zext i8 %A_6_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_76"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
:414 %B_6_load_4 = load i4 %B_6_addr_4

]]></Node>
<StgValue><ssdm name="B_6_load_4"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8">
<![CDATA[
:415 %zext_ln16_77 = zext i8 %B_6_load_4

]]></Node>
<StgValue><ssdm name="zext_ln16_77"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:416 %sub_ln16_38 = sub i9 %zext_ln16_76, i9 %zext_ln16_77

]]></Node>
<StgValue><ssdm name="sub_ln16_38"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:427 %mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39

]]></Node>
<StgValue><ssdm name="mul_ln16_38"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:428 %A_0_addr_5 = getelementptr i8 %A_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_0_addr_5"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="4">
<![CDATA[
:429 %A_0_load_5 = load i4 %A_0_addr_5

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:431 %B_0_addr_5 = getelementptr i8 %B_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_0_addr_5"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="4">
<![CDATA[
:432 %B_0_load_5 = load i4 %B_0_addr_5

]]></Node>
<StgValue><ssdm name="B_0_load_5"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="4">
<![CDATA[
:438 %A_1_load_5 = load i4 %A_1_addr_5

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="8">
<![CDATA[
:439 %zext_ln16_82 = zext i8 %A_1_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_82"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="4">
<![CDATA[
:441 %B_1_load_5 = load i4 %B_1_addr_5

]]></Node>
<StgValue><ssdm name="B_1_load_5"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8">
<![CDATA[
:442 %zext_ln16_83 = zext i8 %B_1_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_83"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:443 %sub_ln16_41 = sub i9 %zext_ln16_82, i9 %zext_ln16_83

]]></Node>
<StgValue><ssdm name="sub_ln16_41"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="18" op_0_bw="9">
<![CDATA[
:444 %sext_ln16_41 = sext i9 %sub_ln16_41

]]></Node>
<StgValue><ssdm name="sext_ln16_41"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:445 %mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41

]]></Node>
<StgValue><ssdm name="mul_ln16_40"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:446 %A_2_addr_5 = getelementptr i8 %A_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_2_addr_5"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="4">
<![CDATA[
:447 %A_2_load_5 = load i4 %A_2_addr_5

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:449 %B_2_addr_5 = getelementptr i8 %B_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_2_addr_5"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="4">
<![CDATA[
:450 %B_2_load_5 = load i4 %B_2_addr_5

]]></Node>
<StgValue><ssdm name="B_2_load_5"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="4">
<![CDATA[
:456 %A_3_load_5 = load i4 %A_3_addr_5

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="8">
<![CDATA[
:457 %zext_ln16_86 = zext i8 %A_3_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_86"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="4">
<![CDATA[
:459 %B_3_load_5 = load i4 %B_3_addr_5

]]></Node>
<StgValue><ssdm name="B_3_load_5"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8">
<![CDATA[
:460 %zext_ln16_87 = zext i8 %B_3_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_87"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:461 %sub_ln16_43 = sub i9 %zext_ln16_86, i9 %zext_ln16_87

]]></Node>
<StgValue><ssdm name="sub_ln16_43"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="18" op_0_bw="9">
<![CDATA[
:462 %sext_ln16_43 = sext i9 %sub_ln16_43

]]></Node>
<StgValue><ssdm name="sext_ln16_43"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:463 %mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43

]]></Node>
<StgValue><ssdm name="mul_ln16_42"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:464 %A_4_addr_5 = getelementptr i8 %A_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_4_addr_5"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="4">
<![CDATA[
:465 %A_4_load_5 = load i4 %A_4_addr_5

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:467 %B_4_addr_5 = getelementptr i8 %B_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_4_addr_5"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="4">
<![CDATA[
:468 %B_4_load_5 = load i4 %B_4_addr_5

]]></Node>
<StgValue><ssdm name="B_4_load_5"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="4">
<![CDATA[
:474 %A_5_load_5 = load i4 %A_5_addr_5

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="8">
<![CDATA[
:475 %zext_ln16_90 = zext i8 %A_5_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_90"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="4">
<![CDATA[
:477 %B_5_load_5 = load i4 %B_5_addr_5

]]></Node>
<StgValue><ssdm name="B_5_load_5"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
:478 %zext_ln16_91 = zext i8 %B_5_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_91"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:479 %sub_ln16_45 = sub i9 %zext_ln16_90, i9 %zext_ln16_91

]]></Node>
<StgValue><ssdm name="sub_ln16_45"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="9">
<![CDATA[
:480 %sext_ln16_45 = sext i9 %sub_ln16_45

]]></Node>
<StgValue><ssdm name="sext_ln16_45"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:481 %mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45

]]></Node>
<StgValue><ssdm name="mul_ln16_44"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:482 %A_6_addr_5 = getelementptr i8 %A_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_6_addr_5"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="4">
<![CDATA[
:483 %A_6_load_5 = load i4 %A_6_addr_5

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:485 %B_6_addr_5 = getelementptr i8 %B_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_6_addr_5"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="4">
<![CDATA[
:486 %B_6_load_5 = load i4 %B_6_addr_5

]]></Node>
<StgValue><ssdm name="B_6_load_5"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="4">
<![CDATA[
:492 %A_7_load_5 = load i4 %A_7_addr_5

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="8">
<![CDATA[
:493 %zext_ln16_94 = zext i8 %A_7_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_94"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="4">
<![CDATA[
:495 %B_7_load_5 = load i4 %B_7_addr_5

]]></Node>
<StgValue><ssdm name="B_7_load_5"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8">
<![CDATA[
:496 %zext_ln16_95 = zext i8 %B_7_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_95"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:497 %sub_ln16_47 = sub i9 %zext_ln16_94, i9 %zext_ln16_95

]]></Node>
<StgValue><ssdm name="sub_ln16_47"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="9">
<![CDATA[
:498 %sext_ln16_47 = sext i9 %sub_ln16_47

]]></Node>
<StgValue><ssdm name="sext_ln16_47"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:499 %mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47

]]></Node>
<StgValue><ssdm name="mul_ln16_46"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:509 %A_1_addr_6 = getelementptr i8 %A_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_1_addr_6"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="4">
<![CDATA[
:510 %A_1_load_6 = load i4 %A_1_addr_6

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:512 %B_1_addr_6 = getelementptr i8 %B_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_1_addr_6"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
:513 %B_1_load_6 = load i4 %B_1_addr_6

]]></Node>
<StgValue><ssdm name="B_1_load_6"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:527 %A_3_addr_6 = getelementptr i8 %A_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_3_addr_6"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="4">
<![CDATA[
:528 %A_3_load_6 = load i4 %A_3_addr_6

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:530 %B_3_addr_6 = getelementptr i8 %B_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_3_addr_6"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="4">
<![CDATA[
:531 %B_3_load_6 = load i4 %B_3_addr_6

]]></Node>
<StgValue><ssdm name="B_3_load_6"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:545 %A_5_addr_6 = getelementptr i8 %A_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_5_addr_6"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="4">
<![CDATA[
:546 %A_5_load_6 = load i4 %A_5_addr_6

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:548 %B_5_addr_6 = getelementptr i8 %B_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_5_addr_6"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
:549 %B_5_load_6 = load i4 %B_5_addr_6

]]></Node>
<StgValue><ssdm name="B_5_load_6"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:563 %A_7_addr_6 = getelementptr i8 %A_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_7_addr_6"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="4">
<![CDATA[
:564 %A_7_load_6 = load i4 %A_7_addr_6

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:566 %B_7_addr_6 = getelementptr i8 %B_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_7_addr_6"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="4">
<![CDATA[
:567 %B_7_load_6 = load i4 %B_7_addr_6

]]></Node>
<StgValue><ssdm name="B_7_load_6"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1250 %add_ln16_15 = add i18 %mul_ln16_15, i18 %mul_ln16_16

]]></Node>
<StgValue><ssdm name="add_ln16_15"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="19" op_0_bw="18">
<![CDATA[
:1251 %sext_ln16_143 = sext i18 %add_ln16_15

]]></Node>
<StgValue><ssdm name="sext_ln16_143"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1252 %add_ln16_16 = add i18 %mul_ln16_17, i18 %mul_ln16_18

]]></Node>
<StgValue><ssdm name="add_ln16_16"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="19" op_0_bw="18">
<![CDATA[
:1253 %sext_ln16_144 = sext i18 %add_ln16_16

]]></Node>
<StgValue><ssdm name="sext_ln16_144"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1254 %add_ln16_17 = add i19 %sext_ln16_144, i19 %sext_ln16_143

]]></Node>
<StgValue><ssdm name="add_ln16_17"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="20" op_0_bw="19">
<![CDATA[
:1255 %sext_ln16_145 = sext i19 %add_ln16_17

]]></Node>
<StgValue><ssdm name="sext_ln16_145"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1256 %add_ln16_18 = add i18 %mul_ln16_19, i18 %mul_ln16_20

]]></Node>
<StgValue><ssdm name="add_ln16_18"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="19" op_0_bw="18">
<![CDATA[
:1257 %sext_ln16_146 = sext i18 %add_ln16_18

]]></Node>
<StgValue><ssdm name="sext_ln16_146"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1258 %add_ln16_19 = add i18 %mul_ln16_21, i18 %mul_ln16_22

]]></Node>
<StgValue><ssdm name="add_ln16_19"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="19" op_0_bw="18">
<![CDATA[
:1259 %sext_ln16_147 = sext i18 %add_ln16_19

]]></Node>
<StgValue><ssdm name="sext_ln16_147"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1260 %add_ln16_20 = add i19 %sext_ln16_147, i19 %sext_ln16_146

]]></Node>
<StgValue><ssdm name="add_ln16_20"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="20" op_0_bw="19">
<![CDATA[
:1261 %sext_ln16_148 = sext i19 %add_ln16_20

]]></Node>
<StgValue><ssdm name="sext_ln16_148"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1262 %add_ln16_21 = add i20 %sext_ln16_148, i20 %sext_ln16_145

]]></Node>
<StgValue><ssdm name="add_ln16_21"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1264 %add_ln16_22 = add i18 %mul_ln16_23, i18 %mul_ln16_24

]]></Node>
<StgValue><ssdm name="add_ln16_22"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1266 %add_ln16_23 = add i18 %mul_ln16_25, i18 %mul_ln16_26

]]></Node>
<StgValue><ssdm name="add_ln16_23"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1270 %add_ln16_25 = add i18 %mul_ln16_27, i18 %mul_ln16_28

]]></Node>
<StgValue><ssdm name="add_ln16_25"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1272 %add_ln16_26 = add i18 %mul_ln16_29, i18 %mul_ln16_30

]]></Node>
<StgValue><ssdm name="add_ln16_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="18" op_0_bw="9">
<![CDATA[
:363 %sext_ln16_32 = sext i9 %sub_ln16_32

]]></Node>
<StgValue><ssdm name="sext_ln16_32"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:364 %mul_ln16_31 = mul i18 %sext_ln16_32, i18 %sext_ln16_32

]]></Node>
<StgValue><ssdm name="mul_ln16_31"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:373 %mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33

]]></Node>
<StgValue><ssdm name="mul_ln16_32"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="9">
<![CDATA[
:381 %sext_ln16_34 = sext i9 %sub_ln16_34

]]></Node>
<StgValue><ssdm name="sext_ln16_34"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:382 %mul_ln16_33 = mul i18 %sext_ln16_34, i18 %sext_ln16_34

]]></Node>
<StgValue><ssdm name="mul_ln16_33"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:391 %mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35

]]></Node>
<StgValue><ssdm name="mul_ln16_34"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="9">
<![CDATA[
:399 %sext_ln16_36 = sext i9 %sub_ln16_36

]]></Node>
<StgValue><ssdm name="sext_ln16_36"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:400 %mul_ln16_35 = mul i18 %sext_ln16_36, i18 %sext_ln16_36

]]></Node>
<StgValue><ssdm name="mul_ln16_35"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:409 %mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37

]]></Node>
<StgValue><ssdm name="mul_ln16_36"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="9">
<![CDATA[
:417 %sext_ln16_38 = sext i9 %sub_ln16_38

]]></Node>
<StgValue><ssdm name="sext_ln16_38"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:418 %mul_ln16_37 = mul i18 %sext_ln16_38, i18 %sext_ln16_38

]]></Node>
<StgValue><ssdm name="mul_ln16_37"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:427 %mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39

]]></Node>
<StgValue><ssdm name="mul_ln16_38"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="4">
<![CDATA[
:429 %A_0_load_5 = load i4 %A_0_addr_5

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="8">
<![CDATA[
:430 %zext_ln16_80 = zext i8 %A_0_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_80"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="4">
<![CDATA[
:432 %B_0_load_5 = load i4 %B_0_addr_5

]]></Node>
<StgValue><ssdm name="B_0_load_5"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="8">
<![CDATA[
:433 %zext_ln16_81 = zext i8 %B_0_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_81"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:434 %sub_ln16_40 = sub i9 %zext_ln16_80, i9 %zext_ln16_81

]]></Node>
<StgValue><ssdm name="sub_ln16_40"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:445 %mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41

]]></Node>
<StgValue><ssdm name="mul_ln16_40"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="4">
<![CDATA[
:447 %A_2_load_5 = load i4 %A_2_addr_5

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8">
<![CDATA[
:448 %zext_ln16_84 = zext i8 %A_2_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_84"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="4">
<![CDATA[
:450 %B_2_load_5 = load i4 %B_2_addr_5

]]></Node>
<StgValue><ssdm name="B_2_load_5"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8">
<![CDATA[
:451 %zext_ln16_85 = zext i8 %B_2_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_85"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:452 %sub_ln16_42 = sub i9 %zext_ln16_84, i9 %zext_ln16_85

]]></Node>
<StgValue><ssdm name="sub_ln16_42"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:463 %mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43

]]></Node>
<StgValue><ssdm name="mul_ln16_42"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="4">
<![CDATA[
:465 %A_4_load_5 = load i4 %A_4_addr_5

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="8">
<![CDATA[
:466 %zext_ln16_88 = zext i8 %A_4_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_88"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="4">
<![CDATA[
:468 %B_4_load_5 = load i4 %B_4_addr_5

]]></Node>
<StgValue><ssdm name="B_4_load_5"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
:469 %zext_ln16_89 = zext i8 %B_4_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_89"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:470 %sub_ln16_44 = sub i9 %zext_ln16_88, i9 %zext_ln16_89

]]></Node>
<StgValue><ssdm name="sub_ln16_44"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:481 %mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45

]]></Node>
<StgValue><ssdm name="mul_ln16_44"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="4">
<![CDATA[
:483 %A_6_load_5 = load i4 %A_6_addr_5

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8">
<![CDATA[
:484 %zext_ln16_92 = zext i8 %A_6_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_92"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="4">
<![CDATA[
:486 %B_6_load_5 = load i4 %B_6_addr_5

]]></Node>
<StgValue><ssdm name="B_6_load_5"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="8">
<![CDATA[
:487 %zext_ln16_93 = zext i8 %B_6_load_5

]]></Node>
<StgValue><ssdm name="zext_ln16_93"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:488 %sub_ln16_46 = sub i9 %zext_ln16_92, i9 %zext_ln16_93

]]></Node>
<StgValue><ssdm name="sub_ln16_46"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:499 %mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47

]]></Node>
<StgValue><ssdm name="mul_ln16_46"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:500 %A_0_addr_6 = getelementptr i8 %A_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_0_addr_6"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
:501 %A_0_load_6 = load i4 %A_0_addr_6

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:503 %B_0_addr_6 = getelementptr i8 %B_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_0_addr_6"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="4">
<![CDATA[
:504 %B_0_load_6 = load i4 %B_0_addr_6

]]></Node>
<StgValue><ssdm name="B_0_load_6"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="4">
<![CDATA[
:510 %A_1_load_6 = load i4 %A_1_addr_6

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="8">
<![CDATA[
:511 %zext_ln16_98 = zext i8 %A_1_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_98"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
:513 %B_1_load_6 = load i4 %B_1_addr_6

]]></Node>
<StgValue><ssdm name="B_1_load_6"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="8">
<![CDATA[
:514 %zext_ln16_99 = zext i8 %B_1_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_99"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:515 %sub_ln16_49 = sub i9 %zext_ln16_98, i9 %zext_ln16_99

]]></Node>
<StgValue><ssdm name="sub_ln16_49"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="18" op_0_bw="9">
<![CDATA[
:516 %sext_ln16_49 = sext i9 %sub_ln16_49

]]></Node>
<StgValue><ssdm name="sext_ln16_49"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:517 %mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49

]]></Node>
<StgValue><ssdm name="mul_ln16_48"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:518 %A_2_addr_6 = getelementptr i8 %A_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_2_addr_6"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="4">
<![CDATA[
:519 %A_2_load_6 = load i4 %A_2_addr_6

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:521 %B_2_addr_6 = getelementptr i8 %B_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_2_addr_6"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="4">
<![CDATA[
:522 %B_2_load_6 = load i4 %B_2_addr_6

]]></Node>
<StgValue><ssdm name="B_2_load_6"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="4">
<![CDATA[
:528 %A_3_load_6 = load i4 %A_3_addr_6

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="8">
<![CDATA[
:529 %zext_ln16_102 = zext i8 %A_3_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_102"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="4">
<![CDATA[
:531 %B_3_load_6 = load i4 %B_3_addr_6

]]></Node>
<StgValue><ssdm name="B_3_load_6"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="8">
<![CDATA[
:532 %zext_ln16_103 = zext i8 %B_3_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_103"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:533 %sub_ln16_51 = sub i9 %zext_ln16_102, i9 %zext_ln16_103

]]></Node>
<StgValue><ssdm name="sub_ln16_51"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="9">
<![CDATA[
:534 %sext_ln16_51 = sext i9 %sub_ln16_51

]]></Node>
<StgValue><ssdm name="sext_ln16_51"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:535 %mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51

]]></Node>
<StgValue><ssdm name="mul_ln16_50"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:536 %A_4_addr_6 = getelementptr i8 %A_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_4_addr_6"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
:537 %A_4_load_6 = load i4 %A_4_addr_6

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:539 %B_4_addr_6 = getelementptr i8 %B_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_4_addr_6"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="4">
<![CDATA[
:540 %B_4_load_6 = load i4 %B_4_addr_6

]]></Node>
<StgValue><ssdm name="B_4_load_6"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="4">
<![CDATA[
:546 %A_5_load_6 = load i4 %A_5_addr_6

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8">
<![CDATA[
:547 %zext_ln16_106 = zext i8 %A_5_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_106"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
:549 %B_5_load_6 = load i4 %B_5_addr_6

]]></Node>
<StgValue><ssdm name="B_5_load_6"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8">
<![CDATA[
:550 %zext_ln16_107 = zext i8 %B_5_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_107"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:551 %sub_ln16_53 = sub i9 %zext_ln16_106, i9 %zext_ln16_107

]]></Node>
<StgValue><ssdm name="sub_ln16_53"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="9">
<![CDATA[
:552 %sext_ln16_53 = sext i9 %sub_ln16_53

]]></Node>
<StgValue><ssdm name="sext_ln16_53"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:553 %mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53

]]></Node>
<StgValue><ssdm name="mul_ln16_52"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:554 %A_6_addr_6 = getelementptr i8 %A_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_6_addr_6"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="4">
<![CDATA[
:555 %A_6_load_6 = load i4 %A_6_addr_6

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:557 %B_6_addr_6 = getelementptr i8 %B_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_6_addr_6"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="4">
<![CDATA[
:558 %B_6_load_6 = load i4 %B_6_addr_6

]]></Node>
<StgValue><ssdm name="B_6_load_6"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="4">
<![CDATA[
:564 %A_7_load_6 = load i4 %A_7_addr_6

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="8">
<![CDATA[
:565 %zext_ln16_110 = zext i8 %A_7_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_110"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="4">
<![CDATA[
:567 %B_7_load_6 = load i4 %B_7_addr_6

]]></Node>
<StgValue><ssdm name="B_7_load_6"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="8">
<![CDATA[
:568 %zext_ln16_111 = zext i8 %B_7_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_111"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:569 %sub_ln16_55 = sub i9 %zext_ln16_110, i9 %zext_ln16_111

]]></Node>
<StgValue><ssdm name="sub_ln16_55"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="9">
<![CDATA[
:570 %sext_ln16_55 = sext i9 %sub_ln16_55

]]></Node>
<StgValue><ssdm name="sext_ln16_55"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:571 %mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55

]]></Node>
<StgValue><ssdm name="mul_ln16_54"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:581 %A_1_addr_7 = getelementptr i8 %A_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_1_addr_7"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="4">
<![CDATA[
:582 %A_1_load_7 = load i4 %A_1_addr_7

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:584 %B_1_addr_7 = getelementptr i8 %B_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_1_addr_7"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
:585 %B_1_load_7 = load i4 %B_1_addr_7

]]></Node>
<StgValue><ssdm name="B_1_load_7"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:599 %A_3_addr_7 = getelementptr i8 %A_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_3_addr_7"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="4">
<![CDATA[
:600 %A_3_load_7 = load i4 %A_3_addr_7

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:602 %B_3_addr_7 = getelementptr i8 %B_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_3_addr_7"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
:603 %B_3_load_7 = load i4 %B_3_addr_7

]]></Node>
<StgValue><ssdm name="B_3_load_7"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:617 %A_5_addr_7 = getelementptr i8 %A_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_5_addr_7"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="4">
<![CDATA[
:618 %A_5_load_7 = load i4 %A_5_addr_7

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:620 %B_5_addr_7 = getelementptr i8 %B_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_5_addr_7"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="4">
<![CDATA[
:621 %B_5_load_7 = load i4 %B_5_addr_7

]]></Node>
<StgValue><ssdm name="B_5_load_7"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:635 %A_7_addr_7 = getelementptr i8 %A_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_7_addr_7"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="4">
<![CDATA[
:636 %A_7_load_7 = load i4 %A_7_addr_7

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:638 %B_7_addr_7 = getelementptr i8 %B_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_7_addr_7"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="4">
<![CDATA[
:639 %B_7_load_7 = load i4 %B_7_addr_7

]]></Node>
<StgValue><ssdm name="B_7_load_7"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1264 %add_ln16_22 = add i18 %mul_ln16_23, i18 %mul_ln16_24

]]></Node>
<StgValue><ssdm name="add_ln16_22"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="19" op_0_bw="18">
<![CDATA[
:1265 %sext_ln16_150 = sext i18 %add_ln16_22

]]></Node>
<StgValue><ssdm name="sext_ln16_150"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1266 %add_ln16_23 = add i18 %mul_ln16_25, i18 %mul_ln16_26

]]></Node>
<StgValue><ssdm name="add_ln16_23"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="19" op_0_bw="18">
<![CDATA[
:1267 %sext_ln16_151 = sext i18 %add_ln16_23

]]></Node>
<StgValue><ssdm name="sext_ln16_151"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1268 %add_ln16_24 = add i19 %sext_ln16_151, i19 %sext_ln16_150

]]></Node>
<StgValue><ssdm name="add_ln16_24"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="20" op_0_bw="19">
<![CDATA[
:1269 %sext_ln16_152 = sext i19 %add_ln16_24

]]></Node>
<StgValue><ssdm name="sext_ln16_152"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1270 %add_ln16_25 = add i18 %mul_ln16_27, i18 %mul_ln16_28

]]></Node>
<StgValue><ssdm name="add_ln16_25"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="19" op_0_bw="18">
<![CDATA[
:1271 %sext_ln16_153 = sext i18 %add_ln16_25

]]></Node>
<StgValue><ssdm name="sext_ln16_153"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1272 %add_ln16_26 = add i18 %mul_ln16_29, i18 %mul_ln16_30

]]></Node>
<StgValue><ssdm name="add_ln16_26"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="19" op_0_bw="18">
<![CDATA[
:1273 %sext_ln16_154 = sext i18 %add_ln16_26

]]></Node>
<StgValue><ssdm name="sext_ln16_154"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1274 %add_ln16_27 = add i19 %sext_ln16_154, i19 %sext_ln16_153

]]></Node>
<StgValue><ssdm name="add_ln16_27"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="20" op_0_bw="19">
<![CDATA[
:1275 %sext_ln16_155 = sext i19 %add_ln16_27

]]></Node>
<StgValue><ssdm name="sext_ln16_155"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1276 %add_ln16_28 = add i20 %sext_ln16_155, i20 %sext_ln16_152

]]></Node>
<StgValue><ssdm name="add_ln16_28"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1282 %add_ln16_31 = add i18 %mul_ln16_31, i18 %mul_ln16_32

]]></Node>
<StgValue><ssdm name="add_ln16_31"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1284 %add_ln16_32 = add i18 %mul_ln16_33, i18 %mul_ln16_34

]]></Node>
<StgValue><ssdm name="add_ln16_32"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1288 %add_ln16_34 = add i18 %mul_ln16_35, i18 %mul_ln16_36

]]></Node>
<StgValue><ssdm name="add_ln16_34"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1290 %add_ln16_35 = add i18 %mul_ln16_37, i18 %mul_ln16_38

]]></Node>
<StgValue><ssdm name="add_ln16_35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="9">
<![CDATA[
:435 %sext_ln16_40 = sext i9 %sub_ln16_40

]]></Node>
<StgValue><ssdm name="sext_ln16_40"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:436 %mul_ln16_39 = mul i18 %sext_ln16_40, i18 %sext_ln16_40

]]></Node>
<StgValue><ssdm name="mul_ln16_39"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:445 %mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41

]]></Node>
<StgValue><ssdm name="mul_ln16_40"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="9">
<![CDATA[
:453 %sext_ln16_42 = sext i9 %sub_ln16_42

]]></Node>
<StgValue><ssdm name="sext_ln16_42"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:454 %mul_ln16_41 = mul i18 %sext_ln16_42, i18 %sext_ln16_42

]]></Node>
<StgValue><ssdm name="mul_ln16_41"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:463 %mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43

]]></Node>
<StgValue><ssdm name="mul_ln16_42"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="9">
<![CDATA[
:471 %sext_ln16_44 = sext i9 %sub_ln16_44

]]></Node>
<StgValue><ssdm name="sext_ln16_44"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:472 %mul_ln16_43 = mul i18 %sext_ln16_44, i18 %sext_ln16_44

]]></Node>
<StgValue><ssdm name="mul_ln16_43"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:481 %mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45

]]></Node>
<StgValue><ssdm name="mul_ln16_44"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="18" op_0_bw="9">
<![CDATA[
:489 %sext_ln16_46 = sext i9 %sub_ln16_46

]]></Node>
<StgValue><ssdm name="sext_ln16_46"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:490 %mul_ln16_45 = mul i18 %sext_ln16_46, i18 %sext_ln16_46

]]></Node>
<StgValue><ssdm name="mul_ln16_45"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:499 %mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47

]]></Node>
<StgValue><ssdm name="mul_ln16_46"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
:501 %A_0_load_6 = load i4 %A_0_addr_6

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8">
<![CDATA[
:502 %zext_ln16_96 = zext i8 %A_0_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_96"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="4">
<![CDATA[
:504 %B_0_load_6 = load i4 %B_0_addr_6

]]></Node>
<StgValue><ssdm name="B_0_load_6"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8">
<![CDATA[
:505 %zext_ln16_97 = zext i8 %B_0_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_97"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:506 %sub_ln16_48 = sub i9 %zext_ln16_96, i9 %zext_ln16_97

]]></Node>
<StgValue><ssdm name="sub_ln16_48"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:517 %mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49

]]></Node>
<StgValue><ssdm name="mul_ln16_48"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="4">
<![CDATA[
:519 %A_2_load_6 = load i4 %A_2_addr_6

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="8">
<![CDATA[
:520 %zext_ln16_100 = zext i8 %A_2_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_100"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="4">
<![CDATA[
:522 %B_2_load_6 = load i4 %B_2_addr_6

]]></Node>
<StgValue><ssdm name="B_2_load_6"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="8">
<![CDATA[
:523 %zext_ln16_101 = zext i8 %B_2_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_101"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:524 %sub_ln16_50 = sub i9 %zext_ln16_100, i9 %zext_ln16_101

]]></Node>
<StgValue><ssdm name="sub_ln16_50"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:535 %mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51

]]></Node>
<StgValue><ssdm name="mul_ln16_50"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
:537 %A_4_load_6 = load i4 %A_4_addr_6

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8">
<![CDATA[
:538 %zext_ln16_104 = zext i8 %A_4_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_104"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="4">
<![CDATA[
:540 %B_4_load_6 = load i4 %B_4_addr_6

]]></Node>
<StgValue><ssdm name="B_4_load_6"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8">
<![CDATA[
:541 %zext_ln16_105 = zext i8 %B_4_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_105"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:542 %sub_ln16_52 = sub i9 %zext_ln16_104, i9 %zext_ln16_105

]]></Node>
<StgValue><ssdm name="sub_ln16_52"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:553 %mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53

]]></Node>
<StgValue><ssdm name="mul_ln16_52"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="4">
<![CDATA[
:555 %A_6_load_6 = load i4 %A_6_addr_6

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8">
<![CDATA[
:556 %zext_ln16_108 = zext i8 %A_6_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_108"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="4">
<![CDATA[
:558 %B_6_load_6 = load i4 %B_6_addr_6

]]></Node>
<StgValue><ssdm name="B_6_load_6"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="8">
<![CDATA[
:559 %zext_ln16_109 = zext i8 %B_6_load_6

]]></Node>
<StgValue><ssdm name="zext_ln16_109"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:560 %sub_ln16_54 = sub i9 %zext_ln16_108, i9 %zext_ln16_109

]]></Node>
<StgValue><ssdm name="sub_ln16_54"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:571 %mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55

]]></Node>
<StgValue><ssdm name="mul_ln16_54"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:572 %A_0_addr_7 = getelementptr i8 %A_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_0_addr_7"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="4">
<![CDATA[
:573 %A_0_load_7 = load i4 %A_0_addr_7

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:575 %B_0_addr_7 = getelementptr i8 %B_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_0_addr_7"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="4">
<![CDATA[
:576 %B_0_load_7 = load i4 %B_0_addr_7

]]></Node>
<StgValue><ssdm name="B_0_load_7"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="4">
<![CDATA[
:582 %A_1_load_7 = load i4 %A_1_addr_7

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="8">
<![CDATA[
:583 %zext_ln16_114 = zext i8 %A_1_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_114"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
:585 %B_1_load_7 = load i4 %B_1_addr_7

]]></Node>
<StgValue><ssdm name="B_1_load_7"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="8">
<![CDATA[
:586 %zext_ln16_115 = zext i8 %B_1_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_115"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:587 %sub_ln16_57 = sub i9 %zext_ln16_114, i9 %zext_ln16_115

]]></Node>
<StgValue><ssdm name="sub_ln16_57"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="9">
<![CDATA[
:588 %sext_ln16_57 = sext i9 %sub_ln16_57

]]></Node>
<StgValue><ssdm name="sext_ln16_57"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:589 %mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57

]]></Node>
<StgValue><ssdm name="mul_ln16_56"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:590 %A_2_addr_7 = getelementptr i8 %A_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_2_addr_7"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="4">
<![CDATA[
:591 %A_2_load_7 = load i4 %A_2_addr_7

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:593 %B_2_addr_7 = getelementptr i8 %B_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_2_addr_7"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="4">
<![CDATA[
:594 %B_2_load_7 = load i4 %B_2_addr_7

]]></Node>
<StgValue><ssdm name="B_2_load_7"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="4">
<![CDATA[
:600 %A_3_load_7 = load i4 %A_3_addr_7

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="8">
<![CDATA[
:601 %zext_ln16_118 = zext i8 %A_3_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_118"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
:603 %B_3_load_7 = load i4 %B_3_addr_7

]]></Node>
<StgValue><ssdm name="B_3_load_7"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="8">
<![CDATA[
:604 %zext_ln16_119 = zext i8 %B_3_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_119"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:605 %sub_ln16_59 = sub i9 %zext_ln16_118, i9 %zext_ln16_119

]]></Node>
<StgValue><ssdm name="sub_ln16_59"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="9">
<![CDATA[
:606 %sext_ln16_59 = sext i9 %sub_ln16_59

]]></Node>
<StgValue><ssdm name="sext_ln16_59"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:607 %mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59

]]></Node>
<StgValue><ssdm name="mul_ln16_58"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:608 %A_4_addr_7 = getelementptr i8 %A_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_4_addr_7"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="4">
<![CDATA[
:609 %A_4_load_7 = load i4 %A_4_addr_7

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:611 %B_4_addr_7 = getelementptr i8 %B_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_4_addr_7"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="4">
<![CDATA[
:612 %B_4_load_7 = load i4 %B_4_addr_7

]]></Node>
<StgValue><ssdm name="B_4_load_7"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="4">
<![CDATA[
:618 %A_5_load_7 = load i4 %A_5_addr_7

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="8">
<![CDATA[
:619 %zext_ln16_122 = zext i8 %A_5_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_122"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="4">
<![CDATA[
:621 %B_5_load_7 = load i4 %B_5_addr_7

]]></Node>
<StgValue><ssdm name="B_5_load_7"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="8">
<![CDATA[
:622 %zext_ln16_123 = zext i8 %B_5_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_123"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:623 %sub_ln16_61 = sub i9 %zext_ln16_122, i9 %zext_ln16_123

]]></Node>
<StgValue><ssdm name="sub_ln16_61"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="18" op_0_bw="9">
<![CDATA[
:624 %sext_ln16_61 = sext i9 %sub_ln16_61

]]></Node>
<StgValue><ssdm name="sext_ln16_61"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:625 %mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61

]]></Node>
<StgValue><ssdm name="mul_ln16_60"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:626 %A_6_addr_7 = getelementptr i8 %A_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_6_addr_7"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="4">
<![CDATA[
:627 %A_6_load_7 = load i4 %A_6_addr_7

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:629 %B_6_addr_7 = getelementptr i8 %B_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_6_addr_7"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="4">
<![CDATA[
:630 %B_6_load_7 = load i4 %B_6_addr_7

]]></Node>
<StgValue><ssdm name="B_6_load_7"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="4">
<![CDATA[
:636 %A_7_load_7 = load i4 %A_7_addr_7

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="8">
<![CDATA[
:637 %zext_ln16_126 = zext i8 %A_7_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_126"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="4">
<![CDATA[
:639 %B_7_load_7 = load i4 %B_7_addr_7

]]></Node>
<StgValue><ssdm name="B_7_load_7"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="8">
<![CDATA[
:640 %zext_ln16_127 = zext i8 %B_7_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_127"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:641 %sub_ln16_63 = sub i9 %zext_ln16_126, i9 %zext_ln16_127

]]></Node>
<StgValue><ssdm name="sub_ln16_63"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="9">
<![CDATA[
:642 %sext_ln16_63 = sext i9 %sub_ln16_63

]]></Node>
<StgValue><ssdm name="sext_ln16_63"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:643 %mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63

]]></Node>
<StgValue><ssdm name="mul_ln16_62"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:653 %A_1_addr_8 = getelementptr i8 %A_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_1_addr_8"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="4">
<![CDATA[
:654 %A_1_load_8 = load i4 %A_1_addr_8

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:656 %B_1_addr_8 = getelementptr i8 %B_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_1_addr_8"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="4">
<![CDATA[
:657 %B_1_load_8 = load i4 %B_1_addr_8

]]></Node>
<StgValue><ssdm name="B_1_load_8"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:671 %A_3_addr_8 = getelementptr i8 %A_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_3_addr_8"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="4">
<![CDATA[
:672 %A_3_load_8 = load i4 %A_3_addr_8

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:674 %B_3_addr_8 = getelementptr i8 %B_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_3_addr_8"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
:675 %B_3_load_8 = load i4 %B_3_addr_8

]]></Node>
<StgValue><ssdm name="B_3_load_8"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:689 %A_5_addr_8 = getelementptr i8 %A_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_5_addr_8"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="4">
<![CDATA[
:690 %A_5_load_8 = load i4 %A_5_addr_8

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:692 %B_5_addr_8 = getelementptr i8 %B_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_5_addr_8"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="4">
<![CDATA[
:693 %B_5_load_8 = load i4 %B_5_addr_8

]]></Node>
<StgValue><ssdm name="B_5_load_8"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:707 %A_7_addr_8 = getelementptr i8 %A_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_7_addr_8"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="4">
<![CDATA[
:708 %A_7_load_8 = load i4 %A_7_addr_8

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:710 %B_7_addr_8 = getelementptr i8 %B_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_7_addr_8"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="4">
<![CDATA[
:711 %B_7_load_8 = load i4 %B_7_addr_8

]]></Node>
<StgValue><ssdm name="B_7_load_8"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="21" op_0_bw="20">
<![CDATA[
:1263 %sext_ln16_149 = sext i20 %add_ln16_21

]]></Node>
<StgValue><ssdm name="sext_ln16_149"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="21" op_0_bw="20">
<![CDATA[
:1277 %sext_ln16_156 = sext i20 %add_ln16_28

]]></Node>
<StgValue><ssdm name="sext_ln16_156"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1278 %add_ln16_29 = add i21 %sext_ln16_156, i21 %sext_ln16_149

]]></Node>
<StgValue><ssdm name="add_ln16_29"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1282 %add_ln16_31 = add i18 %mul_ln16_31, i18 %mul_ln16_32

]]></Node>
<StgValue><ssdm name="add_ln16_31"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="19" op_0_bw="18">
<![CDATA[
:1283 %sext_ln16_159 = sext i18 %add_ln16_31

]]></Node>
<StgValue><ssdm name="sext_ln16_159"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1284 %add_ln16_32 = add i18 %mul_ln16_33, i18 %mul_ln16_34

]]></Node>
<StgValue><ssdm name="add_ln16_32"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="19" op_0_bw="18">
<![CDATA[
:1285 %sext_ln16_160 = sext i18 %add_ln16_32

]]></Node>
<StgValue><ssdm name="sext_ln16_160"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1286 %add_ln16_33 = add i19 %sext_ln16_160, i19 %sext_ln16_159

]]></Node>
<StgValue><ssdm name="add_ln16_33"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="20" op_0_bw="19">
<![CDATA[
:1287 %sext_ln16_161 = sext i19 %add_ln16_33

]]></Node>
<StgValue><ssdm name="sext_ln16_161"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1288 %add_ln16_34 = add i18 %mul_ln16_35, i18 %mul_ln16_36

]]></Node>
<StgValue><ssdm name="add_ln16_34"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="19" op_0_bw="18">
<![CDATA[
:1289 %sext_ln16_162 = sext i18 %add_ln16_34

]]></Node>
<StgValue><ssdm name="sext_ln16_162"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1290 %add_ln16_35 = add i18 %mul_ln16_37, i18 %mul_ln16_38

]]></Node>
<StgValue><ssdm name="add_ln16_35"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="19" op_0_bw="18">
<![CDATA[
:1291 %sext_ln16_163 = sext i18 %add_ln16_35

]]></Node>
<StgValue><ssdm name="sext_ln16_163"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1292 %add_ln16_36 = add i19 %sext_ln16_163, i19 %sext_ln16_162

]]></Node>
<StgValue><ssdm name="add_ln16_36"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="20" op_0_bw="19">
<![CDATA[
:1293 %sext_ln16_164 = sext i19 %add_ln16_36

]]></Node>
<StgValue><ssdm name="sext_ln16_164"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1294 %add_ln16_37 = add i20 %sext_ln16_164, i20 %sext_ln16_161

]]></Node>
<StgValue><ssdm name="add_ln16_37"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1296 %add_ln16_38 = add i18 %mul_ln16_39, i18 %mul_ln16_40

]]></Node>
<StgValue><ssdm name="add_ln16_38"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1298 %add_ln16_39 = add i18 %mul_ln16_41, i18 %mul_ln16_42

]]></Node>
<StgValue><ssdm name="add_ln16_39"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1302 %add_ln16_41 = add i18 %mul_ln16_43, i18 %mul_ln16_44

]]></Node>
<StgValue><ssdm name="add_ln16_41"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1304 %add_ln16_42 = add i18 %mul_ln16_45, i18 %mul_ln16_46

]]></Node>
<StgValue><ssdm name="add_ln16_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="830" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="9">
<![CDATA[
:507 %sext_ln16_48 = sext i9 %sub_ln16_48

]]></Node>
<StgValue><ssdm name="sext_ln16_48"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:508 %mul_ln16_47 = mul i18 %sext_ln16_48, i18 %sext_ln16_48

]]></Node>
<StgValue><ssdm name="mul_ln16_47"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:517 %mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49

]]></Node>
<StgValue><ssdm name="mul_ln16_48"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="18" op_0_bw="9">
<![CDATA[
:525 %sext_ln16_50 = sext i9 %sub_ln16_50

]]></Node>
<StgValue><ssdm name="sext_ln16_50"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:526 %mul_ln16_49 = mul i18 %sext_ln16_50, i18 %sext_ln16_50

]]></Node>
<StgValue><ssdm name="mul_ln16_49"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:535 %mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51

]]></Node>
<StgValue><ssdm name="mul_ln16_50"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="9">
<![CDATA[
:543 %sext_ln16_52 = sext i9 %sub_ln16_52

]]></Node>
<StgValue><ssdm name="sext_ln16_52"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:544 %mul_ln16_51 = mul i18 %sext_ln16_52, i18 %sext_ln16_52

]]></Node>
<StgValue><ssdm name="mul_ln16_51"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:553 %mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53

]]></Node>
<StgValue><ssdm name="mul_ln16_52"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="9">
<![CDATA[
:561 %sext_ln16_54 = sext i9 %sub_ln16_54

]]></Node>
<StgValue><ssdm name="sext_ln16_54"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:562 %mul_ln16_53 = mul i18 %sext_ln16_54, i18 %sext_ln16_54

]]></Node>
<StgValue><ssdm name="mul_ln16_53"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:571 %mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55

]]></Node>
<StgValue><ssdm name="mul_ln16_54"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="4">
<![CDATA[
:573 %A_0_load_7 = load i4 %A_0_addr_7

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="8">
<![CDATA[
:574 %zext_ln16_112 = zext i8 %A_0_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_112"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="4">
<![CDATA[
:576 %B_0_load_7 = load i4 %B_0_addr_7

]]></Node>
<StgValue><ssdm name="B_0_load_7"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="8">
<![CDATA[
:577 %zext_ln16_113 = zext i8 %B_0_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_113"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:578 %sub_ln16_56 = sub i9 %zext_ln16_112, i9 %zext_ln16_113

]]></Node>
<StgValue><ssdm name="sub_ln16_56"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:589 %mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57

]]></Node>
<StgValue><ssdm name="mul_ln16_56"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="4">
<![CDATA[
:591 %A_2_load_7 = load i4 %A_2_addr_7

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="8">
<![CDATA[
:592 %zext_ln16_116 = zext i8 %A_2_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_116"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="4">
<![CDATA[
:594 %B_2_load_7 = load i4 %B_2_addr_7

]]></Node>
<StgValue><ssdm name="B_2_load_7"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="9" op_0_bw="8">
<![CDATA[
:595 %zext_ln16_117 = zext i8 %B_2_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_117"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:596 %sub_ln16_58 = sub i9 %zext_ln16_116, i9 %zext_ln16_117

]]></Node>
<StgValue><ssdm name="sub_ln16_58"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:607 %mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59

]]></Node>
<StgValue><ssdm name="mul_ln16_58"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="4">
<![CDATA[
:609 %A_4_load_7 = load i4 %A_4_addr_7

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="8">
<![CDATA[
:610 %zext_ln16_120 = zext i8 %A_4_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_120"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="4">
<![CDATA[
:612 %B_4_load_7 = load i4 %B_4_addr_7

]]></Node>
<StgValue><ssdm name="B_4_load_7"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="8">
<![CDATA[
:613 %zext_ln16_121 = zext i8 %B_4_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_121"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:614 %sub_ln16_60 = sub i9 %zext_ln16_120, i9 %zext_ln16_121

]]></Node>
<StgValue><ssdm name="sub_ln16_60"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:625 %mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61

]]></Node>
<StgValue><ssdm name="mul_ln16_60"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="4">
<![CDATA[
:627 %A_6_load_7 = load i4 %A_6_addr_7

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="8">
<![CDATA[
:628 %zext_ln16_124 = zext i8 %A_6_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_124"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="4">
<![CDATA[
:630 %B_6_load_7 = load i4 %B_6_addr_7

]]></Node>
<StgValue><ssdm name="B_6_load_7"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="8">
<![CDATA[
:631 %zext_ln16_125 = zext i8 %B_6_load_7

]]></Node>
<StgValue><ssdm name="zext_ln16_125"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:632 %sub_ln16_62 = sub i9 %zext_ln16_124, i9 %zext_ln16_125

]]></Node>
<StgValue><ssdm name="sub_ln16_62"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:643 %mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63

]]></Node>
<StgValue><ssdm name="mul_ln16_62"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:644 %A_0_addr_8 = getelementptr i8 %A_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_0_addr_8"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="4">
<![CDATA[
:645 %A_0_load_8 = load i4 %A_0_addr_8

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:647 %B_0_addr_8 = getelementptr i8 %B_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_0_addr_8"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="4">
<![CDATA[
:648 %B_0_load_8 = load i4 %B_0_addr_8

]]></Node>
<StgValue><ssdm name="B_0_load_8"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="4">
<![CDATA[
:654 %A_1_load_8 = load i4 %A_1_addr_8

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="8">
<![CDATA[
:655 %zext_ln16_130 = zext i8 %A_1_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_130"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="4">
<![CDATA[
:657 %B_1_load_8 = load i4 %B_1_addr_8

]]></Node>
<StgValue><ssdm name="B_1_load_8"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="8">
<![CDATA[
:658 %zext_ln16_131 = zext i8 %B_1_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_131"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:659 %sub_ln16_65 = sub i9 %zext_ln16_130, i9 %zext_ln16_131

]]></Node>
<StgValue><ssdm name="sub_ln16_65"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="9">
<![CDATA[
:660 %sext_ln16_65 = sext i9 %sub_ln16_65

]]></Node>
<StgValue><ssdm name="sext_ln16_65"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:661 %mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65

]]></Node>
<StgValue><ssdm name="mul_ln16_64"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:662 %A_2_addr_8 = getelementptr i8 %A_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_2_addr_8"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="4">
<![CDATA[
:663 %A_2_load_8 = load i4 %A_2_addr_8

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:665 %B_2_addr_8 = getelementptr i8 %B_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_2_addr_8"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="4">
<![CDATA[
:666 %B_2_load_8 = load i4 %B_2_addr_8

]]></Node>
<StgValue><ssdm name="B_2_load_8"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="4">
<![CDATA[
:672 %A_3_load_8 = load i4 %A_3_addr_8

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="8">
<![CDATA[
:673 %zext_ln16_134 = zext i8 %A_3_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_134"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
:675 %B_3_load_8 = load i4 %B_3_addr_8

]]></Node>
<StgValue><ssdm name="B_3_load_8"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="8">
<![CDATA[
:676 %zext_ln16_135 = zext i8 %B_3_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_135"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:677 %sub_ln16_67 = sub i9 %zext_ln16_134, i9 %zext_ln16_135

]]></Node>
<StgValue><ssdm name="sub_ln16_67"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="9">
<![CDATA[
:678 %sext_ln16_67 = sext i9 %sub_ln16_67

]]></Node>
<StgValue><ssdm name="sext_ln16_67"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:679 %mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67

]]></Node>
<StgValue><ssdm name="mul_ln16_66"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:680 %A_4_addr_8 = getelementptr i8 %A_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_4_addr_8"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="4">
<![CDATA[
:681 %A_4_load_8 = load i4 %A_4_addr_8

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:683 %B_4_addr_8 = getelementptr i8 %B_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_4_addr_8"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
:684 %B_4_load_8 = load i4 %B_4_addr_8

]]></Node>
<StgValue><ssdm name="B_4_load_8"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="4">
<![CDATA[
:690 %A_5_load_8 = load i4 %A_5_addr_8

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="8">
<![CDATA[
:691 %zext_ln16_138 = zext i8 %A_5_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_138"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="4">
<![CDATA[
:693 %B_5_load_8 = load i4 %B_5_addr_8

]]></Node>
<StgValue><ssdm name="B_5_load_8"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
:694 %zext_ln16_139 = zext i8 %B_5_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_139"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:695 %sub_ln16_69 = sub i9 %zext_ln16_138, i9 %zext_ln16_139

]]></Node>
<StgValue><ssdm name="sub_ln16_69"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="18" op_0_bw="9">
<![CDATA[
:696 %sext_ln16_69 = sext i9 %sub_ln16_69

]]></Node>
<StgValue><ssdm name="sext_ln16_69"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:697 %mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69

]]></Node>
<StgValue><ssdm name="mul_ln16_68"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:698 %A_6_addr_8 = getelementptr i8 %A_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_6_addr_8"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="4">
<![CDATA[
:699 %A_6_load_8 = load i4 %A_6_addr_8

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:701 %B_6_addr_8 = getelementptr i8 %B_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_6_addr_8"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="4">
<![CDATA[
:702 %B_6_load_8 = load i4 %B_6_addr_8

]]></Node>
<StgValue><ssdm name="B_6_load_8"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="4">
<![CDATA[
:708 %A_7_load_8 = load i4 %A_7_addr_8

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="8">
<![CDATA[
:709 %zext_ln16_142 = zext i8 %A_7_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_142"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="4">
<![CDATA[
:711 %B_7_load_8 = load i4 %B_7_addr_8

]]></Node>
<StgValue><ssdm name="B_7_load_8"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="8">
<![CDATA[
:712 %zext_ln16_143 = zext i8 %B_7_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_143"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:713 %sub_ln16_71 = sub i9 %zext_ln16_142, i9 %zext_ln16_143

]]></Node>
<StgValue><ssdm name="sub_ln16_71"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="9">
<![CDATA[
:714 %sext_ln16_71 = sext i9 %sub_ln16_71

]]></Node>
<StgValue><ssdm name="sext_ln16_71"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:715 %mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71

]]></Node>
<StgValue><ssdm name="mul_ln16_70"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:725 %A_1_addr_9 = getelementptr i8 %A_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_1_addr_9"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="4">
<![CDATA[
:726 %A_1_load_9 = load i4 %A_1_addr_9

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:728 %B_1_addr_9 = getelementptr i8 %B_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_1_addr_9"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="4">
<![CDATA[
:729 %B_1_load_9 = load i4 %B_1_addr_9

]]></Node>
<StgValue><ssdm name="B_1_load_9"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:743 %A_3_addr_9 = getelementptr i8 %A_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_3_addr_9"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="4">
<![CDATA[
:744 %A_3_load_9 = load i4 %A_3_addr_9

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:746 %B_3_addr_9 = getelementptr i8 %B_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_3_addr_9"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
:747 %B_3_load_9 = load i4 %B_3_addr_9

]]></Node>
<StgValue><ssdm name="B_3_load_9"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:761 %A_5_addr_9 = getelementptr i8 %A_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_5_addr_9"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
:762 %A_5_load_9 = load i4 %A_5_addr_9

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:764 %B_5_addr_9 = getelementptr i8 %B_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_5_addr_9"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
:765 %B_5_load_9 = load i4 %B_5_addr_9

]]></Node>
<StgValue><ssdm name="B_5_load_9"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:779 %A_7_addr_9 = getelementptr i8 %A_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_7_addr_9"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="4">
<![CDATA[
:780 %A_7_load_9 = load i4 %A_7_addr_9

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:782 %B_7_addr_9 = getelementptr i8 %B_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_7_addr_9"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="4">
<![CDATA[
:783 %B_7_load_9 = load i4 %B_7_addr_9

]]></Node>
<StgValue><ssdm name="B_7_load_9"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1296 %add_ln16_38 = add i18 %mul_ln16_39, i18 %mul_ln16_40

]]></Node>
<StgValue><ssdm name="add_ln16_38"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="19" op_0_bw="18">
<![CDATA[
:1297 %sext_ln16_166 = sext i18 %add_ln16_38

]]></Node>
<StgValue><ssdm name="sext_ln16_166"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1298 %add_ln16_39 = add i18 %mul_ln16_41, i18 %mul_ln16_42

]]></Node>
<StgValue><ssdm name="add_ln16_39"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="19" op_0_bw="18">
<![CDATA[
:1299 %sext_ln16_167 = sext i18 %add_ln16_39

]]></Node>
<StgValue><ssdm name="sext_ln16_167"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1300 %add_ln16_40 = add i19 %sext_ln16_167, i19 %sext_ln16_166

]]></Node>
<StgValue><ssdm name="add_ln16_40"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="20" op_0_bw="19">
<![CDATA[
:1301 %sext_ln16_168 = sext i19 %add_ln16_40

]]></Node>
<StgValue><ssdm name="sext_ln16_168"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1302 %add_ln16_41 = add i18 %mul_ln16_43, i18 %mul_ln16_44

]]></Node>
<StgValue><ssdm name="add_ln16_41"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="19" op_0_bw="18">
<![CDATA[
:1303 %sext_ln16_169 = sext i18 %add_ln16_41

]]></Node>
<StgValue><ssdm name="sext_ln16_169"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1304 %add_ln16_42 = add i18 %mul_ln16_45, i18 %mul_ln16_46

]]></Node>
<StgValue><ssdm name="add_ln16_42"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="19" op_0_bw="18">
<![CDATA[
:1305 %sext_ln16_170 = sext i18 %add_ln16_42

]]></Node>
<StgValue><ssdm name="sext_ln16_170"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1306 %add_ln16_43 = add i19 %sext_ln16_170, i19 %sext_ln16_169

]]></Node>
<StgValue><ssdm name="add_ln16_43"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="20" op_0_bw="19">
<![CDATA[
:1307 %sext_ln16_171 = sext i19 %add_ln16_43

]]></Node>
<StgValue><ssdm name="sext_ln16_171"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1308 %add_ln16_44 = add i20 %sext_ln16_171, i20 %sext_ln16_168

]]></Node>
<StgValue><ssdm name="add_ln16_44"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1312 %add_ln16_46 = add i18 %mul_ln16_47, i18 %mul_ln16_48

]]></Node>
<StgValue><ssdm name="add_ln16_46"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1314 %add_ln16_47 = add i18 %mul_ln16_49, i18 %mul_ln16_50

]]></Node>
<StgValue><ssdm name="add_ln16_47"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1318 %add_ln16_49 = add i18 %mul_ln16_51, i18 %mul_ln16_52

]]></Node>
<StgValue><ssdm name="add_ln16_49"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1320 %add_ln16_50 = add i18 %mul_ln16_53, i18 %mul_ln16_54

]]></Node>
<StgValue><ssdm name="add_ln16_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="943" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="18" op_0_bw="9">
<![CDATA[
:579 %sext_ln16_56 = sext i9 %sub_ln16_56

]]></Node>
<StgValue><ssdm name="sext_ln16_56"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:580 %mul_ln16_55 = mul i18 %sext_ln16_56, i18 %sext_ln16_56

]]></Node>
<StgValue><ssdm name="mul_ln16_55"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:589 %mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57

]]></Node>
<StgValue><ssdm name="mul_ln16_56"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="18" op_0_bw="9">
<![CDATA[
:597 %sext_ln16_58 = sext i9 %sub_ln16_58

]]></Node>
<StgValue><ssdm name="sext_ln16_58"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:598 %mul_ln16_57 = mul i18 %sext_ln16_58, i18 %sext_ln16_58

]]></Node>
<StgValue><ssdm name="mul_ln16_57"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:607 %mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59

]]></Node>
<StgValue><ssdm name="mul_ln16_58"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="9">
<![CDATA[
:615 %sext_ln16_60 = sext i9 %sub_ln16_60

]]></Node>
<StgValue><ssdm name="sext_ln16_60"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:616 %mul_ln16_59 = mul i18 %sext_ln16_60, i18 %sext_ln16_60

]]></Node>
<StgValue><ssdm name="mul_ln16_59"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:625 %mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61

]]></Node>
<StgValue><ssdm name="mul_ln16_60"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="18" op_0_bw="9">
<![CDATA[
:633 %sext_ln16_62 = sext i9 %sub_ln16_62

]]></Node>
<StgValue><ssdm name="sext_ln16_62"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:634 %mul_ln16_61 = mul i18 %sext_ln16_62, i18 %sext_ln16_62

]]></Node>
<StgValue><ssdm name="mul_ln16_61"/></StgValue>
</operation>

<operation id="954" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:643 %mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63

]]></Node>
<StgValue><ssdm name="mul_ln16_62"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="4">
<![CDATA[
:645 %A_0_load_8 = load i4 %A_0_addr_8

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="8">
<![CDATA[
:646 %zext_ln16_128 = zext i8 %A_0_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_128"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="4">
<![CDATA[
:648 %B_0_load_8 = load i4 %B_0_addr_8

]]></Node>
<StgValue><ssdm name="B_0_load_8"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="8">
<![CDATA[
:649 %zext_ln16_129 = zext i8 %B_0_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_129"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:650 %sub_ln16_64 = sub i9 %zext_ln16_128, i9 %zext_ln16_129

]]></Node>
<StgValue><ssdm name="sub_ln16_64"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:661 %mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65

]]></Node>
<StgValue><ssdm name="mul_ln16_64"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="4">
<![CDATA[
:663 %A_2_load_8 = load i4 %A_2_addr_8

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="8">
<![CDATA[
:664 %zext_ln16_132 = zext i8 %A_2_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_132"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="4">
<![CDATA[
:666 %B_2_load_8 = load i4 %B_2_addr_8

]]></Node>
<StgValue><ssdm name="B_2_load_8"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="8">
<![CDATA[
:667 %zext_ln16_133 = zext i8 %B_2_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_133"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:668 %sub_ln16_66 = sub i9 %zext_ln16_132, i9 %zext_ln16_133

]]></Node>
<StgValue><ssdm name="sub_ln16_66"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:679 %mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67

]]></Node>
<StgValue><ssdm name="mul_ln16_66"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="4">
<![CDATA[
:681 %A_4_load_8 = load i4 %A_4_addr_8

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="8">
<![CDATA[
:682 %zext_ln16_136 = zext i8 %A_4_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_136"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
:684 %B_4_load_8 = load i4 %B_4_addr_8

]]></Node>
<StgValue><ssdm name="B_4_load_8"/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="8">
<![CDATA[
:685 %zext_ln16_137 = zext i8 %B_4_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_137"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:686 %sub_ln16_68 = sub i9 %zext_ln16_136, i9 %zext_ln16_137

]]></Node>
<StgValue><ssdm name="sub_ln16_68"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:697 %mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69

]]></Node>
<StgValue><ssdm name="mul_ln16_68"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="4">
<![CDATA[
:699 %A_6_load_8 = load i4 %A_6_addr_8

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="8">
<![CDATA[
:700 %zext_ln16_140 = zext i8 %A_6_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_140"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="4">
<![CDATA[
:702 %B_6_load_8 = load i4 %B_6_addr_8

]]></Node>
<StgValue><ssdm name="B_6_load_8"/></StgValue>
</operation>

<operation id="976" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="8">
<![CDATA[
:703 %zext_ln16_141 = zext i8 %B_6_load_8

]]></Node>
<StgValue><ssdm name="zext_ln16_141"/></StgValue>
</operation>

<operation id="977" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:704 %sub_ln16_70 = sub i9 %zext_ln16_140, i9 %zext_ln16_141

]]></Node>
<StgValue><ssdm name="sub_ln16_70"/></StgValue>
</operation>

<operation id="978" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:715 %mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71

]]></Node>
<StgValue><ssdm name="mul_ln16_70"/></StgValue>
</operation>

<operation id="979" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:716 %A_0_addr_9 = getelementptr i8 %A_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_0_addr_9"/></StgValue>
</operation>

<operation id="980" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="4">
<![CDATA[
:717 %A_0_load_9 = load i4 %A_0_addr_9

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="981" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:719 %B_0_addr_9 = getelementptr i8 %B_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_0_addr_9"/></StgValue>
</operation>

<operation id="982" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="4">
<![CDATA[
:720 %B_0_load_9 = load i4 %B_0_addr_9

]]></Node>
<StgValue><ssdm name="B_0_load_9"/></StgValue>
</operation>

<operation id="983" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="4">
<![CDATA[
:726 %A_1_load_9 = load i4 %A_1_addr_9

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="984" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="8">
<![CDATA[
:727 %zext_ln16_146 = zext i8 %A_1_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_146"/></StgValue>
</operation>

<operation id="985" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="4">
<![CDATA[
:729 %B_1_load_9 = load i4 %B_1_addr_9

]]></Node>
<StgValue><ssdm name="B_1_load_9"/></StgValue>
</operation>

<operation id="986" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="8">
<![CDATA[
:730 %zext_ln16_147 = zext i8 %B_1_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_147"/></StgValue>
</operation>

<operation id="987" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:731 %sub_ln16_73 = sub i9 %zext_ln16_146, i9 %zext_ln16_147

]]></Node>
<StgValue><ssdm name="sub_ln16_73"/></StgValue>
</operation>

<operation id="988" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="18" op_0_bw="9">
<![CDATA[
:732 %sext_ln16_73 = sext i9 %sub_ln16_73

]]></Node>
<StgValue><ssdm name="sext_ln16_73"/></StgValue>
</operation>

<operation id="989" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:733 %mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73

]]></Node>
<StgValue><ssdm name="mul_ln16_72"/></StgValue>
</operation>

<operation id="990" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:734 %A_2_addr_9 = getelementptr i8 %A_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_2_addr_9"/></StgValue>
</operation>

<operation id="991" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
:735 %A_2_load_9 = load i4 %A_2_addr_9

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="992" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:737 %B_2_addr_9 = getelementptr i8 %B_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_2_addr_9"/></StgValue>
</operation>

<operation id="993" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="4">
<![CDATA[
:738 %B_2_load_9 = load i4 %B_2_addr_9

]]></Node>
<StgValue><ssdm name="B_2_load_9"/></StgValue>
</operation>

<operation id="994" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="4">
<![CDATA[
:744 %A_3_load_9 = load i4 %A_3_addr_9

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="995" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="8">
<![CDATA[
:745 %zext_ln16_150 = zext i8 %A_3_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_150"/></StgValue>
</operation>

<operation id="996" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
:747 %B_3_load_9 = load i4 %B_3_addr_9

]]></Node>
<StgValue><ssdm name="B_3_load_9"/></StgValue>
</operation>

<operation id="997" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="8">
<![CDATA[
:748 %zext_ln16_151 = zext i8 %B_3_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_151"/></StgValue>
</operation>

<operation id="998" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:749 %sub_ln16_75 = sub i9 %zext_ln16_150, i9 %zext_ln16_151

]]></Node>
<StgValue><ssdm name="sub_ln16_75"/></StgValue>
</operation>

<operation id="999" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="9">
<![CDATA[
:750 %sext_ln16_75 = sext i9 %sub_ln16_75

]]></Node>
<StgValue><ssdm name="sext_ln16_75"/></StgValue>
</operation>

<operation id="1000" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:751 %mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75

]]></Node>
<StgValue><ssdm name="mul_ln16_74"/></StgValue>
</operation>

<operation id="1001" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:752 %A_4_addr_9 = getelementptr i8 %A_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_4_addr_9"/></StgValue>
</operation>

<operation id="1002" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
:753 %A_4_load_9 = load i4 %A_4_addr_9

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="1003" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:755 %B_4_addr_9 = getelementptr i8 %B_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_4_addr_9"/></StgValue>
</operation>

<operation id="1004" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="4">
<![CDATA[
:756 %B_4_load_9 = load i4 %B_4_addr_9

]]></Node>
<StgValue><ssdm name="B_4_load_9"/></StgValue>
</operation>

<operation id="1005" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
:762 %A_5_load_9 = load i4 %A_5_addr_9

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="1006" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="8">
<![CDATA[
:763 %zext_ln16_154 = zext i8 %A_5_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_154"/></StgValue>
</operation>

<operation id="1007" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
:765 %B_5_load_9 = load i4 %B_5_addr_9

]]></Node>
<StgValue><ssdm name="B_5_load_9"/></StgValue>
</operation>

<operation id="1008" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="8">
<![CDATA[
:766 %zext_ln16_155 = zext i8 %B_5_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_155"/></StgValue>
</operation>

<operation id="1009" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:767 %sub_ln16_77 = sub i9 %zext_ln16_154, i9 %zext_ln16_155

]]></Node>
<StgValue><ssdm name="sub_ln16_77"/></StgValue>
</operation>

<operation id="1010" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="18" op_0_bw="9">
<![CDATA[
:768 %sext_ln16_77 = sext i9 %sub_ln16_77

]]></Node>
<StgValue><ssdm name="sext_ln16_77"/></StgValue>
</operation>

<operation id="1011" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:769 %mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77

]]></Node>
<StgValue><ssdm name="mul_ln16_76"/></StgValue>
</operation>

<operation id="1012" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:770 %A_6_addr_9 = getelementptr i8 %A_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_6_addr_9"/></StgValue>
</operation>

<operation id="1013" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="4">
<![CDATA[
:771 %A_6_load_9 = load i4 %A_6_addr_9

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="1014" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:773 %B_6_addr_9 = getelementptr i8 %B_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_6_addr_9"/></StgValue>
</operation>

<operation id="1015" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="4">
<![CDATA[
:774 %B_6_load_9 = load i4 %B_6_addr_9

]]></Node>
<StgValue><ssdm name="B_6_load_9"/></StgValue>
</operation>

<operation id="1016" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="4">
<![CDATA[
:780 %A_7_load_9 = load i4 %A_7_addr_9

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="1017" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8">
<![CDATA[
:781 %zext_ln16_158 = zext i8 %A_7_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_158"/></StgValue>
</operation>

<operation id="1018" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="4">
<![CDATA[
:783 %B_7_load_9 = load i4 %B_7_addr_9

]]></Node>
<StgValue><ssdm name="B_7_load_9"/></StgValue>
</operation>

<operation id="1019" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="8">
<![CDATA[
:784 %zext_ln16_159 = zext i8 %B_7_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_159"/></StgValue>
</operation>

<operation id="1020" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:785 %sub_ln16_79 = sub i9 %zext_ln16_158, i9 %zext_ln16_159

]]></Node>
<StgValue><ssdm name="sub_ln16_79"/></StgValue>
</operation>

<operation id="1021" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="18" op_0_bw="9">
<![CDATA[
:786 %sext_ln16_79 = sext i9 %sub_ln16_79

]]></Node>
<StgValue><ssdm name="sext_ln16_79"/></StgValue>
</operation>

<operation id="1022" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:787 %mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79

]]></Node>
<StgValue><ssdm name="mul_ln16_78"/></StgValue>
</operation>

<operation id="1023" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:797 %A_1_addr_10 = getelementptr i8 %A_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_1_addr_10"/></StgValue>
</operation>

<operation id="1024" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="4">
<![CDATA[
:798 %A_1_load_10 = load i4 %A_1_addr_10

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="1025" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:800 %B_1_addr_10 = getelementptr i8 %B_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_1_addr_10"/></StgValue>
</operation>

<operation id="1026" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="4">
<![CDATA[
:801 %B_1_load_10 = load i4 %B_1_addr_10

]]></Node>
<StgValue><ssdm name="B_1_load_10"/></StgValue>
</operation>

<operation id="1027" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:815 %A_3_addr_10 = getelementptr i8 %A_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_3_addr_10"/></StgValue>
</operation>

<operation id="1028" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="4">
<![CDATA[
:816 %A_3_load_10 = load i4 %A_3_addr_10

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="1029" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:818 %B_3_addr_10 = getelementptr i8 %B_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_3_addr_10"/></StgValue>
</operation>

<operation id="1030" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="4">
<![CDATA[
:819 %B_3_load_10 = load i4 %B_3_addr_10

]]></Node>
<StgValue><ssdm name="B_3_load_10"/></StgValue>
</operation>

<operation id="1031" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:833 %A_5_addr_10 = getelementptr i8 %A_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_5_addr_10"/></StgValue>
</operation>

<operation id="1032" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="4">
<![CDATA[
:834 %A_5_load_10 = load i4 %A_5_addr_10

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="1033" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:836 %B_5_addr_10 = getelementptr i8 %B_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_5_addr_10"/></StgValue>
</operation>

<operation id="1034" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="4">
<![CDATA[
:837 %B_5_load_10 = load i4 %B_5_addr_10

]]></Node>
<StgValue><ssdm name="B_5_load_10"/></StgValue>
</operation>

<operation id="1035" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:851 %A_7_addr_10 = getelementptr i8 %A_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_7_addr_10"/></StgValue>
</operation>

<operation id="1036" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="4">
<![CDATA[
:852 %A_7_load_10 = load i4 %A_7_addr_10

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="1037" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:854 %B_7_addr_10 = getelementptr i8 %B_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_7_addr_10"/></StgValue>
</operation>

<operation id="1038" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="4">
<![CDATA[
:855 %B_7_load_10 = load i4 %B_7_addr_10

]]></Node>
<StgValue><ssdm name="B_7_load_10"/></StgValue>
</operation>

<operation id="1039" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="21" op_0_bw="20">
<![CDATA[
:1295 %sext_ln16_165 = sext i20 %add_ln16_37

]]></Node>
<StgValue><ssdm name="sext_ln16_165"/></StgValue>
</operation>

<operation id="1040" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="21" op_0_bw="20">
<![CDATA[
:1309 %sext_ln16_172 = sext i20 %add_ln16_44

]]></Node>
<StgValue><ssdm name="sext_ln16_172"/></StgValue>
</operation>

<operation id="1041" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1310 %add_ln16_45 = add i21 %sext_ln16_172, i21 %sext_ln16_165

]]></Node>
<StgValue><ssdm name="add_ln16_45"/></StgValue>
</operation>

<operation id="1042" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1312 %add_ln16_46 = add i18 %mul_ln16_47, i18 %mul_ln16_48

]]></Node>
<StgValue><ssdm name="add_ln16_46"/></StgValue>
</operation>

<operation id="1043" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="19" op_0_bw="18">
<![CDATA[
:1313 %sext_ln16_174 = sext i18 %add_ln16_46

]]></Node>
<StgValue><ssdm name="sext_ln16_174"/></StgValue>
</operation>

<operation id="1044" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1314 %add_ln16_47 = add i18 %mul_ln16_49, i18 %mul_ln16_50

]]></Node>
<StgValue><ssdm name="add_ln16_47"/></StgValue>
</operation>

<operation id="1045" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="19" op_0_bw="18">
<![CDATA[
:1315 %sext_ln16_175 = sext i18 %add_ln16_47

]]></Node>
<StgValue><ssdm name="sext_ln16_175"/></StgValue>
</operation>

<operation id="1046" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1316 %add_ln16_48 = add i19 %sext_ln16_175, i19 %sext_ln16_174

]]></Node>
<StgValue><ssdm name="add_ln16_48"/></StgValue>
</operation>

<operation id="1047" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="20" op_0_bw="19">
<![CDATA[
:1317 %sext_ln16_176 = sext i19 %add_ln16_48

]]></Node>
<StgValue><ssdm name="sext_ln16_176"/></StgValue>
</operation>

<operation id="1048" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1318 %add_ln16_49 = add i18 %mul_ln16_51, i18 %mul_ln16_52

]]></Node>
<StgValue><ssdm name="add_ln16_49"/></StgValue>
</operation>

<operation id="1049" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="19" op_0_bw="18">
<![CDATA[
:1319 %sext_ln16_177 = sext i18 %add_ln16_49

]]></Node>
<StgValue><ssdm name="sext_ln16_177"/></StgValue>
</operation>

<operation id="1050" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1320 %add_ln16_50 = add i18 %mul_ln16_53, i18 %mul_ln16_54

]]></Node>
<StgValue><ssdm name="add_ln16_50"/></StgValue>
</operation>

<operation id="1051" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="19" op_0_bw="18">
<![CDATA[
:1321 %sext_ln16_178 = sext i18 %add_ln16_50

]]></Node>
<StgValue><ssdm name="sext_ln16_178"/></StgValue>
</operation>

<operation id="1052" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1322 %add_ln16_51 = add i19 %sext_ln16_178, i19 %sext_ln16_177

]]></Node>
<StgValue><ssdm name="add_ln16_51"/></StgValue>
</operation>

<operation id="1053" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="19">
<![CDATA[
:1323 %sext_ln16_179 = sext i19 %add_ln16_51

]]></Node>
<StgValue><ssdm name="sext_ln16_179"/></StgValue>
</operation>

<operation id="1054" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1324 %add_ln16_52 = add i20 %sext_ln16_179, i20 %sext_ln16_176

]]></Node>
<StgValue><ssdm name="add_ln16_52"/></StgValue>
</operation>

<operation id="1055" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1326 %add_ln16_53 = add i18 %mul_ln16_55, i18 %mul_ln16_56

]]></Node>
<StgValue><ssdm name="add_ln16_53"/></StgValue>
</operation>

<operation id="1056" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1328 %add_ln16_54 = add i18 %mul_ln16_57, i18 %mul_ln16_58

]]></Node>
<StgValue><ssdm name="add_ln16_54"/></StgValue>
</operation>

<operation id="1057" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1332 %add_ln16_56 = add i18 %mul_ln16_59, i18 %mul_ln16_60

]]></Node>
<StgValue><ssdm name="add_ln16_56"/></StgValue>
</operation>

<operation id="1058" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1334 %add_ln16_57 = add i18 %mul_ln16_61, i18 %mul_ln16_62

]]></Node>
<StgValue><ssdm name="add_ln16_57"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="9">
<![CDATA[
:651 %sext_ln16_64 = sext i9 %sub_ln16_64

]]></Node>
<StgValue><ssdm name="sext_ln16_64"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:652 %mul_ln16_63 = mul i18 %sext_ln16_64, i18 %sext_ln16_64

]]></Node>
<StgValue><ssdm name="mul_ln16_63"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:661 %mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65

]]></Node>
<StgValue><ssdm name="mul_ln16_64"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="9">
<![CDATA[
:669 %sext_ln16_66 = sext i9 %sub_ln16_66

]]></Node>
<StgValue><ssdm name="sext_ln16_66"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:670 %mul_ln16_65 = mul i18 %sext_ln16_66, i18 %sext_ln16_66

]]></Node>
<StgValue><ssdm name="mul_ln16_65"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:679 %mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67

]]></Node>
<StgValue><ssdm name="mul_ln16_66"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="9">
<![CDATA[
:687 %sext_ln16_68 = sext i9 %sub_ln16_68

]]></Node>
<StgValue><ssdm name="sext_ln16_68"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:688 %mul_ln16_67 = mul i18 %sext_ln16_68, i18 %sext_ln16_68

]]></Node>
<StgValue><ssdm name="mul_ln16_67"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:697 %mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69

]]></Node>
<StgValue><ssdm name="mul_ln16_68"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="9">
<![CDATA[
:705 %sext_ln16_70 = sext i9 %sub_ln16_70

]]></Node>
<StgValue><ssdm name="sext_ln16_70"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:706 %mul_ln16_69 = mul i18 %sext_ln16_70, i18 %sext_ln16_70

]]></Node>
<StgValue><ssdm name="mul_ln16_69"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:715 %mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71

]]></Node>
<StgValue><ssdm name="mul_ln16_70"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="4">
<![CDATA[
:717 %A_0_load_9 = load i4 %A_0_addr_9

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="8">
<![CDATA[
:718 %zext_ln16_144 = zext i8 %A_0_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_144"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="4">
<![CDATA[
:720 %B_0_load_9 = load i4 %B_0_addr_9

]]></Node>
<StgValue><ssdm name="B_0_load_9"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="8">
<![CDATA[
:721 %zext_ln16_145 = zext i8 %B_0_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_145"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:722 %sub_ln16_72 = sub i9 %zext_ln16_144, i9 %zext_ln16_145

]]></Node>
<StgValue><ssdm name="sub_ln16_72"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:733 %mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73

]]></Node>
<StgValue><ssdm name="mul_ln16_72"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
:735 %A_2_load_9 = load i4 %A_2_addr_9

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="8">
<![CDATA[
:736 %zext_ln16_148 = zext i8 %A_2_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_148"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="4">
<![CDATA[
:738 %B_2_load_9 = load i4 %B_2_addr_9

]]></Node>
<StgValue><ssdm name="B_2_load_9"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="8">
<![CDATA[
:739 %zext_ln16_149 = zext i8 %B_2_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_149"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:740 %sub_ln16_74 = sub i9 %zext_ln16_148, i9 %zext_ln16_149

]]></Node>
<StgValue><ssdm name="sub_ln16_74"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:751 %mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75

]]></Node>
<StgValue><ssdm name="mul_ln16_74"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
:753 %A_4_load_9 = load i4 %A_4_addr_9

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="8">
<![CDATA[
:754 %zext_ln16_152 = zext i8 %A_4_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_152"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="4">
<![CDATA[
:756 %B_4_load_9 = load i4 %B_4_addr_9

]]></Node>
<StgValue><ssdm name="B_4_load_9"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="8">
<![CDATA[
:757 %zext_ln16_153 = zext i8 %B_4_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_153"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:758 %sub_ln16_76 = sub i9 %zext_ln16_152, i9 %zext_ln16_153

]]></Node>
<StgValue><ssdm name="sub_ln16_76"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:769 %mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77

]]></Node>
<StgValue><ssdm name="mul_ln16_76"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="4">
<![CDATA[
:771 %A_6_load_9 = load i4 %A_6_addr_9

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="8">
<![CDATA[
:772 %zext_ln16_156 = zext i8 %A_6_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_156"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="4">
<![CDATA[
:774 %B_6_load_9 = load i4 %B_6_addr_9

]]></Node>
<StgValue><ssdm name="B_6_load_9"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="8">
<![CDATA[
:775 %zext_ln16_157 = zext i8 %B_6_load_9

]]></Node>
<StgValue><ssdm name="zext_ln16_157"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:776 %sub_ln16_78 = sub i9 %zext_ln16_156, i9 %zext_ln16_157

]]></Node>
<StgValue><ssdm name="sub_ln16_78"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:787 %mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79

]]></Node>
<StgValue><ssdm name="mul_ln16_78"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:788 %A_0_addr_10 = getelementptr i8 %A_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_0_addr_10"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="4">
<![CDATA[
:789 %A_0_load_10 = load i4 %A_0_addr_10

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:791 %B_0_addr_10 = getelementptr i8 %B_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_0_addr_10"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="4">
<![CDATA[
:792 %B_0_load_10 = load i4 %B_0_addr_10

]]></Node>
<StgValue><ssdm name="B_0_load_10"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="4">
<![CDATA[
:798 %A_1_load_10 = load i4 %A_1_addr_10

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="8">
<![CDATA[
:799 %zext_ln16_162 = zext i8 %A_1_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_162"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="4">
<![CDATA[
:801 %B_1_load_10 = load i4 %B_1_addr_10

]]></Node>
<StgValue><ssdm name="B_1_load_10"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="8">
<![CDATA[
:802 %zext_ln16_163 = zext i8 %B_1_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_163"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:803 %sub_ln16_81 = sub i9 %zext_ln16_162, i9 %zext_ln16_163

]]></Node>
<StgValue><ssdm name="sub_ln16_81"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="9">
<![CDATA[
:804 %sext_ln16_81 = sext i9 %sub_ln16_81

]]></Node>
<StgValue><ssdm name="sext_ln16_81"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:805 %mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81

]]></Node>
<StgValue><ssdm name="mul_ln16_80"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:806 %A_2_addr_10 = getelementptr i8 %A_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_2_addr_10"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="4">
<![CDATA[
:807 %A_2_load_10 = load i4 %A_2_addr_10

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:809 %B_2_addr_10 = getelementptr i8 %B_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_2_addr_10"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="4">
<![CDATA[
:810 %B_2_load_10 = load i4 %B_2_addr_10

]]></Node>
<StgValue><ssdm name="B_2_load_10"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="4">
<![CDATA[
:816 %A_3_load_10 = load i4 %A_3_addr_10

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="8">
<![CDATA[
:817 %zext_ln16_166 = zext i8 %A_3_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_166"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="4">
<![CDATA[
:819 %B_3_load_10 = load i4 %B_3_addr_10

]]></Node>
<StgValue><ssdm name="B_3_load_10"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="8">
<![CDATA[
:820 %zext_ln16_167 = zext i8 %B_3_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_167"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:821 %sub_ln16_83 = sub i9 %zext_ln16_166, i9 %zext_ln16_167

]]></Node>
<StgValue><ssdm name="sub_ln16_83"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="9">
<![CDATA[
:822 %sext_ln16_83 = sext i9 %sub_ln16_83

]]></Node>
<StgValue><ssdm name="sext_ln16_83"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:823 %mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83

]]></Node>
<StgValue><ssdm name="mul_ln16_82"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:824 %A_4_addr_10 = getelementptr i8 %A_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_4_addr_10"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="4">
<![CDATA[
:825 %A_4_load_10 = load i4 %A_4_addr_10

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:827 %B_4_addr_10 = getelementptr i8 %B_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_4_addr_10"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="4">
<![CDATA[
:828 %B_4_load_10 = load i4 %B_4_addr_10

]]></Node>
<StgValue><ssdm name="B_4_load_10"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="4">
<![CDATA[
:834 %A_5_load_10 = load i4 %A_5_addr_10

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="8">
<![CDATA[
:835 %zext_ln16_170 = zext i8 %A_5_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_170"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="4">
<![CDATA[
:837 %B_5_load_10 = load i4 %B_5_addr_10

]]></Node>
<StgValue><ssdm name="B_5_load_10"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="8">
<![CDATA[
:838 %zext_ln16_171 = zext i8 %B_5_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_171"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:839 %sub_ln16_85 = sub i9 %zext_ln16_170, i9 %zext_ln16_171

]]></Node>
<StgValue><ssdm name="sub_ln16_85"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="18" op_0_bw="9">
<![CDATA[
:840 %sext_ln16_85 = sext i9 %sub_ln16_85

]]></Node>
<StgValue><ssdm name="sext_ln16_85"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:841 %mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85

]]></Node>
<StgValue><ssdm name="mul_ln16_84"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:842 %A_6_addr_10 = getelementptr i8 %A_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_6_addr_10"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="4">
<![CDATA[
:843 %A_6_load_10 = load i4 %A_6_addr_10

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:845 %B_6_addr_10 = getelementptr i8 %B_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_6_addr_10"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="4">
<![CDATA[
:846 %B_6_load_10 = load i4 %B_6_addr_10

]]></Node>
<StgValue><ssdm name="B_6_load_10"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="4">
<![CDATA[
:852 %A_7_load_10 = load i4 %A_7_addr_10

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="8">
<![CDATA[
:853 %zext_ln16_174 = zext i8 %A_7_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_174"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="4">
<![CDATA[
:855 %B_7_load_10 = load i4 %B_7_addr_10

]]></Node>
<StgValue><ssdm name="B_7_load_10"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="8">
<![CDATA[
:856 %zext_ln16_175 = zext i8 %B_7_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_175"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:857 %sub_ln16_87 = sub i9 %zext_ln16_174, i9 %zext_ln16_175

]]></Node>
<StgValue><ssdm name="sub_ln16_87"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="18" op_0_bw="9">
<![CDATA[
:858 %sext_ln16_87 = sext i9 %sub_ln16_87

]]></Node>
<StgValue><ssdm name="sext_ln16_87"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:859 %mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87

]]></Node>
<StgValue><ssdm name="mul_ln16_86"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:869 %A_1_addr_11 = getelementptr i8 %A_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_1_addr_11"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="4">
<![CDATA[
:870 %A_1_load_11 = load i4 %A_1_addr_11

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:872 %B_1_addr_11 = getelementptr i8 %B_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_1_addr_11"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="4">
<![CDATA[
:873 %B_1_load_11 = load i4 %B_1_addr_11

]]></Node>
<StgValue><ssdm name="B_1_load_11"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:887 %A_3_addr_11 = getelementptr i8 %A_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_3_addr_11"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="4">
<![CDATA[
:888 %A_3_load_11 = load i4 %A_3_addr_11

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:890 %B_3_addr_11 = getelementptr i8 %B_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_3_addr_11"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="4">
<![CDATA[
:891 %B_3_load_11 = load i4 %B_3_addr_11

]]></Node>
<StgValue><ssdm name="B_3_load_11"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:905 %A_5_addr_11 = getelementptr i8 %A_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_5_addr_11"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="4">
<![CDATA[
:906 %A_5_load_11 = load i4 %A_5_addr_11

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:908 %B_5_addr_11 = getelementptr i8 %B_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_5_addr_11"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="4">
<![CDATA[
:909 %B_5_load_11 = load i4 %B_5_addr_11

]]></Node>
<StgValue><ssdm name="B_5_load_11"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:923 %A_7_addr_11 = getelementptr i8 %A_7, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_7_addr_11"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="4">
<![CDATA[
:924 %A_7_load_11 = load i4 %A_7_addr_11

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:926 %B_7_addr_11 = getelementptr i8 %B_7, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_7_addr_11"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="4">
<![CDATA[
:927 %B_7_load_11 = load i4 %B_7_addr_11

]]></Node>
<StgValue><ssdm name="B_7_load_11"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1326 %add_ln16_53 = add i18 %mul_ln16_55, i18 %mul_ln16_56

]]></Node>
<StgValue><ssdm name="add_ln16_53"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="19" op_0_bw="18">
<![CDATA[
:1327 %sext_ln16_181 = sext i18 %add_ln16_53

]]></Node>
<StgValue><ssdm name="sext_ln16_181"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1328 %add_ln16_54 = add i18 %mul_ln16_57, i18 %mul_ln16_58

]]></Node>
<StgValue><ssdm name="add_ln16_54"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="19" op_0_bw="18">
<![CDATA[
:1329 %sext_ln16_182 = sext i18 %add_ln16_54

]]></Node>
<StgValue><ssdm name="sext_ln16_182"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1330 %add_ln16_55 = add i19 %sext_ln16_182, i19 %sext_ln16_181

]]></Node>
<StgValue><ssdm name="add_ln16_55"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="20" op_0_bw="19">
<![CDATA[
:1331 %sext_ln16_183 = sext i19 %add_ln16_55

]]></Node>
<StgValue><ssdm name="sext_ln16_183"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1332 %add_ln16_56 = add i18 %mul_ln16_59, i18 %mul_ln16_60

]]></Node>
<StgValue><ssdm name="add_ln16_56"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="19" op_0_bw="18">
<![CDATA[
:1333 %sext_ln16_184 = sext i18 %add_ln16_56

]]></Node>
<StgValue><ssdm name="sext_ln16_184"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1334 %add_ln16_57 = add i18 %mul_ln16_61, i18 %mul_ln16_62

]]></Node>
<StgValue><ssdm name="add_ln16_57"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="19" op_0_bw="18">
<![CDATA[
:1335 %sext_ln16_185 = sext i18 %add_ln16_57

]]></Node>
<StgValue><ssdm name="sext_ln16_185"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1336 %add_ln16_58 = add i19 %sext_ln16_185, i19 %sext_ln16_184

]]></Node>
<StgValue><ssdm name="add_ln16_58"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="20" op_0_bw="19">
<![CDATA[
:1337 %sext_ln16_186 = sext i19 %add_ln16_58

]]></Node>
<StgValue><ssdm name="sext_ln16_186"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1338 %add_ln16_59 = add i20 %sext_ln16_186, i20 %sext_ln16_183

]]></Node>
<StgValue><ssdm name="add_ln16_59"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1346 %add_ln16_63 = add i18 %mul_ln16_63, i18 %mul_ln16_64

]]></Node>
<StgValue><ssdm name="add_ln16_63"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1348 %add_ln16_64 = add i18 %mul_ln16_65, i18 %mul_ln16_66

]]></Node>
<StgValue><ssdm name="add_ln16_64"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1352 %add_ln16_66 = add i18 %mul_ln16_67, i18 %mul_ln16_68

]]></Node>
<StgValue><ssdm name="add_ln16_66"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1354 %add_ln16_67 = add i18 %mul_ln16_69, i18 %mul_ln16_70

]]></Node>
<StgValue><ssdm name="add_ln16_67"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="9">
<![CDATA[
:723 %sext_ln16_72 = sext i9 %sub_ln16_72

]]></Node>
<StgValue><ssdm name="sext_ln16_72"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:724 %mul_ln16_71 = mul i18 %sext_ln16_72, i18 %sext_ln16_72

]]></Node>
<StgValue><ssdm name="mul_ln16_71"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:733 %mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73

]]></Node>
<StgValue><ssdm name="mul_ln16_72"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="18" op_0_bw="9">
<![CDATA[
:741 %sext_ln16_74 = sext i9 %sub_ln16_74

]]></Node>
<StgValue><ssdm name="sext_ln16_74"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:742 %mul_ln16_73 = mul i18 %sext_ln16_74, i18 %sext_ln16_74

]]></Node>
<StgValue><ssdm name="mul_ln16_73"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:751 %mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75

]]></Node>
<StgValue><ssdm name="mul_ln16_74"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="9">
<![CDATA[
:759 %sext_ln16_76 = sext i9 %sub_ln16_76

]]></Node>
<StgValue><ssdm name="sext_ln16_76"/></StgValue>
</operation>

<operation id="1179" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:760 %mul_ln16_75 = mul i18 %sext_ln16_76, i18 %sext_ln16_76

]]></Node>
<StgValue><ssdm name="mul_ln16_75"/></StgValue>
</operation>

<operation id="1180" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:769 %mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77

]]></Node>
<StgValue><ssdm name="mul_ln16_76"/></StgValue>
</operation>

<operation id="1181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="18" op_0_bw="9">
<![CDATA[
:777 %sext_ln16_78 = sext i9 %sub_ln16_78

]]></Node>
<StgValue><ssdm name="sext_ln16_78"/></StgValue>
</operation>

<operation id="1182" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:778 %mul_ln16_77 = mul i18 %sext_ln16_78, i18 %sext_ln16_78

]]></Node>
<StgValue><ssdm name="mul_ln16_77"/></StgValue>
</operation>

<operation id="1183" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:787 %mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79

]]></Node>
<StgValue><ssdm name="mul_ln16_78"/></StgValue>
</operation>

<operation id="1184" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="4">
<![CDATA[
:789 %A_0_load_10 = load i4 %A_0_addr_10

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="8">
<![CDATA[
:790 %zext_ln16_160 = zext i8 %A_0_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_160"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="4">
<![CDATA[
:792 %B_0_load_10 = load i4 %B_0_addr_10

]]></Node>
<StgValue><ssdm name="B_0_load_10"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="8">
<![CDATA[
:793 %zext_ln16_161 = zext i8 %B_0_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_161"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:794 %sub_ln16_80 = sub i9 %zext_ln16_160, i9 %zext_ln16_161

]]></Node>
<StgValue><ssdm name="sub_ln16_80"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:805 %mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81

]]></Node>
<StgValue><ssdm name="mul_ln16_80"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="4">
<![CDATA[
:807 %A_2_load_10 = load i4 %A_2_addr_10

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="8">
<![CDATA[
:808 %zext_ln16_164 = zext i8 %A_2_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_164"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="4">
<![CDATA[
:810 %B_2_load_10 = load i4 %B_2_addr_10

]]></Node>
<StgValue><ssdm name="B_2_load_10"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="8">
<![CDATA[
:811 %zext_ln16_165 = zext i8 %B_2_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_165"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:812 %sub_ln16_82 = sub i9 %zext_ln16_164, i9 %zext_ln16_165

]]></Node>
<StgValue><ssdm name="sub_ln16_82"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:823 %mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83

]]></Node>
<StgValue><ssdm name="mul_ln16_82"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="4">
<![CDATA[
:825 %A_4_load_10 = load i4 %A_4_addr_10

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="8">
<![CDATA[
:826 %zext_ln16_168 = zext i8 %A_4_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_168"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="4">
<![CDATA[
:828 %B_4_load_10 = load i4 %B_4_addr_10

]]></Node>
<StgValue><ssdm name="B_4_load_10"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="8">
<![CDATA[
:829 %zext_ln16_169 = zext i8 %B_4_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_169"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:830 %sub_ln16_84 = sub i9 %zext_ln16_168, i9 %zext_ln16_169

]]></Node>
<StgValue><ssdm name="sub_ln16_84"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:841 %mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85

]]></Node>
<StgValue><ssdm name="mul_ln16_84"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="4">
<![CDATA[
:843 %A_6_load_10 = load i4 %A_6_addr_10

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="8">
<![CDATA[
:844 %zext_ln16_172 = zext i8 %A_6_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_172"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="4">
<![CDATA[
:846 %B_6_load_10 = load i4 %B_6_addr_10

]]></Node>
<StgValue><ssdm name="B_6_load_10"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="8">
<![CDATA[
:847 %zext_ln16_173 = zext i8 %B_6_load_10

]]></Node>
<StgValue><ssdm name="zext_ln16_173"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:848 %sub_ln16_86 = sub i9 %zext_ln16_172, i9 %zext_ln16_173

]]></Node>
<StgValue><ssdm name="sub_ln16_86"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:859 %mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87

]]></Node>
<StgValue><ssdm name="mul_ln16_86"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:860 %A_0_addr_11 = getelementptr i8 %A_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_0_addr_11"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="4">
<![CDATA[
:861 %A_0_load_11 = load i4 %A_0_addr_11

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:863 %B_0_addr_11 = getelementptr i8 %B_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_0_addr_11"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="4">
<![CDATA[
:864 %B_0_load_11 = load i4 %B_0_addr_11

]]></Node>
<StgValue><ssdm name="B_0_load_11"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="4">
<![CDATA[
:870 %A_1_load_11 = load i4 %A_1_addr_11

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="8">
<![CDATA[
:871 %zext_ln16_178 = zext i8 %A_1_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_178"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="4">
<![CDATA[
:873 %B_1_load_11 = load i4 %B_1_addr_11

]]></Node>
<StgValue><ssdm name="B_1_load_11"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="8">
<![CDATA[
:874 %zext_ln16_179 = zext i8 %B_1_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_179"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:875 %sub_ln16_89 = sub i9 %zext_ln16_178, i9 %zext_ln16_179

]]></Node>
<StgValue><ssdm name="sub_ln16_89"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="18" op_0_bw="9">
<![CDATA[
:876 %sext_ln16_89 = sext i9 %sub_ln16_89

]]></Node>
<StgValue><ssdm name="sext_ln16_89"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:877 %mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89

]]></Node>
<StgValue><ssdm name="mul_ln16_88"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:878 %A_2_addr_11 = getelementptr i8 %A_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_2_addr_11"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="4">
<![CDATA[
:879 %A_2_load_11 = load i4 %A_2_addr_11

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:881 %B_2_addr_11 = getelementptr i8 %B_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_2_addr_11"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="4">
<![CDATA[
:882 %B_2_load_11 = load i4 %B_2_addr_11

]]></Node>
<StgValue><ssdm name="B_2_load_11"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="4">
<![CDATA[
:888 %A_3_load_11 = load i4 %A_3_addr_11

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="8">
<![CDATA[
:889 %zext_ln16_182 = zext i8 %A_3_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_182"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="4">
<![CDATA[
:891 %B_3_load_11 = load i4 %B_3_addr_11

]]></Node>
<StgValue><ssdm name="B_3_load_11"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="8">
<![CDATA[
:892 %zext_ln16_183 = zext i8 %B_3_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_183"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:893 %sub_ln16_91 = sub i9 %zext_ln16_182, i9 %zext_ln16_183

]]></Node>
<StgValue><ssdm name="sub_ln16_91"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="18" op_0_bw="9">
<![CDATA[
:894 %sext_ln16_91 = sext i9 %sub_ln16_91

]]></Node>
<StgValue><ssdm name="sext_ln16_91"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:895 %mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91

]]></Node>
<StgValue><ssdm name="mul_ln16_90"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:896 %A_4_addr_11 = getelementptr i8 %A_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_4_addr_11"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="4">
<![CDATA[
:897 %A_4_load_11 = load i4 %A_4_addr_11

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:899 %B_4_addr_11 = getelementptr i8 %B_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_4_addr_11"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="4">
<![CDATA[
:900 %B_4_load_11 = load i4 %B_4_addr_11

]]></Node>
<StgValue><ssdm name="B_4_load_11"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="4">
<![CDATA[
:906 %A_5_load_11 = load i4 %A_5_addr_11

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="8">
<![CDATA[
:907 %zext_ln16_186 = zext i8 %A_5_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_186"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="4">
<![CDATA[
:909 %B_5_load_11 = load i4 %B_5_addr_11

]]></Node>
<StgValue><ssdm name="B_5_load_11"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="8">
<![CDATA[
:910 %zext_ln16_187 = zext i8 %B_5_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_187"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:911 %sub_ln16_93 = sub i9 %zext_ln16_186, i9 %zext_ln16_187

]]></Node>
<StgValue><ssdm name="sub_ln16_93"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="9">
<![CDATA[
:912 %sext_ln16_93 = sext i9 %sub_ln16_93

]]></Node>
<StgValue><ssdm name="sext_ln16_93"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:913 %mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93

]]></Node>
<StgValue><ssdm name="mul_ln16_92"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:914 %A_6_addr_11 = getelementptr i8 %A_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_6_addr_11"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="4">
<![CDATA[
:915 %A_6_load_11 = load i4 %A_6_addr_11

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:917 %B_6_addr_11 = getelementptr i8 %B_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_6_addr_11"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="4">
<![CDATA[
:918 %B_6_load_11 = load i4 %B_6_addr_11

]]></Node>
<StgValue><ssdm name="B_6_load_11"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="4">
<![CDATA[
:924 %A_7_load_11 = load i4 %A_7_addr_11

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="8">
<![CDATA[
:925 %zext_ln16_190 = zext i8 %A_7_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_190"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="4">
<![CDATA[
:927 %B_7_load_11 = load i4 %B_7_addr_11

]]></Node>
<StgValue><ssdm name="B_7_load_11"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="8">
<![CDATA[
:928 %zext_ln16_191 = zext i8 %B_7_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_191"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:929 %sub_ln16_95 = sub i9 %zext_ln16_190, i9 %zext_ln16_191

]]></Node>
<StgValue><ssdm name="sub_ln16_95"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="18" op_0_bw="9">
<![CDATA[
:930 %sext_ln16_95 = sext i9 %sub_ln16_95

]]></Node>
<StgValue><ssdm name="sext_ln16_95"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:931 %mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95

]]></Node>
<StgValue><ssdm name="mul_ln16_94"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:941 %A_1_addr_12 = getelementptr i8 %A_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_1_addr_12"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="4">
<![CDATA[
:942 %A_1_load_12 = load i4 %A_1_addr_12

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:944 %B_1_addr_12 = getelementptr i8 %B_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_1_addr_12"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="4">
<![CDATA[
:945 %B_1_load_12 = load i4 %B_1_addr_12

]]></Node>
<StgValue><ssdm name="B_1_load_12"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:959 %A_3_addr_12 = getelementptr i8 %A_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_3_addr_12"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="4">
<![CDATA[
:960 %A_3_load_12 = load i4 %A_3_addr_12

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:962 %B_3_addr_12 = getelementptr i8 %B_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_3_addr_12"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="4">
<![CDATA[
:963 %B_3_load_12 = load i4 %B_3_addr_12

]]></Node>
<StgValue><ssdm name="B_3_load_12"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:977 %A_5_addr_12 = getelementptr i8 %A_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_5_addr_12"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="4">
<![CDATA[
:978 %A_5_load_12 = load i4 %A_5_addr_12

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:980 %B_5_addr_12 = getelementptr i8 %B_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_5_addr_12"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="4">
<![CDATA[
:981 %B_5_load_12 = load i4 %B_5_addr_12

]]></Node>
<StgValue><ssdm name="B_5_load_12"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:995 %A_7_addr_12 = getelementptr i8 %A_7, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_7_addr_12"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="4">
<![CDATA[
:996 %A_7_load_12 = load i4 %A_7_addr_12

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:998 %B_7_addr_12 = getelementptr i8 %B_7, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_7_addr_12"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="4">
<![CDATA[
:999 %B_7_load_12 = load i4 %B_7_addr_12

]]></Node>
<StgValue><ssdm name="B_7_load_12"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="22" op_0_bw="21">
<![CDATA[
:1311 %sext_ln16_173 = sext i21 %add_ln16_45

]]></Node>
<StgValue><ssdm name="sext_ln16_173"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="21" op_0_bw="20">
<![CDATA[
:1325 %sext_ln16_180 = sext i20 %add_ln16_52

]]></Node>
<StgValue><ssdm name="sext_ln16_180"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="21" op_0_bw="20">
<![CDATA[
:1339 %sext_ln16_187 = sext i20 %add_ln16_59

]]></Node>
<StgValue><ssdm name="sext_ln16_187"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1340 %add_ln16_60 = add i21 %sext_ln16_187, i21 %sext_ln16_180

]]></Node>
<StgValue><ssdm name="add_ln16_60"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="22" op_0_bw="21">
<![CDATA[
:1341 %sext_ln16_188 = sext i21 %add_ln16_60

]]></Node>
<StgValue><ssdm name="sext_ln16_188"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1342 %add_ln16_61 = add i22 %sext_ln16_188, i22 %sext_ln16_173

]]></Node>
<StgValue><ssdm name="add_ln16_61"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1346 %add_ln16_63 = add i18 %mul_ln16_63, i18 %mul_ln16_64

]]></Node>
<StgValue><ssdm name="add_ln16_63"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="19" op_0_bw="18">
<![CDATA[
:1347 %sext_ln16_191 = sext i18 %add_ln16_63

]]></Node>
<StgValue><ssdm name="sext_ln16_191"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1348 %add_ln16_64 = add i18 %mul_ln16_65, i18 %mul_ln16_66

]]></Node>
<StgValue><ssdm name="add_ln16_64"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="19" op_0_bw="18">
<![CDATA[
:1349 %sext_ln16_192 = sext i18 %add_ln16_64

]]></Node>
<StgValue><ssdm name="sext_ln16_192"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1350 %add_ln16_65 = add i19 %sext_ln16_192, i19 %sext_ln16_191

]]></Node>
<StgValue><ssdm name="add_ln16_65"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="20" op_0_bw="19">
<![CDATA[
:1351 %sext_ln16_193 = sext i19 %add_ln16_65

]]></Node>
<StgValue><ssdm name="sext_ln16_193"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1352 %add_ln16_66 = add i18 %mul_ln16_67, i18 %mul_ln16_68

]]></Node>
<StgValue><ssdm name="add_ln16_66"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="19" op_0_bw="18">
<![CDATA[
:1353 %sext_ln16_194 = sext i18 %add_ln16_66

]]></Node>
<StgValue><ssdm name="sext_ln16_194"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1354 %add_ln16_67 = add i18 %mul_ln16_69, i18 %mul_ln16_70

]]></Node>
<StgValue><ssdm name="add_ln16_67"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="19" op_0_bw="18">
<![CDATA[
:1355 %sext_ln16_195 = sext i18 %add_ln16_67

]]></Node>
<StgValue><ssdm name="sext_ln16_195"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1356 %add_ln16_68 = add i19 %sext_ln16_195, i19 %sext_ln16_194

]]></Node>
<StgValue><ssdm name="add_ln16_68"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="20" op_0_bw="19">
<![CDATA[
:1357 %sext_ln16_196 = sext i19 %add_ln16_68

]]></Node>
<StgValue><ssdm name="sext_ln16_196"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1358 %add_ln16_69 = add i20 %sext_ln16_196, i20 %sext_ln16_193

]]></Node>
<StgValue><ssdm name="add_ln16_69"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1360 %add_ln16_70 = add i18 %mul_ln16_71, i18 %mul_ln16_72

]]></Node>
<StgValue><ssdm name="add_ln16_70"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1362 %add_ln16_71 = add i18 %mul_ln16_73, i18 %mul_ln16_74

]]></Node>
<StgValue><ssdm name="add_ln16_71"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1366 %add_ln16_73 = add i18 %mul_ln16_75, i18 %mul_ln16_76

]]></Node>
<StgValue><ssdm name="add_ln16_73"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1368 %add_ln16_74 = add i18 %mul_ln16_77, i18 %mul_ln16_78

]]></Node>
<StgValue><ssdm name="add_ln16_74"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="9">
<![CDATA[
:795 %sext_ln16_80 = sext i9 %sub_ln16_80

]]></Node>
<StgValue><ssdm name="sext_ln16_80"/></StgValue>
</operation>

<operation id="1292" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:796 %mul_ln16_79 = mul i18 %sext_ln16_80, i18 %sext_ln16_80

]]></Node>
<StgValue><ssdm name="mul_ln16_79"/></StgValue>
</operation>

<operation id="1293" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:805 %mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81

]]></Node>
<StgValue><ssdm name="mul_ln16_80"/></StgValue>
</operation>

<operation id="1294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="18" op_0_bw="9">
<![CDATA[
:813 %sext_ln16_82 = sext i9 %sub_ln16_82

]]></Node>
<StgValue><ssdm name="sext_ln16_82"/></StgValue>
</operation>

<operation id="1295" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:814 %mul_ln16_81 = mul i18 %sext_ln16_82, i18 %sext_ln16_82

]]></Node>
<StgValue><ssdm name="mul_ln16_81"/></StgValue>
</operation>

<operation id="1296" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:823 %mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83

]]></Node>
<StgValue><ssdm name="mul_ln16_82"/></StgValue>
</operation>

<operation id="1297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="18" op_0_bw="9">
<![CDATA[
:831 %sext_ln16_84 = sext i9 %sub_ln16_84

]]></Node>
<StgValue><ssdm name="sext_ln16_84"/></StgValue>
</operation>

<operation id="1298" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:832 %mul_ln16_83 = mul i18 %sext_ln16_84, i18 %sext_ln16_84

]]></Node>
<StgValue><ssdm name="mul_ln16_83"/></StgValue>
</operation>

<operation id="1299" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:841 %mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85

]]></Node>
<StgValue><ssdm name="mul_ln16_84"/></StgValue>
</operation>

<operation id="1300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="18" op_0_bw="9">
<![CDATA[
:849 %sext_ln16_86 = sext i9 %sub_ln16_86

]]></Node>
<StgValue><ssdm name="sext_ln16_86"/></StgValue>
</operation>

<operation id="1301" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:850 %mul_ln16_85 = mul i18 %sext_ln16_86, i18 %sext_ln16_86

]]></Node>
<StgValue><ssdm name="mul_ln16_85"/></StgValue>
</operation>

<operation id="1302" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:859 %mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87

]]></Node>
<StgValue><ssdm name="mul_ln16_86"/></StgValue>
</operation>

<operation id="1303" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="4">
<![CDATA[
:861 %A_0_load_11 = load i4 %A_0_addr_11

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="1304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="8">
<![CDATA[
:862 %zext_ln16_176 = zext i8 %A_0_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_176"/></StgValue>
</operation>

<operation id="1305" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="4">
<![CDATA[
:864 %B_0_load_11 = load i4 %B_0_addr_11

]]></Node>
<StgValue><ssdm name="B_0_load_11"/></StgValue>
</operation>

<operation id="1306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="8">
<![CDATA[
:865 %zext_ln16_177 = zext i8 %B_0_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_177"/></StgValue>
</operation>

<operation id="1307" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:866 %sub_ln16_88 = sub i9 %zext_ln16_176, i9 %zext_ln16_177

]]></Node>
<StgValue><ssdm name="sub_ln16_88"/></StgValue>
</operation>

<operation id="1308" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:877 %mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89

]]></Node>
<StgValue><ssdm name="mul_ln16_88"/></StgValue>
</operation>

<operation id="1309" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="4">
<![CDATA[
:879 %A_2_load_11 = load i4 %A_2_addr_11

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="1310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="9" op_0_bw="8">
<![CDATA[
:880 %zext_ln16_180 = zext i8 %A_2_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_180"/></StgValue>
</operation>

<operation id="1311" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="4">
<![CDATA[
:882 %B_2_load_11 = load i4 %B_2_addr_11

]]></Node>
<StgValue><ssdm name="B_2_load_11"/></StgValue>
</operation>

<operation id="1312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="8">
<![CDATA[
:883 %zext_ln16_181 = zext i8 %B_2_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_181"/></StgValue>
</operation>

<operation id="1313" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:884 %sub_ln16_90 = sub i9 %zext_ln16_180, i9 %zext_ln16_181

]]></Node>
<StgValue><ssdm name="sub_ln16_90"/></StgValue>
</operation>

<operation id="1314" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:895 %mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91

]]></Node>
<StgValue><ssdm name="mul_ln16_90"/></StgValue>
</operation>

<operation id="1315" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="4">
<![CDATA[
:897 %A_4_load_11 = load i4 %A_4_addr_11

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="1316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="8">
<![CDATA[
:898 %zext_ln16_184 = zext i8 %A_4_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_184"/></StgValue>
</operation>

<operation id="1317" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="4">
<![CDATA[
:900 %B_4_load_11 = load i4 %B_4_addr_11

]]></Node>
<StgValue><ssdm name="B_4_load_11"/></StgValue>
</operation>

<operation id="1318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="9" op_0_bw="8">
<![CDATA[
:901 %zext_ln16_185 = zext i8 %B_4_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_185"/></StgValue>
</operation>

<operation id="1319" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:902 %sub_ln16_92 = sub i9 %zext_ln16_184, i9 %zext_ln16_185

]]></Node>
<StgValue><ssdm name="sub_ln16_92"/></StgValue>
</operation>

<operation id="1320" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:913 %mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93

]]></Node>
<StgValue><ssdm name="mul_ln16_92"/></StgValue>
</operation>

<operation id="1321" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="4">
<![CDATA[
:915 %A_6_load_11 = load i4 %A_6_addr_11

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="1322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="9" op_0_bw="8">
<![CDATA[
:916 %zext_ln16_188 = zext i8 %A_6_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_188"/></StgValue>
</operation>

<operation id="1323" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="4">
<![CDATA[
:918 %B_6_load_11 = load i4 %B_6_addr_11

]]></Node>
<StgValue><ssdm name="B_6_load_11"/></StgValue>
</operation>

<operation id="1324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="8">
<![CDATA[
:919 %zext_ln16_189 = zext i8 %B_6_load_11

]]></Node>
<StgValue><ssdm name="zext_ln16_189"/></StgValue>
</operation>

<operation id="1325" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:920 %sub_ln16_94 = sub i9 %zext_ln16_188, i9 %zext_ln16_189

]]></Node>
<StgValue><ssdm name="sub_ln16_94"/></StgValue>
</operation>

<operation id="1326" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:931 %mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95

]]></Node>
<StgValue><ssdm name="mul_ln16_94"/></StgValue>
</operation>

<operation id="1327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:932 %A_0_addr_12 = getelementptr i8 %A_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_0_addr_12"/></StgValue>
</operation>

<operation id="1328" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="4">
<![CDATA[
:933 %A_0_load_12 = load i4 %A_0_addr_12

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="1329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:935 %B_0_addr_12 = getelementptr i8 %B_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_0_addr_12"/></StgValue>
</operation>

<operation id="1330" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="4">
<![CDATA[
:936 %B_0_load_12 = load i4 %B_0_addr_12

]]></Node>
<StgValue><ssdm name="B_0_load_12"/></StgValue>
</operation>

<operation id="1331" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="4">
<![CDATA[
:942 %A_1_load_12 = load i4 %A_1_addr_12

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="1332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="8">
<![CDATA[
:943 %zext_ln16_194 = zext i8 %A_1_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_194"/></StgValue>
</operation>

<operation id="1333" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="4">
<![CDATA[
:945 %B_1_load_12 = load i4 %B_1_addr_12

]]></Node>
<StgValue><ssdm name="B_1_load_12"/></StgValue>
</operation>

<operation id="1334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="8">
<![CDATA[
:946 %zext_ln16_195 = zext i8 %B_1_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_195"/></StgValue>
</operation>

<operation id="1335" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:947 %sub_ln16_97 = sub i9 %zext_ln16_194, i9 %zext_ln16_195

]]></Node>
<StgValue><ssdm name="sub_ln16_97"/></StgValue>
</operation>

<operation id="1336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="9">
<![CDATA[
:948 %sext_ln16_97 = sext i9 %sub_ln16_97

]]></Node>
<StgValue><ssdm name="sext_ln16_97"/></StgValue>
</operation>

<operation id="1337" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:949 %mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97

]]></Node>
<StgValue><ssdm name="mul_ln16_96"/></StgValue>
</operation>

<operation id="1338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:950 %A_2_addr_12 = getelementptr i8 %A_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_2_addr_12"/></StgValue>
</operation>

<operation id="1339" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="4">
<![CDATA[
:951 %A_2_load_12 = load i4 %A_2_addr_12

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="1340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:953 %B_2_addr_12 = getelementptr i8 %B_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_2_addr_12"/></StgValue>
</operation>

<operation id="1341" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="4">
<![CDATA[
:954 %B_2_load_12 = load i4 %B_2_addr_12

]]></Node>
<StgValue><ssdm name="B_2_load_12"/></StgValue>
</operation>

<operation id="1342" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="4">
<![CDATA[
:960 %A_3_load_12 = load i4 %A_3_addr_12

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="1343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="8">
<![CDATA[
:961 %zext_ln16_198 = zext i8 %A_3_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_198"/></StgValue>
</operation>

<operation id="1344" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="4">
<![CDATA[
:963 %B_3_load_12 = load i4 %B_3_addr_12

]]></Node>
<StgValue><ssdm name="B_3_load_12"/></StgValue>
</operation>

<operation id="1345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="8">
<![CDATA[
:964 %zext_ln16_199 = zext i8 %B_3_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_199"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:965 %sub_ln16_99 = sub i9 %zext_ln16_198, i9 %zext_ln16_199

]]></Node>
<StgValue><ssdm name="sub_ln16_99"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="18" op_0_bw="9">
<![CDATA[
:966 %sext_ln16_99 = sext i9 %sub_ln16_99

]]></Node>
<StgValue><ssdm name="sext_ln16_99"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:967 %mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99

]]></Node>
<StgValue><ssdm name="mul_ln16_98"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:968 %A_4_addr_12 = getelementptr i8 %A_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_4_addr_12"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="4">
<![CDATA[
:969 %A_4_load_12 = load i4 %A_4_addr_12

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:971 %B_4_addr_12 = getelementptr i8 %B_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_4_addr_12"/></StgValue>
</operation>

<operation id="1352" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="4">
<![CDATA[
:972 %B_4_load_12 = load i4 %B_4_addr_12

]]></Node>
<StgValue><ssdm name="B_4_load_12"/></StgValue>
</operation>

<operation id="1353" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="4">
<![CDATA[
:978 %A_5_load_12 = load i4 %A_5_addr_12

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="1354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="8">
<![CDATA[
:979 %zext_ln16_202 = zext i8 %A_5_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_202"/></StgValue>
</operation>

<operation id="1355" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="4">
<![CDATA[
:981 %B_5_load_12 = load i4 %B_5_addr_12

]]></Node>
<StgValue><ssdm name="B_5_load_12"/></StgValue>
</operation>

<operation id="1356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="8">
<![CDATA[
:982 %zext_ln16_203 = zext i8 %B_5_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_203"/></StgValue>
</operation>

<operation id="1357" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:983 %sub_ln16_101 = sub i9 %zext_ln16_202, i9 %zext_ln16_203

]]></Node>
<StgValue><ssdm name="sub_ln16_101"/></StgValue>
</operation>

<operation id="1358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="18" op_0_bw="9">
<![CDATA[
:984 %sext_ln16_101 = sext i9 %sub_ln16_101

]]></Node>
<StgValue><ssdm name="sext_ln16_101"/></StgValue>
</operation>

<operation id="1359" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:985 %mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101

]]></Node>
<StgValue><ssdm name="mul_ln16_100"/></StgValue>
</operation>

<operation id="1360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:986 %A_6_addr_12 = getelementptr i8 %A_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_6_addr_12"/></StgValue>
</operation>

<operation id="1361" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="4">
<![CDATA[
:987 %A_6_load_12 = load i4 %A_6_addr_12

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="1362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:989 %B_6_addr_12 = getelementptr i8 %B_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_6_addr_12"/></StgValue>
</operation>

<operation id="1363" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="4">
<![CDATA[
:990 %B_6_load_12 = load i4 %B_6_addr_12

]]></Node>
<StgValue><ssdm name="B_6_load_12"/></StgValue>
</operation>

<operation id="1364" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="4">
<![CDATA[
:996 %A_7_load_12 = load i4 %A_7_addr_12

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="1365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="8">
<![CDATA[
:997 %zext_ln16_206 = zext i8 %A_7_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_206"/></StgValue>
</operation>

<operation id="1366" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="4">
<![CDATA[
:999 %B_7_load_12 = load i4 %B_7_addr_12

]]></Node>
<StgValue><ssdm name="B_7_load_12"/></StgValue>
</operation>

<operation id="1367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="8">
<![CDATA[
:1000 %zext_ln16_207 = zext i8 %B_7_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_207"/></StgValue>
</operation>

<operation id="1368" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1001 %sub_ln16_103 = sub i9 %zext_ln16_206, i9 %zext_ln16_207

]]></Node>
<StgValue><ssdm name="sub_ln16_103"/></StgValue>
</operation>

<operation id="1369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="18" op_0_bw="9">
<![CDATA[
:1002 %sext_ln16_103 = sext i9 %sub_ln16_103

]]></Node>
<StgValue><ssdm name="sext_ln16_103"/></StgValue>
</operation>

<operation id="1370" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1003 %mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103

]]></Node>
<StgValue><ssdm name="mul_ln16_102"/></StgValue>
</operation>

<operation id="1371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1013 %A_1_addr_13 = getelementptr i8 %A_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_1_addr_13"/></StgValue>
</operation>

<operation id="1372" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="4">
<![CDATA[
:1014 %A_1_load_13 = load i4 %A_1_addr_13

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="1373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1016 %B_1_addr_13 = getelementptr i8 %B_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_1_addr_13"/></StgValue>
</operation>

<operation id="1374" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="4">
<![CDATA[
:1017 %B_1_load_13 = load i4 %B_1_addr_13

]]></Node>
<StgValue><ssdm name="B_1_load_13"/></StgValue>
</operation>

<operation id="1375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1031 %A_3_addr_13 = getelementptr i8 %A_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_3_addr_13"/></StgValue>
</operation>

<operation id="1376" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="4">
<![CDATA[
:1032 %A_3_load_13 = load i4 %A_3_addr_13

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="1377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1034 %B_3_addr_13 = getelementptr i8 %B_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_3_addr_13"/></StgValue>
</operation>

<operation id="1378" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="4">
<![CDATA[
:1035 %B_3_load_13 = load i4 %B_3_addr_13

]]></Node>
<StgValue><ssdm name="B_3_load_13"/></StgValue>
</operation>

<operation id="1379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1049 %A_5_addr_13 = getelementptr i8 %A_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_5_addr_13"/></StgValue>
</operation>

<operation id="1380" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="4">
<![CDATA[
:1050 %A_5_load_13 = load i4 %A_5_addr_13

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="1381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1052 %B_5_addr_13 = getelementptr i8 %B_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_5_addr_13"/></StgValue>
</operation>

<operation id="1382" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="4">
<![CDATA[
:1053 %B_5_load_13 = load i4 %B_5_addr_13

]]></Node>
<StgValue><ssdm name="B_5_load_13"/></StgValue>
</operation>

<operation id="1383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1067 %A_7_addr_13 = getelementptr i8 %A_7, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_7_addr_13"/></StgValue>
</operation>

<operation id="1384" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="4">
<![CDATA[
:1068 %A_7_load_13 = load i4 %A_7_addr_13

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="1385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1070 %B_7_addr_13 = getelementptr i8 %B_7, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_7_addr_13"/></StgValue>
</operation>

<operation id="1386" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="4">
<![CDATA[
:1071 %B_7_load_13 = load i4 %B_7_addr_13

]]></Node>
<StgValue><ssdm name="B_7_load_13"/></StgValue>
</operation>

<operation id="1387" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1360 %add_ln16_70 = add i18 %mul_ln16_71, i18 %mul_ln16_72

]]></Node>
<StgValue><ssdm name="add_ln16_70"/></StgValue>
</operation>

<operation id="1388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="19" op_0_bw="18">
<![CDATA[
:1361 %sext_ln16_198 = sext i18 %add_ln16_70

]]></Node>
<StgValue><ssdm name="sext_ln16_198"/></StgValue>
</operation>

<operation id="1389" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1362 %add_ln16_71 = add i18 %mul_ln16_73, i18 %mul_ln16_74

]]></Node>
<StgValue><ssdm name="add_ln16_71"/></StgValue>
</operation>

<operation id="1390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="19" op_0_bw="18">
<![CDATA[
:1363 %sext_ln16_199 = sext i18 %add_ln16_71

]]></Node>
<StgValue><ssdm name="sext_ln16_199"/></StgValue>
</operation>

<operation id="1391" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1364 %add_ln16_72 = add i19 %sext_ln16_199, i19 %sext_ln16_198

]]></Node>
<StgValue><ssdm name="add_ln16_72"/></StgValue>
</operation>

<operation id="1392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="20" op_0_bw="19">
<![CDATA[
:1365 %sext_ln16_200 = sext i19 %add_ln16_72

]]></Node>
<StgValue><ssdm name="sext_ln16_200"/></StgValue>
</operation>

<operation id="1393" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1366 %add_ln16_73 = add i18 %mul_ln16_75, i18 %mul_ln16_76

]]></Node>
<StgValue><ssdm name="add_ln16_73"/></StgValue>
</operation>

<operation id="1394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="19" op_0_bw="18">
<![CDATA[
:1367 %sext_ln16_201 = sext i18 %add_ln16_73

]]></Node>
<StgValue><ssdm name="sext_ln16_201"/></StgValue>
</operation>

<operation id="1395" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1368 %add_ln16_74 = add i18 %mul_ln16_77, i18 %mul_ln16_78

]]></Node>
<StgValue><ssdm name="add_ln16_74"/></StgValue>
</operation>

<operation id="1396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="19" op_0_bw="18">
<![CDATA[
:1369 %sext_ln16_202 = sext i18 %add_ln16_74

]]></Node>
<StgValue><ssdm name="sext_ln16_202"/></StgValue>
</operation>

<operation id="1397" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1370 %add_ln16_75 = add i19 %sext_ln16_202, i19 %sext_ln16_201

]]></Node>
<StgValue><ssdm name="add_ln16_75"/></StgValue>
</operation>

<operation id="1398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="20" op_0_bw="19">
<![CDATA[
:1371 %sext_ln16_203 = sext i19 %add_ln16_75

]]></Node>
<StgValue><ssdm name="sext_ln16_203"/></StgValue>
</operation>

<operation id="1399" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1372 %add_ln16_76 = add i20 %sext_ln16_203, i20 %sext_ln16_200

]]></Node>
<StgValue><ssdm name="add_ln16_76"/></StgValue>
</operation>

<operation id="1400" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1376 %add_ln16_78 = add i18 %mul_ln16_79, i18 %mul_ln16_80

]]></Node>
<StgValue><ssdm name="add_ln16_78"/></StgValue>
</operation>

<operation id="1401" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1378 %add_ln16_79 = add i18 %mul_ln16_81, i18 %mul_ln16_82

]]></Node>
<StgValue><ssdm name="add_ln16_79"/></StgValue>
</operation>

<operation id="1402" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1382 %add_ln16_81 = add i18 %mul_ln16_83, i18 %mul_ln16_84

]]></Node>
<StgValue><ssdm name="add_ln16_81"/></StgValue>
</operation>

<operation id="1403" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1384 %add_ln16_82 = add i18 %mul_ln16_85, i18 %mul_ln16_86

]]></Node>
<StgValue><ssdm name="add_ln16_82"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="9">
<![CDATA[
:867 %sext_ln16_88 = sext i9 %sub_ln16_88

]]></Node>
<StgValue><ssdm name="sext_ln16_88"/></StgValue>
</operation>

<operation id="1405" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:868 %mul_ln16_87 = mul i18 %sext_ln16_88, i18 %sext_ln16_88

]]></Node>
<StgValue><ssdm name="mul_ln16_87"/></StgValue>
</operation>

<operation id="1406" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:877 %mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89

]]></Node>
<StgValue><ssdm name="mul_ln16_88"/></StgValue>
</operation>

<operation id="1407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="18" op_0_bw="9">
<![CDATA[
:885 %sext_ln16_90 = sext i9 %sub_ln16_90

]]></Node>
<StgValue><ssdm name="sext_ln16_90"/></StgValue>
</operation>

<operation id="1408" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:886 %mul_ln16_89 = mul i18 %sext_ln16_90, i18 %sext_ln16_90

]]></Node>
<StgValue><ssdm name="mul_ln16_89"/></StgValue>
</operation>

<operation id="1409" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:895 %mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91

]]></Node>
<StgValue><ssdm name="mul_ln16_90"/></StgValue>
</operation>

<operation id="1410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="18" op_0_bw="9">
<![CDATA[
:903 %sext_ln16_92 = sext i9 %sub_ln16_92

]]></Node>
<StgValue><ssdm name="sext_ln16_92"/></StgValue>
</operation>

<operation id="1411" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:904 %mul_ln16_91 = mul i18 %sext_ln16_92, i18 %sext_ln16_92

]]></Node>
<StgValue><ssdm name="mul_ln16_91"/></StgValue>
</operation>

<operation id="1412" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:913 %mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93

]]></Node>
<StgValue><ssdm name="mul_ln16_92"/></StgValue>
</operation>

<operation id="1413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="18" op_0_bw="9">
<![CDATA[
:921 %sext_ln16_94 = sext i9 %sub_ln16_94

]]></Node>
<StgValue><ssdm name="sext_ln16_94"/></StgValue>
</operation>

<operation id="1414" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:922 %mul_ln16_93 = mul i18 %sext_ln16_94, i18 %sext_ln16_94

]]></Node>
<StgValue><ssdm name="mul_ln16_93"/></StgValue>
</operation>

<operation id="1415" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:931 %mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95

]]></Node>
<StgValue><ssdm name="mul_ln16_94"/></StgValue>
</operation>

<operation id="1416" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="4">
<![CDATA[
:933 %A_0_load_12 = load i4 %A_0_addr_12

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="1417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="8">
<![CDATA[
:934 %zext_ln16_192 = zext i8 %A_0_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_192"/></StgValue>
</operation>

<operation id="1418" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="4">
<![CDATA[
:936 %B_0_load_12 = load i4 %B_0_addr_12

]]></Node>
<StgValue><ssdm name="B_0_load_12"/></StgValue>
</operation>

<operation id="1419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="8">
<![CDATA[
:937 %zext_ln16_193 = zext i8 %B_0_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_193"/></StgValue>
</operation>

<operation id="1420" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:938 %sub_ln16_96 = sub i9 %zext_ln16_192, i9 %zext_ln16_193

]]></Node>
<StgValue><ssdm name="sub_ln16_96"/></StgValue>
</operation>

<operation id="1421" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:949 %mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97

]]></Node>
<StgValue><ssdm name="mul_ln16_96"/></StgValue>
</operation>

<operation id="1422" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="4">
<![CDATA[
:951 %A_2_load_12 = load i4 %A_2_addr_12

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="1423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="8">
<![CDATA[
:952 %zext_ln16_196 = zext i8 %A_2_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_196"/></StgValue>
</operation>

<operation id="1424" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="4">
<![CDATA[
:954 %B_2_load_12 = load i4 %B_2_addr_12

]]></Node>
<StgValue><ssdm name="B_2_load_12"/></StgValue>
</operation>

<operation id="1425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="8">
<![CDATA[
:955 %zext_ln16_197 = zext i8 %B_2_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_197"/></StgValue>
</operation>

<operation id="1426" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:956 %sub_ln16_98 = sub i9 %zext_ln16_196, i9 %zext_ln16_197

]]></Node>
<StgValue><ssdm name="sub_ln16_98"/></StgValue>
</operation>

<operation id="1427" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:967 %mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99

]]></Node>
<StgValue><ssdm name="mul_ln16_98"/></StgValue>
</operation>

<operation id="1428" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="4">
<![CDATA[
:969 %A_4_load_12 = load i4 %A_4_addr_12

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="1429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="8">
<![CDATA[
:970 %zext_ln16_200 = zext i8 %A_4_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_200"/></StgValue>
</operation>

<operation id="1430" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="4">
<![CDATA[
:972 %B_4_load_12 = load i4 %B_4_addr_12

]]></Node>
<StgValue><ssdm name="B_4_load_12"/></StgValue>
</operation>

<operation id="1431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="8">
<![CDATA[
:973 %zext_ln16_201 = zext i8 %B_4_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_201"/></StgValue>
</operation>

<operation id="1432" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:974 %sub_ln16_100 = sub i9 %zext_ln16_200, i9 %zext_ln16_201

]]></Node>
<StgValue><ssdm name="sub_ln16_100"/></StgValue>
</operation>

<operation id="1433" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:985 %mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101

]]></Node>
<StgValue><ssdm name="mul_ln16_100"/></StgValue>
</operation>

<operation id="1434" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="4">
<![CDATA[
:987 %A_6_load_12 = load i4 %A_6_addr_12

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="1435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="8">
<![CDATA[
:988 %zext_ln16_204 = zext i8 %A_6_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_204"/></StgValue>
</operation>

<operation id="1436" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="4">
<![CDATA[
:990 %B_6_load_12 = load i4 %B_6_addr_12

]]></Node>
<StgValue><ssdm name="B_6_load_12"/></StgValue>
</operation>

<operation id="1437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="8">
<![CDATA[
:991 %zext_ln16_205 = zext i8 %B_6_load_12

]]></Node>
<StgValue><ssdm name="zext_ln16_205"/></StgValue>
</operation>

<operation id="1438" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:992 %sub_ln16_102 = sub i9 %zext_ln16_204, i9 %zext_ln16_205

]]></Node>
<StgValue><ssdm name="sub_ln16_102"/></StgValue>
</operation>

<operation id="1439" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1003 %mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103

]]></Node>
<StgValue><ssdm name="mul_ln16_102"/></StgValue>
</operation>

<operation id="1440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1004 %A_0_addr_13 = getelementptr i8 %A_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_0_addr_13"/></StgValue>
</operation>

<operation id="1441" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="4">
<![CDATA[
:1005 %A_0_load_13 = load i4 %A_0_addr_13

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="1442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1007 %B_0_addr_13 = getelementptr i8 %B_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_0_addr_13"/></StgValue>
</operation>

<operation id="1443" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="4">
<![CDATA[
:1008 %B_0_load_13 = load i4 %B_0_addr_13

]]></Node>
<StgValue><ssdm name="B_0_load_13"/></StgValue>
</operation>

<operation id="1444" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="4">
<![CDATA[
:1014 %A_1_load_13 = load i4 %A_1_addr_13

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="1445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="8">
<![CDATA[
:1015 %zext_ln16_210 = zext i8 %A_1_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_210"/></StgValue>
</operation>

<operation id="1446" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="4">
<![CDATA[
:1017 %B_1_load_13 = load i4 %B_1_addr_13

]]></Node>
<StgValue><ssdm name="B_1_load_13"/></StgValue>
</operation>

<operation id="1447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="8">
<![CDATA[
:1018 %zext_ln16_211 = zext i8 %B_1_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_211"/></StgValue>
</operation>

<operation id="1448" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1019 %sub_ln16_105 = sub i9 %zext_ln16_210, i9 %zext_ln16_211

]]></Node>
<StgValue><ssdm name="sub_ln16_105"/></StgValue>
</operation>

<operation id="1449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="18" op_0_bw="9">
<![CDATA[
:1020 %sext_ln16_105 = sext i9 %sub_ln16_105

]]></Node>
<StgValue><ssdm name="sext_ln16_105"/></StgValue>
</operation>

<operation id="1450" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1021 %mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105

]]></Node>
<StgValue><ssdm name="mul_ln16_104"/></StgValue>
</operation>

<operation id="1451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1022 %A_2_addr_13 = getelementptr i8 %A_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_2_addr_13"/></StgValue>
</operation>

<operation id="1452" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="4">
<![CDATA[
:1023 %A_2_load_13 = load i4 %A_2_addr_13

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="1453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1025 %B_2_addr_13 = getelementptr i8 %B_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_2_addr_13"/></StgValue>
</operation>

<operation id="1454" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="4">
<![CDATA[
:1026 %B_2_load_13 = load i4 %B_2_addr_13

]]></Node>
<StgValue><ssdm name="B_2_load_13"/></StgValue>
</operation>

<operation id="1455" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="4">
<![CDATA[
:1032 %A_3_load_13 = load i4 %A_3_addr_13

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="1456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="8">
<![CDATA[
:1033 %zext_ln16_214 = zext i8 %A_3_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_214"/></StgValue>
</operation>

<operation id="1457" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="4">
<![CDATA[
:1035 %B_3_load_13 = load i4 %B_3_addr_13

]]></Node>
<StgValue><ssdm name="B_3_load_13"/></StgValue>
</operation>

<operation id="1458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="8">
<![CDATA[
:1036 %zext_ln16_215 = zext i8 %B_3_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_215"/></StgValue>
</operation>

<operation id="1459" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1037 %sub_ln16_107 = sub i9 %zext_ln16_214, i9 %zext_ln16_215

]]></Node>
<StgValue><ssdm name="sub_ln16_107"/></StgValue>
</operation>

<operation id="1460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="18" op_0_bw="9">
<![CDATA[
:1038 %sext_ln16_107 = sext i9 %sub_ln16_107

]]></Node>
<StgValue><ssdm name="sext_ln16_107"/></StgValue>
</operation>

<operation id="1461" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1039 %mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107

]]></Node>
<StgValue><ssdm name="mul_ln16_106"/></StgValue>
</operation>

<operation id="1462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1040 %A_4_addr_13 = getelementptr i8 %A_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_4_addr_13"/></StgValue>
</operation>

<operation id="1463" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="4">
<![CDATA[
:1041 %A_4_load_13 = load i4 %A_4_addr_13

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="1464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1043 %B_4_addr_13 = getelementptr i8 %B_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_4_addr_13"/></StgValue>
</operation>

<operation id="1465" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="4">
<![CDATA[
:1044 %B_4_load_13 = load i4 %B_4_addr_13

]]></Node>
<StgValue><ssdm name="B_4_load_13"/></StgValue>
</operation>

<operation id="1466" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="4">
<![CDATA[
:1050 %A_5_load_13 = load i4 %A_5_addr_13

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="1467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="8">
<![CDATA[
:1051 %zext_ln16_218 = zext i8 %A_5_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_218"/></StgValue>
</operation>

<operation id="1468" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="4">
<![CDATA[
:1053 %B_5_load_13 = load i4 %B_5_addr_13

]]></Node>
<StgValue><ssdm name="B_5_load_13"/></StgValue>
</operation>

<operation id="1469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="8">
<![CDATA[
:1054 %zext_ln16_219 = zext i8 %B_5_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_219"/></StgValue>
</operation>

<operation id="1470" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1055 %sub_ln16_109 = sub i9 %zext_ln16_218, i9 %zext_ln16_219

]]></Node>
<StgValue><ssdm name="sub_ln16_109"/></StgValue>
</operation>

<operation id="1471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="18" op_0_bw="9">
<![CDATA[
:1056 %sext_ln16_109 = sext i9 %sub_ln16_109

]]></Node>
<StgValue><ssdm name="sext_ln16_109"/></StgValue>
</operation>

<operation id="1472" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1057 %mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109

]]></Node>
<StgValue><ssdm name="mul_ln16_108"/></StgValue>
</operation>

<operation id="1473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1058 %A_6_addr_13 = getelementptr i8 %A_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_6_addr_13"/></StgValue>
</operation>

<operation id="1474" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="4">
<![CDATA[
:1059 %A_6_load_13 = load i4 %A_6_addr_13

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="1475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1061 %B_6_addr_13 = getelementptr i8 %B_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_6_addr_13"/></StgValue>
</operation>

<operation id="1476" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="4">
<![CDATA[
:1062 %B_6_load_13 = load i4 %B_6_addr_13

]]></Node>
<StgValue><ssdm name="B_6_load_13"/></StgValue>
</operation>

<operation id="1477" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="4">
<![CDATA[
:1068 %A_7_load_13 = load i4 %A_7_addr_13

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="1478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="8">
<![CDATA[
:1069 %zext_ln16_222 = zext i8 %A_7_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_222"/></StgValue>
</operation>

<operation id="1479" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="4">
<![CDATA[
:1071 %B_7_load_13 = load i4 %B_7_addr_13

]]></Node>
<StgValue><ssdm name="B_7_load_13"/></StgValue>
</operation>

<operation id="1480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="8">
<![CDATA[
:1072 %zext_ln16_223 = zext i8 %B_7_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_223"/></StgValue>
</operation>

<operation id="1481" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1073 %sub_ln16_111 = sub i9 %zext_ln16_222, i9 %zext_ln16_223

]]></Node>
<StgValue><ssdm name="sub_ln16_111"/></StgValue>
</operation>

<operation id="1482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="18" op_0_bw="9">
<![CDATA[
:1074 %sext_ln16_111 = sext i9 %sub_ln16_111

]]></Node>
<StgValue><ssdm name="sext_ln16_111"/></StgValue>
</operation>

<operation id="1483" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1075 %mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111

]]></Node>
<StgValue><ssdm name="mul_ln16_110"/></StgValue>
</operation>

<operation id="1484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1085 %A_1_addr_14 = getelementptr i8 %A_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_1_addr_14"/></StgValue>
</operation>

<operation id="1485" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="4">
<![CDATA[
:1086 %A_1_load_14 = load i4 %A_1_addr_14

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="1486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1088 %B_1_addr_14 = getelementptr i8 %B_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_1_addr_14"/></StgValue>
</operation>

<operation id="1487" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="4">
<![CDATA[
:1089 %B_1_load_14 = load i4 %B_1_addr_14

]]></Node>
<StgValue><ssdm name="B_1_load_14"/></StgValue>
</operation>

<operation id="1488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1103 %A_3_addr_14 = getelementptr i8 %A_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_3_addr_14"/></StgValue>
</operation>

<operation id="1489" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="4">
<![CDATA[
:1104 %A_3_load_14 = load i4 %A_3_addr_14

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="1490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1106 %B_3_addr_14 = getelementptr i8 %B_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_3_addr_14"/></StgValue>
</operation>

<operation id="1491" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="4">
<![CDATA[
:1107 %B_3_load_14 = load i4 %B_3_addr_14

]]></Node>
<StgValue><ssdm name="B_3_load_14"/></StgValue>
</operation>

<operation id="1492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1121 %A_5_addr_14 = getelementptr i8 %A_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_5_addr_14"/></StgValue>
</operation>

<operation id="1493" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="4">
<![CDATA[
:1122 %A_5_load_14 = load i4 %A_5_addr_14

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="1494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1124 %B_5_addr_14 = getelementptr i8 %B_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_5_addr_14"/></StgValue>
</operation>

<operation id="1495" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="4">
<![CDATA[
:1125 %B_5_load_14 = load i4 %B_5_addr_14

]]></Node>
<StgValue><ssdm name="B_5_load_14"/></StgValue>
</operation>

<operation id="1496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1139 %A_7_addr_14 = getelementptr i8 %A_7, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_7_addr_14"/></StgValue>
</operation>

<operation id="1497" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="4">
<![CDATA[
:1140 %A_7_load_14 = load i4 %A_7_addr_14

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="1498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1142 %B_7_addr_14 = getelementptr i8 %B_7, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_7_addr_14"/></StgValue>
</operation>

<operation id="1499" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="4">
<![CDATA[
:1143 %B_7_load_14 = load i4 %B_7_addr_14

]]></Node>
<StgValue><ssdm name="B_7_load_14"/></StgValue>
</operation>

<operation id="1500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="21" op_0_bw="20">
<![CDATA[
:1359 %sext_ln16_197 = sext i20 %add_ln16_69

]]></Node>
<StgValue><ssdm name="sext_ln16_197"/></StgValue>
</operation>

<operation id="1501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="21" op_0_bw="20">
<![CDATA[
:1373 %sext_ln16_204 = sext i20 %add_ln16_76

]]></Node>
<StgValue><ssdm name="sext_ln16_204"/></StgValue>
</operation>

<operation id="1502" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1374 %add_ln16_77 = add i21 %sext_ln16_204, i21 %sext_ln16_197

]]></Node>
<StgValue><ssdm name="add_ln16_77"/></StgValue>
</operation>

<operation id="1503" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1376 %add_ln16_78 = add i18 %mul_ln16_79, i18 %mul_ln16_80

]]></Node>
<StgValue><ssdm name="add_ln16_78"/></StgValue>
</operation>

<operation id="1504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="19" op_0_bw="18">
<![CDATA[
:1377 %sext_ln16_206 = sext i18 %add_ln16_78

]]></Node>
<StgValue><ssdm name="sext_ln16_206"/></StgValue>
</operation>

<operation id="1505" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1378 %add_ln16_79 = add i18 %mul_ln16_81, i18 %mul_ln16_82

]]></Node>
<StgValue><ssdm name="add_ln16_79"/></StgValue>
</operation>

<operation id="1506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="19" op_0_bw="18">
<![CDATA[
:1379 %sext_ln16_207 = sext i18 %add_ln16_79

]]></Node>
<StgValue><ssdm name="sext_ln16_207"/></StgValue>
</operation>

<operation id="1507" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1380 %add_ln16_80 = add i19 %sext_ln16_207, i19 %sext_ln16_206

]]></Node>
<StgValue><ssdm name="add_ln16_80"/></StgValue>
</operation>

<operation id="1508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="20" op_0_bw="19">
<![CDATA[
:1381 %sext_ln16_208 = sext i19 %add_ln16_80

]]></Node>
<StgValue><ssdm name="sext_ln16_208"/></StgValue>
</operation>

<operation id="1509" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1382 %add_ln16_81 = add i18 %mul_ln16_83, i18 %mul_ln16_84

]]></Node>
<StgValue><ssdm name="add_ln16_81"/></StgValue>
</operation>

<operation id="1510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="19" op_0_bw="18">
<![CDATA[
:1383 %sext_ln16_209 = sext i18 %add_ln16_81

]]></Node>
<StgValue><ssdm name="sext_ln16_209"/></StgValue>
</operation>

<operation id="1511" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1384 %add_ln16_82 = add i18 %mul_ln16_85, i18 %mul_ln16_86

]]></Node>
<StgValue><ssdm name="add_ln16_82"/></StgValue>
</operation>

<operation id="1512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="19" op_0_bw="18">
<![CDATA[
:1385 %sext_ln16_210 = sext i18 %add_ln16_82

]]></Node>
<StgValue><ssdm name="sext_ln16_210"/></StgValue>
</operation>

<operation id="1513" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1386 %add_ln16_83 = add i19 %sext_ln16_210, i19 %sext_ln16_209

]]></Node>
<StgValue><ssdm name="add_ln16_83"/></StgValue>
</operation>

<operation id="1514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="20" op_0_bw="19">
<![CDATA[
:1387 %sext_ln16_211 = sext i19 %add_ln16_83

]]></Node>
<StgValue><ssdm name="sext_ln16_211"/></StgValue>
</operation>

<operation id="1515" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1388 %add_ln16_84 = add i20 %sext_ln16_211, i20 %sext_ln16_208

]]></Node>
<StgValue><ssdm name="add_ln16_84"/></StgValue>
</operation>

<operation id="1516" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1390 %add_ln16_85 = add i18 %mul_ln16_87, i18 %mul_ln16_88

]]></Node>
<StgValue><ssdm name="add_ln16_85"/></StgValue>
</operation>

<operation id="1517" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1392 %add_ln16_86 = add i18 %mul_ln16_89, i18 %mul_ln16_90

]]></Node>
<StgValue><ssdm name="add_ln16_86"/></StgValue>
</operation>

<operation id="1518" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1396 %add_ln16_88 = add i18 %mul_ln16_91, i18 %mul_ln16_92

]]></Node>
<StgValue><ssdm name="add_ln16_88"/></StgValue>
</operation>

<operation id="1519" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1398 %add_ln16_89 = add i18 %mul_ln16_93, i18 %mul_ln16_94

]]></Node>
<StgValue><ssdm name="add_ln16_89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="18" op_0_bw="9">
<![CDATA[
:939 %sext_ln16_96 = sext i9 %sub_ln16_96

]]></Node>
<StgValue><ssdm name="sext_ln16_96"/></StgValue>
</operation>

<operation id="1521" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:940 %mul_ln16_95 = mul i18 %sext_ln16_96, i18 %sext_ln16_96

]]></Node>
<StgValue><ssdm name="mul_ln16_95"/></StgValue>
</operation>

<operation id="1522" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:949 %mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97

]]></Node>
<StgValue><ssdm name="mul_ln16_96"/></StgValue>
</operation>

<operation id="1523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="18" op_0_bw="9">
<![CDATA[
:957 %sext_ln16_98 = sext i9 %sub_ln16_98

]]></Node>
<StgValue><ssdm name="sext_ln16_98"/></StgValue>
</operation>

<operation id="1524" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:958 %mul_ln16_97 = mul i18 %sext_ln16_98, i18 %sext_ln16_98

]]></Node>
<StgValue><ssdm name="mul_ln16_97"/></StgValue>
</operation>

<operation id="1525" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:967 %mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99

]]></Node>
<StgValue><ssdm name="mul_ln16_98"/></StgValue>
</operation>

<operation id="1526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="18" op_0_bw="9">
<![CDATA[
:975 %sext_ln16_100 = sext i9 %sub_ln16_100

]]></Node>
<StgValue><ssdm name="sext_ln16_100"/></StgValue>
</operation>

<operation id="1527" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:976 %mul_ln16_99 = mul i18 %sext_ln16_100, i18 %sext_ln16_100

]]></Node>
<StgValue><ssdm name="mul_ln16_99"/></StgValue>
</operation>

<operation id="1528" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:985 %mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101

]]></Node>
<StgValue><ssdm name="mul_ln16_100"/></StgValue>
</operation>

<operation id="1529" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="18" op_0_bw="9">
<![CDATA[
:993 %sext_ln16_102 = sext i9 %sub_ln16_102

]]></Node>
<StgValue><ssdm name="sext_ln16_102"/></StgValue>
</operation>

<operation id="1530" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:994 %mul_ln16_101 = mul i18 %sext_ln16_102, i18 %sext_ln16_102

]]></Node>
<StgValue><ssdm name="mul_ln16_101"/></StgValue>
</operation>

<operation id="1531" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1003 %mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103

]]></Node>
<StgValue><ssdm name="mul_ln16_102"/></StgValue>
</operation>

<operation id="1532" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="4">
<![CDATA[
:1005 %A_0_load_13 = load i4 %A_0_addr_13

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="1533" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="8">
<![CDATA[
:1006 %zext_ln16_208 = zext i8 %A_0_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_208"/></StgValue>
</operation>

<operation id="1534" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="4">
<![CDATA[
:1008 %B_0_load_13 = load i4 %B_0_addr_13

]]></Node>
<StgValue><ssdm name="B_0_load_13"/></StgValue>
</operation>

<operation id="1535" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="8">
<![CDATA[
:1009 %zext_ln16_209 = zext i8 %B_0_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_209"/></StgValue>
</operation>

<operation id="1536" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1010 %sub_ln16_104 = sub i9 %zext_ln16_208, i9 %zext_ln16_209

]]></Node>
<StgValue><ssdm name="sub_ln16_104"/></StgValue>
</operation>

<operation id="1537" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1021 %mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105

]]></Node>
<StgValue><ssdm name="mul_ln16_104"/></StgValue>
</operation>

<operation id="1538" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="4">
<![CDATA[
:1023 %A_2_load_13 = load i4 %A_2_addr_13

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="1539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="8">
<![CDATA[
:1024 %zext_ln16_212 = zext i8 %A_2_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_212"/></StgValue>
</operation>

<operation id="1540" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="4">
<![CDATA[
:1026 %B_2_load_13 = load i4 %B_2_addr_13

]]></Node>
<StgValue><ssdm name="B_2_load_13"/></StgValue>
</operation>

<operation id="1541" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="8">
<![CDATA[
:1027 %zext_ln16_213 = zext i8 %B_2_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_213"/></StgValue>
</operation>

<operation id="1542" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1028 %sub_ln16_106 = sub i9 %zext_ln16_212, i9 %zext_ln16_213

]]></Node>
<StgValue><ssdm name="sub_ln16_106"/></StgValue>
</operation>

<operation id="1543" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1039 %mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107

]]></Node>
<StgValue><ssdm name="mul_ln16_106"/></StgValue>
</operation>

<operation id="1544" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="4">
<![CDATA[
:1041 %A_4_load_13 = load i4 %A_4_addr_13

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="1545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="8">
<![CDATA[
:1042 %zext_ln16_216 = zext i8 %A_4_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_216"/></StgValue>
</operation>

<operation id="1546" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="4">
<![CDATA[
:1044 %B_4_load_13 = load i4 %B_4_addr_13

]]></Node>
<StgValue><ssdm name="B_4_load_13"/></StgValue>
</operation>

<operation id="1547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="8">
<![CDATA[
:1045 %zext_ln16_217 = zext i8 %B_4_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_217"/></StgValue>
</operation>

<operation id="1548" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1046 %sub_ln16_108 = sub i9 %zext_ln16_216, i9 %zext_ln16_217

]]></Node>
<StgValue><ssdm name="sub_ln16_108"/></StgValue>
</operation>

<operation id="1549" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1057 %mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109

]]></Node>
<StgValue><ssdm name="mul_ln16_108"/></StgValue>
</operation>

<operation id="1550" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="4">
<![CDATA[
:1059 %A_6_load_13 = load i4 %A_6_addr_13

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="1551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="8">
<![CDATA[
:1060 %zext_ln16_220 = zext i8 %A_6_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_220"/></StgValue>
</operation>

<operation id="1552" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="4">
<![CDATA[
:1062 %B_6_load_13 = load i4 %B_6_addr_13

]]></Node>
<StgValue><ssdm name="B_6_load_13"/></StgValue>
</operation>

<operation id="1553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="8">
<![CDATA[
:1063 %zext_ln16_221 = zext i8 %B_6_load_13

]]></Node>
<StgValue><ssdm name="zext_ln16_221"/></StgValue>
</operation>

<operation id="1554" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1064 %sub_ln16_110 = sub i9 %zext_ln16_220, i9 %zext_ln16_221

]]></Node>
<StgValue><ssdm name="sub_ln16_110"/></StgValue>
</operation>

<operation id="1555" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1075 %mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111

]]></Node>
<StgValue><ssdm name="mul_ln16_110"/></StgValue>
</operation>

<operation id="1556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1076 %A_0_addr_14 = getelementptr i8 %A_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_0_addr_14"/></StgValue>
</operation>

<operation id="1557" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="4">
<![CDATA[
:1077 %A_0_load_14 = load i4 %A_0_addr_14

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="1558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1079 %B_0_addr_14 = getelementptr i8 %B_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_0_addr_14"/></StgValue>
</operation>

<operation id="1559" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="4">
<![CDATA[
:1080 %B_0_load_14 = load i4 %B_0_addr_14

]]></Node>
<StgValue><ssdm name="B_0_load_14"/></StgValue>
</operation>

<operation id="1560" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="4">
<![CDATA[
:1086 %A_1_load_14 = load i4 %A_1_addr_14

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="1561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="8">
<![CDATA[
:1087 %zext_ln16_226 = zext i8 %A_1_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_226"/></StgValue>
</operation>

<operation id="1562" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="4">
<![CDATA[
:1089 %B_1_load_14 = load i4 %B_1_addr_14

]]></Node>
<StgValue><ssdm name="B_1_load_14"/></StgValue>
</operation>

<operation id="1563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="8">
<![CDATA[
:1090 %zext_ln16_227 = zext i8 %B_1_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_227"/></StgValue>
</operation>

<operation id="1564" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1091 %sub_ln16_113 = sub i9 %zext_ln16_226, i9 %zext_ln16_227

]]></Node>
<StgValue><ssdm name="sub_ln16_113"/></StgValue>
</operation>

<operation id="1565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="18" op_0_bw="9">
<![CDATA[
:1092 %sext_ln16_113 = sext i9 %sub_ln16_113

]]></Node>
<StgValue><ssdm name="sext_ln16_113"/></StgValue>
</operation>

<operation id="1566" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1093 %mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113

]]></Node>
<StgValue><ssdm name="mul_ln16_112"/></StgValue>
</operation>

<operation id="1567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1094 %A_2_addr_14 = getelementptr i8 %A_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_2_addr_14"/></StgValue>
</operation>

<operation id="1568" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="4">
<![CDATA[
:1095 %A_2_load_14 = load i4 %A_2_addr_14

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="1569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1097 %B_2_addr_14 = getelementptr i8 %B_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_2_addr_14"/></StgValue>
</operation>

<operation id="1570" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="4">
<![CDATA[
:1098 %B_2_load_14 = load i4 %B_2_addr_14

]]></Node>
<StgValue><ssdm name="B_2_load_14"/></StgValue>
</operation>

<operation id="1571" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="4">
<![CDATA[
:1104 %A_3_load_14 = load i4 %A_3_addr_14

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="1572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="8">
<![CDATA[
:1105 %zext_ln16_230 = zext i8 %A_3_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_230"/></StgValue>
</operation>

<operation id="1573" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="4">
<![CDATA[
:1107 %B_3_load_14 = load i4 %B_3_addr_14

]]></Node>
<StgValue><ssdm name="B_3_load_14"/></StgValue>
</operation>

<operation id="1574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="8">
<![CDATA[
:1108 %zext_ln16_231 = zext i8 %B_3_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_231"/></StgValue>
</operation>

<operation id="1575" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1109 %sub_ln16_115 = sub i9 %zext_ln16_230, i9 %zext_ln16_231

]]></Node>
<StgValue><ssdm name="sub_ln16_115"/></StgValue>
</operation>

<operation id="1576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="18" op_0_bw="9">
<![CDATA[
:1110 %sext_ln16_115 = sext i9 %sub_ln16_115

]]></Node>
<StgValue><ssdm name="sext_ln16_115"/></StgValue>
</operation>

<operation id="1577" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1111 %mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115

]]></Node>
<StgValue><ssdm name="mul_ln16_114"/></StgValue>
</operation>

<operation id="1578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1112 %A_4_addr_14 = getelementptr i8 %A_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_4_addr_14"/></StgValue>
</operation>

<operation id="1579" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="4">
<![CDATA[
:1113 %A_4_load_14 = load i4 %A_4_addr_14

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="1580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1115 %B_4_addr_14 = getelementptr i8 %B_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_4_addr_14"/></StgValue>
</operation>

<operation id="1581" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="4">
<![CDATA[
:1116 %B_4_load_14 = load i4 %B_4_addr_14

]]></Node>
<StgValue><ssdm name="B_4_load_14"/></StgValue>
</operation>

<operation id="1582" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="4">
<![CDATA[
:1122 %A_5_load_14 = load i4 %A_5_addr_14

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="1583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="8">
<![CDATA[
:1123 %zext_ln16_234 = zext i8 %A_5_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_234"/></StgValue>
</operation>

<operation id="1584" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="4">
<![CDATA[
:1125 %B_5_load_14 = load i4 %B_5_addr_14

]]></Node>
<StgValue><ssdm name="B_5_load_14"/></StgValue>
</operation>

<operation id="1585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="8">
<![CDATA[
:1126 %zext_ln16_235 = zext i8 %B_5_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_235"/></StgValue>
</operation>

<operation id="1586" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1127 %sub_ln16_117 = sub i9 %zext_ln16_234, i9 %zext_ln16_235

]]></Node>
<StgValue><ssdm name="sub_ln16_117"/></StgValue>
</operation>

<operation id="1587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="18" op_0_bw="9">
<![CDATA[
:1128 %sext_ln16_117 = sext i9 %sub_ln16_117

]]></Node>
<StgValue><ssdm name="sext_ln16_117"/></StgValue>
</operation>

<operation id="1588" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1129 %mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117

]]></Node>
<StgValue><ssdm name="mul_ln16_116"/></StgValue>
</operation>

<operation id="1589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1130 %A_6_addr_14 = getelementptr i8 %A_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_6_addr_14"/></StgValue>
</operation>

<operation id="1590" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="4">
<![CDATA[
:1131 %A_6_load_14 = load i4 %A_6_addr_14

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="1591" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1133 %B_6_addr_14 = getelementptr i8 %B_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_6_addr_14"/></StgValue>
</operation>

<operation id="1592" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="4">
<![CDATA[
:1134 %B_6_load_14 = load i4 %B_6_addr_14

]]></Node>
<StgValue><ssdm name="B_6_load_14"/></StgValue>
</operation>

<operation id="1593" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="4">
<![CDATA[
:1140 %A_7_load_14 = load i4 %A_7_addr_14

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="1594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="8">
<![CDATA[
:1141 %zext_ln16_238 = zext i8 %A_7_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_238"/></StgValue>
</operation>

<operation id="1595" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="4">
<![CDATA[
:1143 %B_7_load_14 = load i4 %B_7_addr_14

]]></Node>
<StgValue><ssdm name="B_7_load_14"/></StgValue>
</operation>

<operation id="1596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="8">
<![CDATA[
:1144 %zext_ln16_239 = zext i8 %B_7_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_239"/></StgValue>
</operation>

<operation id="1597" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1145 %sub_ln16_119 = sub i9 %zext_ln16_238, i9 %zext_ln16_239

]]></Node>
<StgValue><ssdm name="sub_ln16_119"/></StgValue>
</operation>

<operation id="1598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="18" op_0_bw="9">
<![CDATA[
:1146 %sext_ln16_119 = sext i9 %sub_ln16_119

]]></Node>
<StgValue><ssdm name="sext_ln16_119"/></StgValue>
</operation>

<operation id="1599" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1147 %mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119

]]></Node>
<StgValue><ssdm name="mul_ln16_118"/></StgValue>
</operation>

<operation id="1600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1157 %A_1_addr_15 = getelementptr i8 %A_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_1_addr_15"/></StgValue>
</operation>

<operation id="1601" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="4">
<![CDATA[
:1158 %A_1_load_15 = load i4 %A_1_addr_15

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="1602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1160 %B_1_addr_15 = getelementptr i8 %B_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_1_addr_15"/></StgValue>
</operation>

<operation id="1603" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="4">
<![CDATA[
:1161 %B_1_load_15 = load i4 %B_1_addr_15

]]></Node>
<StgValue><ssdm name="B_1_load_15"/></StgValue>
</operation>

<operation id="1604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1175 %A_3_addr_15 = getelementptr i8 %A_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_3_addr_15"/></StgValue>
</operation>

<operation id="1605" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="4">
<![CDATA[
:1176 %A_3_load_15 = load i4 %A_3_addr_15

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="1606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1178 %B_3_addr_15 = getelementptr i8 %B_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_3_addr_15"/></StgValue>
</operation>

<operation id="1607" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="4">
<![CDATA[
:1179 %B_3_load_15 = load i4 %B_3_addr_15

]]></Node>
<StgValue><ssdm name="B_3_load_15"/></StgValue>
</operation>

<operation id="1608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1193 %A_5_addr_15 = getelementptr i8 %A_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_5_addr_15"/></StgValue>
</operation>

<operation id="1609" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="4">
<![CDATA[
:1194 %A_5_load_15 = load i4 %A_5_addr_15

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="1610" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1196 %B_5_addr_15 = getelementptr i8 %B_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_5_addr_15"/></StgValue>
</operation>

<operation id="1611" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="4">
<![CDATA[
:1197 %B_5_load_15 = load i4 %B_5_addr_15

]]></Node>
<StgValue><ssdm name="B_5_load_15"/></StgValue>
</operation>

<operation id="1612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211 %A_7_addr_15 = getelementptr i8 %A_7, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_7_addr_15"/></StgValue>
</operation>

<operation id="1613" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="4">
<![CDATA[
:1212 %A_7_load_15 = load i4 %A_7_addr_15

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="1614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1214 %B_7_addr_15 = getelementptr i8 %B_7, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_7_addr_15"/></StgValue>
</operation>

<operation id="1615" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="4">
<![CDATA[
:1215 %B_7_load_15 = load i4 %B_7_addr_15

]]></Node>
<StgValue><ssdm name="B_7_load_15"/></StgValue>
</operation>

<operation id="1616" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1390 %add_ln16_85 = add i18 %mul_ln16_87, i18 %mul_ln16_88

]]></Node>
<StgValue><ssdm name="add_ln16_85"/></StgValue>
</operation>

<operation id="1617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="19" op_0_bw="18">
<![CDATA[
:1391 %sext_ln16_213 = sext i18 %add_ln16_85

]]></Node>
<StgValue><ssdm name="sext_ln16_213"/></StgValue>
</operation>

<operation id="1618" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1392 %add_ln16_86 = add i18 %mul_ln16_89, i18 %mul_ln16_90

]]></Node>
<StgValue><ssdm name="add_ln16_86"/></StgValue>
</operation>

<operation id="1619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="19" op_0_bw="18">
<![CDATA[
:1393 %sext_ln16_214 = sext i18 %add_ln16_86

]]></Node>
<StgValue><ssdm name="sext_ln16_214"/></StgValue>
</operation>

<operation id="1620" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1394 %add_ln16_87 = add i19 %sext_ln16_214, i19 %sext_ln16_213

]]></Node>
<StgValue><ssdm name="add_ln16_87"/></StgValue>
</operation>

<operation id="1621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="20" op_0_bw="19">
<![CDATA[
:1395 %sext_ln16_215 = sext i19 %add_ln16_87

]]></Node>
<StgValue><ssdm name="sext_ln16_215"/></StgValue>
</operation>

<operation id="1622" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1396 %add_ln16_88 = add i18 %mul_ln16_91, i18 %mul_ln16_92

]]></Node>
<StgValue><ssdm name="add_ln16_88"/></StgValue>
</operation>

<operation id="1623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="19" op_0_bw="18">
<![CDATA[
:1397 %sext_ln16_216 = sext i18 %add_ln16_88

]]></Node>
<StgValue><ssdm name="sext_ln16_216"/></StgValue>
</operation>

<operation id="1624" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1398 %add_ln16_89 = add i18 %mul_ln16_93, i18 %mul_ln16_94

]]></Node>
<StgValue><ssdm name="add_ln16_89"/></StgValue>
</operation>

<operation id="1625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="19" op_0_bw="18">
<![CDATA[
:1399 %sext_ln16_217 = sext i18 %add_ln16_89

]]></Node>
<StgValue><ssdm name="sext_ln16_217"/></StgValue>
</operation>

<operation id="1626" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1400 %add_ln16_90 = add i19 %sext_ln16_217, i19 %sext_ln16_216

]]></Node>
<StgValue><ssdm name="add_ln16_90"/></StgValue>
</operation>

<operation id="1627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="20" op_0_bw="19">
<![CDATA[
:1401 %sext_ln16_218 = sext i19 %add_ln16_90

]]></Node>
<StgValue><ssdm name="sext_ln16_218"/></StgValue>
</operation>

<operation id="1628" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1402 %add_ln16_91 = add i20 %sext_ln16_218, i20 %sext_ln16_215

]]></Node>
<StgValue><ssdm name="add_ln16_91"/></StgValue>
</operation>

<operation id="1629" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1408 %add_ln16_94 = add i18 %mul_ln16_95, i18 %mul_ln16_96

]]></Node>
<StgValue><ssdm name="add_ln16_94"/></StgValue>
</operation>

<operation id="1630" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1410 %add_ln16_95 = add i18 %mul_ln16_97, i18 %mul_ln16_98

]]></Node>
<StgValue><ssdm name="add_ln16_95"/></StgValue>
</operation>

<operation id="1631" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1414 %add_ln16_97 = add i18 %mul_ln16_99, i18 %mul_ln16_100

]]></Node>
<StgValue><ssdm name="add_ln16_97"/></StgValue>
</operation>

<operation id="1632" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1416 %add_ln16_98 = add i18 %mul_ln16_101, i18 %mul_ln16_102

]]></Node>
<StgValue><ssdm name="add_ln16_98"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="9">
<![CDATA[
:75 %sext_ln16 = sext i9 %sub_ln16

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="1634" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:76 %result = mul i18 %sext_ln16, i18 %sext_ln16

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="1635" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %A_1_addr = getelementptr i8 %A_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="1636" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:78 %A_1_load = load i4 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="1637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %B_1_addr = getelementptr i8 %B_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="1638" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="4">
<![CDATA[
:81 %B_1_load = load i4 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="1639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="9">
<![CDATA[
:102 %sext_ln16_3 = sext i9 %sub_ln16_3

]]></Node>
<StgValue><ssdm name="sext_ln16_3"/></StgValue>
</operation>

<operation id="1640" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:103 %mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="1641" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="18" op_0_bw="9">
<![CDATA[
:1011 %sext_ln16_104 = sext i9 %sub_ln16_104

]]></Node>
<StgValue><ssdm name="sext_ln16_104"/></StgValue>
</operation>

<operation id="1642" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1012 %mul_ln16_103 = mul i18 %sext_ln16_104, i18 %sext_ln16_104

]]></Node>
<StgValue><ssdm name="mul_ln16_103"/></StgValue>
</operation>

<operation id="1643" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1021 %mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105

]]></Node>
<StgValue><ssdm name="mul_ln16_104"/></StgValue>
</operation>

<operation id="1644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="18" op_0_bw="9">
<![CDATA[
:1029 %sext_ln16_106 = sext i9 %sub_ln16_106

]]></Node>
<StgValue><ssdm name="sext_ln16_106"/></StgValue>
</operation>

<operation id="1645" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1030 %mul_ln16_105 = mul i18 %sext_ln16_106, i18 %sext_ln16_106

]]></Node>
<StgValue><ssdm name="mul_ln16_105"/></StgValue>
</operation>

<operation id="1646" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1039 %mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107

]]></Node>
<StgValue><ssdm name="mul_ln16_106"/></StgValue>
</operation>

<operation id="1647" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="9">
<![CDATA[
:1047 %sext_ln16_108 = sext i9 %sub_ln16_108

]]></Node>
<StgValue><ssdm name="sext_ln16_108"/></StgValue>
</operation>

<operation id="1648" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1048 %mul_ln16_107 = mul i18 %sext_ln16_108, i18 %sext_ln16_108

]]></Node>
<StgValue><ssdm name="mul_ln16_107"/></StgValue>
</operation>

<operation id="1649" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1057 %mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109

]]></Node>
<StgValue><ssdm name="mul_ln16_108"/></StgValue>
</operation>

<operation id="1650" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="18" op_0_bw="9">
<![CDATA[
:1065 %sext_ln16_110 = sext i9 %sub_ln16_110

]]></Node>
<StgValue><ssdm name="sext_ln16_110"/></StgValue>
</operation>

<operation id="1651" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1066 %mul_ln16_109 = mul i18 %sext_ln16_110, i18 %sext_ln16_110

]]></Node>
<StgValue><ssdm name="mul_ln16_109"/></StgValue>
</operation>

<operation id="1652" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1075 %mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111

]]></Node>
<StgValue><ssdm name="mul_ln16_110"/></StgValue>
</operation>

<operation id="1653" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="4">
<![CDATA[
:1077 %A_0_load_14 = load i4 %A_0_addr_14

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="1654" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="9" op_0_bw="8">
<![CDATA[
:1078 %zext_ln16_224 = zext i8 %A_0_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_224"/></StgValue>
</operation>

<operation id="1655" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="4">
<![CDATA[
:1080 %B_0_load_14 = load i4 %B_0_addr_14

]]></Node>
<StgValue><ssdm name="B_0_load_14"/></StgValue>
</operation>

<operation id="1656" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="9" op_0_bw="8">
<![CDATA[
:1081 %zext_ln16_225 = zext i8 %B_0_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_225"/></StgValue>
</operation>

<operation id="1657" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1082 %sub_ln16_112 = sub i9 %zext_ln16_224, i9 %zext_ln16_225

]]></Node>
<StgValue><ssdm name="sub_ln16_112"/></StgValue>
</operation>

<operation id="1658" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1093 %mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113

]]></Node>
<StgValue><ssdm name="mul_ln16_112"/></StgValue>
</operation>

<operation id="1659" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="4">
<![CDATA[
:1095 %A_2_load_14 = load i4 %A_2_addr_14

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="1660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="8">
<![CDATA[
:1096 %zext_ln16_228 = zext i8 %A_2_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_228"/></StgValue>
</operation>

<operation id="1661" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="4">
<![CDATA[
:1098 %B_2_load_14 = load i4 %B_2_addr_14

]]></Node>
<StgValue><ssdm name="B_2_load_14"/></StgValue>
</operation>

<operation id="1662" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="8">
<![CDATA[
:1099 %zext_ln16_229 = zext i8 %B_2_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_229"/></StgValue>
</operation>

<operation id="1663" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1100 %sub_ln16_114 = sub i9 %zext_ln16_228, i9 %zext_ln16_229

]]></Node>
<StgValue><ssdm name="sub_ln16_114"/></StgValue>
</operation>

<operation id="1664" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1111 %mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115

]]></Node>
<StgValue><ssdm name="mul_ln16_114"/></StgValue>
</operation>

<operation id="1665" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="4">
<![CDATA[
:1113 %A_4_load_14 = load i4 %A_4_addr_14

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="1666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="8">
<![CDATA[
:1114 %zext_ln16_232 = zext i8 %A_4_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_232"/></StgValue>
</operation>

<operation id="1667" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="4">
<![CDATA[
:1116 %B_4_load_14 = load i4 %B_4_addr_14

]]></Node>
<StgValue><ssdm name="B_4_load_14"/></StgValue>
</operation>

<operation id="1668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="8">
<![CDATA[
:1117 %zext_ln16_233 = zext i8 %B_4_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_233"/></StgValue>
</operation>

<operation id="1669" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1118 %sub_ln16_116 = sub i9 %zext_ln16_232, i9 %zext_ln16_233

]]></Node>
<StgValue><ssdm name="sub_ln16_116"/></StgValue>
</operation>

<operation id="1670" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1129 %mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117

]]></Node>
<StgValue><ssdm name="mul_ln16_116"/></StgValue>
</operation>

<operation id="1671" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="4">
<![CDATA[
:1131 %A_6_load_14 = load i4 %A_6_addr_14

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="1672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="8">
<![CDATA[
:1132 %zext_ln16_236 = zext i8 %A_6_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_236"/></StgValue>
</operation>

<operation id="1673" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="4">
<![CDATA[
:1134 %B_6_load_14 = load i4 %B_6_addr_14

]]></Node>
<StgValue><ssdm name="B_6_load_14"/></StgValue>
</operation>

<operation id="1674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="8">
<![CDATA[
:1135 %zext_ln16_237 = zext i8 %B_6_load_14

]]></Node>
<StgValue><ssdm name="zext_ln16_237"/></StgValue>
</operation>

<operation id="1675" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1136 %sub_ln16_118 = sub i9 %zext_ln16_236, i9 %zext_ln16_237

]]></Node>
<StgValue><ssdm name="sub_ln16_118"/></StgValue>
</operation>

<operation id="1676" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1147 %mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119

]]></Node>
<StgValue><ssdm name="mul_ln16_118"/></StgValue>
</operation>

<operation id="1677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1148 %A_0_addr_15 = getelementptr i8 %A_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_0_addr_15"/></StgValue>
</operation>

<operation id="1678" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="4">
<![CDATA[
:1149 %A_0_load_15 = load i4 %A_0_addr_15

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="1679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151 %B_0_addr_15 = getelementptr i8 %B_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_0_addr_15"/></StgValue>
</operation>

<operation id="1680" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="4">
<![CDATA[
:1152 %B_0_load_15 = load i4 %B_0_addr_15

]]></Node>
<StgValue><ssdm name="B_0_load_15"/></StgValue>
</operation>

<operation id="1681" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="4">
<![CDATA[
:1158 %A_1_load_15 = load i4 %A_1_addr_15

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="1682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="8">
<![CDATA[
:1159 %zext_ln16_242 = zext i8 %A_1_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_242"/></StgValue>
</operation>

<operation id="1683" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="4">
<![CDATA[
:1161 %B_1_load_15 = load i4 %B_1_addr_15

]]></Node>
<StgValue><ssdm name="B_1_load_15"/></StgValue>
</operation>

<operation id="1684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="9" op_0_bw="8">
<![CDATA[
:1162 %zext_ln16_243 = zext i8 %B_1_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_243"/></StgValue>
</operation>

<operation id="1685" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1163 %sub_ln16_121 = sub i9 %zext_ln16_242, i9 %zext_ln16_243

]]></Node>
<StgValue><ssdm name="sub_ln16_121"/></StgValue>
</operation>

<operation id="1686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="18" op_0_bw="9">
<![CDATA[
:1164 %sext_ln16_121 = sext i9 %sub_ln16_121

]]></Node>
<StgValue><ssdm name="sext_ln16_121"/></StgValue>
</operation>

<operation id="1687" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1165 %mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121

]]></Node>
<StgValue><ssdm name="mul_ln16_120"/></StgValue>
</operation>

<operation id="1688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1166 %A_2_addr_15 = getelementptr i8 %A_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_2_addr_15"/></StgValue>
</operation>

<operation id="1689" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="4">
<![CDATA[
:1167 %A_2_load_15 = load i4 %A_2_addr_15

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="1690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1169 %B_2_addr_15 = getelementptr i8 %B_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_2_addr_15"/></StgValue>
</operation>

<operation id="1691" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="4">
<![CDATA[
:1170 %B_2_load_15 = load i4 %B_2_addr_15

]]></Node>
<StgValue><ssdm name="B_2_load_15"/></StgValue>
</operation>

<operation id="1692" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="4">
<![CDATA[
:1176 %A_3_load_15 = load i4 %A_3_addr_15

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="1693" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="8">
<![CDATA[
:1177 %zext_ln16_246 = zext i8 %A_3_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_246"/></StgValue>
</operation>

<operation id="1694" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="4">
<![CDATA[
:1179 %B_3_load_15 = load i4 %B_3_addr_15

]]></Node>
<StgValue><ssdm name="B_3_load_15"/></StgValue>
</operation>

<operation id="1695" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="9" op_0_bw="8">
<![CDATA[
:1180 %zext_ln16_247 = zext i8 %B_3_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_247"/></StgValue>
</operation>

<operation id="1696" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1181 %sub_ln16_123 = sub i9 %zext_ln16_246, i9 %zext_ln16_247

]]></Node>
<StgValue><ssdm name="sub_ln16_123"/></StgValue>
</operation>

<operation id="1697" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="18" op_0_bw="9">
<![CDATA[
:1182 %sext_ln16_123 = sext i9 %sub_ln16_123

]]></Node>
<StgValue><ssdm name="sext_ln16_123"/></StgValue>
</operation>

<operation id="1698" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1183 %mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123

]]></Node>
<StgValue><ssdm name="mul_ln16_122"/></StgValue>
</operation>

<operation id="1699" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1184 %A_4_addr_15 = getelementptr i8 %A_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_4_addr_15"/></StgValue>
</operation>

<operation id="1700" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="4">
<![CDATA[
:1185 %A_4_load_15 = load i4 %A_4_addr_15

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="1701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1187 %B_4_addr_15 = getelementptr i8 %B_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_4_addr_15"/></StgValue>
</operation>

<operation id="1702" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="4">
<![CDATA[
:1188 %B_4_load_15 = load i4 %B_4_addr_15

]]></Node>
<StgValue><ssdm name="B_4_load_15"/></StgValue>
</operation>

<operation id="1703" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="4">
<![CDATA[
:1194 %A_5_load_15 = load i4 %A_5_addr_15

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="1704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="9" op_0_bw="8">
<![CDATA[
:1195 %zext_ln16_250 = zext i8 %A_5_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_250"/></StgValue>
</operation>

<operation id="1705" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="4">
<![CDATA[
:1197 %B_5_load_15 = load i4 %B_5_addr_15

]]></Node>
<StgValue><ssdm name="B_5_load_15"/></StgValue>
</operation>

<operation id="1706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="8">
<![CDATA[
:1198 %zext_ln16_251 = zext i8 %B_5_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_251"/></StgValue>
</operation>

<operation id="1707" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1199 %sub_ln16_125 = sub i9 %zext_ln16_250, i9 %zext_ln16_251

]]></Node>
<StgValue><ssdm name="sub_ln16_125"/></StgValue>
</operation>

<operation id="1708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="18" op_0_bw="9">
<![CDATA[
:1200 %sext_ln16_125 = sext i9 %sub_ln16_125

]]></Node>
<StgValue><ssdm name="sext_ln16_125"/></StgValue>
</operation>

<operation id="1709" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1201 %mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125

]]></Node>
<StgValue><ssdm name="mul_ln16_124"/></StgValue>
</operation>

<operation id="1710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1202 %A_6_addr_15 = getelementptr i8 %A_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_6_addr_15"/></StgValue>
</operation>

<operation id="1711" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="4">
<![CDATA[
:1203 %A_6_load_15 = load i4 %A_6_addr_15

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="1712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1205 %B_6_addr_15 = getelementptr i8 %B_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_6_addr_15"/></StgValue>
</operation>

<operation id="1713" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="4">
<![CDATA[
:1206 %B_6_load_15 = load i4 %B_6_addr_15

]]></Node>
<StgValue><ssdm name="B_6_load_15"/></StgValue>
</operation>

<operation id="1714" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="4">
<![CDATA[
:1212 %A_7_load_15 = load i4 %A_7_addr_15

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="1715" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="9" op_0_bw="8">
<![CDATA[
:1213 %zext_ln16_254 = zext i8 %A_7_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_254"/></StgValue>
</operation>

<operation id="1716" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="4">
<![CDATA[
:1215 %B_7_load_15 = load i4 %B_7_addr_15

]]></Node>
<StgValue><ssdm name="B_7_load_15"/></StgValue>
</operation>

<operation id="1717" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="8">
<![CDATA[
:1216 %zext_ln16_255 = zext i8 %B_7_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_255"/></StgValue>
</operation>

<operation id="1718" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1217 %sub_ln16_127 = sub i9 %zext_ln16_254, i9 %zext_ln16_255

]]></Node>
<StgValue><ssdm name="sub_ln16_127"/></StgValue>
</operation>

<operation id="1719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="18" op_0_bw="9">
<![CDATA[
:1218 %sext_ln16_127 = sext i9 %sub_ln16_127

]]></Node>
<StgValue><ssdm name="sext_ln16_127"/></StgValue>
</operation>

<operation id="1720" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1219 %mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127

]]></Node>
<StgValue><ssdm name="mul_ln16_126"/></StgValue>
</operation>

<operation id="1721" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="22" op_0_bw="21">
<![CDATA[
:1375 %sext_ln16_205 = sext i21 %add_ln16_77

]]></Node>
<StgValue><ssdm name="sext_ln16_205"/></StgValue>
</operation>

<operation id="1722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="21" op_0_bw="20">
<![CDATA[
:1389 %sext_ln16_212 = sext i20 %add_ln16_84

]]></Node>
<StgValue><ssdm name="sext_ln16_212"/></StgValue>
</operation>

<operation id="1723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="21" op_0_bw="20">
<![CDATA[
:1403 %sext_ln16_219 = sext i20 %add_ln16_91

]]></Node>
<StgValue><ssdm name="sext_ln16_219"/></StgValue>
</operation>

<operation id="1724" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1404 %add_ln16_92 = add i21 %sext_ln16_219, i21 %sext_ln16_212

]]></Node>
<StgValue><ssdm name="add_ln16_92"/></StgValue>
</operation>

<operation id="1725" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="22" op_0_bw="21">
<![CDATA[
:1405 %sext_ln16_220 = sext i21 %add_ln16_92

]]></Node>
<StgValue><ssdm name="sext_ln16_220"/></StgValue>
</operation>

<operation id="1726" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1406 %add_ln16_93 = add i22 %sext_ln16_220, i22 %sext_ln16_205

]]></Node>
<StgValue><ssdm name="add_ln16_93"/></StgValue>
</operation>

<operation id="1727" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1408 %add_ln16_94 = add i18 %mul_ln16_95, i18 %mul_ln16_96

]]></Node>
<StgValue><ssdm name="add_ln16_94"/></StgValue>
</operation>

<operation id="1728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="19" op_0_bw="18">
<![CDATA[
:1409 %sext_ln16_222 = sext i18 %add_ln16_94

]]></Node>
<StgValue><ssdm name="sext_ln16_222"/></StgValue>
</operation>

<operation id="1729" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1410 %add_ln16_95 = add i18 %mul_ln16_97, i18 %mul_ln16_98

]]></Node>
<StgValue><ssdm name="add_ln16_95"/></StgValue>
</operation>

<operation id="1730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="19" op_0_bw="18">
<![CDATA[
:1411 %sext_ln16_223 = sext i18 %add_ln16_95

]]></Node>
<StgValue><ssdm name="sext_ln16_223"/></StgValue>
</operation>

<operation id="1731" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1412 %add_ln16_96 = add i19 %sext_ln16_223, i19 %sext_ln16_222

]]></Node>
<StgValue><ssdm name="add_ln16_96"/></StgValue>
</operation>

<operation id="1732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="20" op_0_bw="19">
<![CDATA[
:1413 %sext_ln16_224 = sext i19 %add_ln16_96

]]></Node>
<StgValue><ssdm name="sext_ln16_224"/></StgValue>
</operation>

<operation id="1733" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1414 %add_ln16_97 = add i18 %mul_ln16_99, i18 %mul_ln16_100

]]></Node>
<StgValue><ssdm name="add_ln16_97"/></StgValue>
</operation>

<operation id="1734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="19" op_0_bw="18">
<![CDATA[
:1415 %sext_ln16_225 = sext i18 %add_ln16_97

]]></Node>
<StgValue><ssdm name="sext_ln16_225"/></StgValue>
</operation>

<operation id="1735" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1416 %add_ln16_98 = add i18 %mul_ln16_101, i18 %mul_ln16_102

]]></Node>
<StgValue><ssdm name="add_ln16_98"/></StgValue>
</operation>

<operation id="1736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="19" op_0_bw="18">
<![CDATA[
:1417 %sext_ln16_226 = sext i18 %add_ln16_98

]]></Node>
<StgValue><ssdm name="sext_ln16_226"/></StgValue>
</operation>

<operation id="1737" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1418 %add_ln16_99 = add i19 %sext_ln16_226, i19 %sext_ln16_225

]]></Node>
<StgValue><ssdm name="add_ln16_99"/></StgValue>
</operation>

<operation id="1738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="20" op_0_bw="19">
<![CDATA[
:1419 %sext_ln16_227 = sext i19 %add_ln16_99

]]></Node>
<StgValue><ssdm name="sext_ln16_227"/></StgValue>
</operation>

<operation id="1739" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1420 %add_ln16_100 = add i20 %sext_ln16_227, i20 %sext_ln16_224

]]></Node>
<StgValue><ssdm name="add_ln16_100"/></StgValue>
</operation>

<operation id="1740" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1422 %add_ln16_101 = add i18 %mul_ln16_103, i18 %mul_ln16_104

]]></Node>
<StgValue><ssdm name="add_ln16_101"/></StgValue>
</operation>

<operation id="1741" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1424 %add_ln16_102 = add i18 %mul_ln16_105, i18 %mul_ln16_106

]]></Node>
<StgValue><ssdm name="add_ln16_102"/></StgValue>
</operation>

<operation id="1742" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1428 %add_ln16_104 = add i18 %mul_ln16_107, i18 %mul_ln16_108

]]></Node>
<StgValue><ssdm name="add_ln16_104"/></StgValue>
</operation>

<operation id="1743" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1430 %add_ln16_105 = add i18 %mul_ln16_109, i18 %mul_ln16_110

]]></Node>
<StgValue><ssdm name="add_ln16_105"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1744" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:76 %result = mul i18 %sext_ln16, i18 %sext_ln16

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="1745" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:78 %A_1_load = load i4 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="1746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
:79 %zext_ln16_2 = zext i8 %A_1_load

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="1747" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="4">
<![CDATA[
:81 %B_1_load = load i4 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="1748" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
:82 %zext_ln16_3 = zext i8 %B_1_load

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="1749" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:83 %sub_ln16_1 = sub i9 %zext_ln16_2, i9 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="sub_ln16_1"/></StgValue>
</operation>

<operation id="1750" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:103 %mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="1751" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="18" op_0_bw="9">
<![CDATA[
:1083 %sext_ln16_112 = sext i9 %sub_ln16_112

]]></Node>
<StgValue><ssdm name="sext_ln16_112"/></StgValue>
</operation>

<operation id="1752" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1084 %mul_ln16_111 = mul i18 %sext_ln16_112, i18 %sext_ln16_112

]]></Node>
<StgValue><ssdm name="mul_ln16_111"/></StgValue>
</operation>

<operation id="1753" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1093 %mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113

]]></Node>
<StgValue><ssdm name="mul_ln16_112"/></StgValue>
</operation>

<operation id="1754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="18" op_0_bw="9">
<![CDATA[
:1101 %sext_ln16_114 = sext i9 %sub_ln16_114

]]></Node>
<StgValue><ssdm name="sext_ln16_114"/></StgValue>
</operation>

<operation id="1755" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1102 %mul_ln16_113 = mul i18 %sext_ln16_114, i18 %sext_ln16_114

]]></Node>
<StgValue><ssdm name="mul_ln16_113"/></StgValue>
</operation>

<operation id="1756" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1111 %mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115

]]></Node>
<StgValue><ssdm name="mul_ln16_114"/></StgValue>
</operation>

<operation id="1757" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="18" op_0_bw="9">
<![CDATA[
:1119 %sext_ln16_116 = sext i9 %sub_ln16_116

]]></Node>
<StgValue><ssdm name="sext_ln16_116"/></StgValue>
</operation>

<operation id="1758" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1120 %mul_ln16_115 = mul i18 %sext_ln16_116, i18 %sext_ln16_116

]]></Node>
<StgValue><ssdm name="mul_ln16_115"/></StgValue>
</operation>

<operation id="1759" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1129 %mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117

]]></Node>
<StgValue><ssdm name="mul_ln16_116"/></StgValue>
</operation>

<operation id="1760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="18" op_0_bw="9">
<![CDATA[
:1137 %sext_ln16_118 = sext i9 %sub_ln16_118

]]></Node>
<StgValue><ssdm name="sext_ln16_118"/></StgValue>
</operation>

<operation id="1761" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1138 %mul_ln16_117 = mul i18 %sext_ln16_118, i18 %sext_ln16_118

]]></Node>
<StgValue><ssdm name="mul_ln16_117"/></StgValue>
</operation>

<operation id="1762" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1147 %mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119

]]></Node>
<StgValue><ssdm name="mul_ln16_118"/></StgValue>
</operation>

<operation id="1763" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="4">
<![CDATA[
:1149 %A_0_load_15 = load i4 %A_0_addr_15

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="1764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="9" op_0_bw="8">
<![CDATA[
:1150 %zext_ln16_240 = zext i8 %A_0_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_240"/></StgValue>
</operation>

<operation id="1765" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="4">
<![CDATA[
:1152 %B_0_load_15 = load i4 %B_0_addr_15

]]></Node>
<StgValue><ssdm name="B_0_load_15"/></StgValue>
</operation>

<operation id="1766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="9" op_0_bw="8">
<![CDATA[
:1153 %zext_ln16_241 = zext i8 %B_0_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_241"/></StgValue>
</operation>

<operation id="1767" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1154 %sub_ln16_120 = sub i9 %zext_ln16_240, i9 %zext_ln16_241

]]></Node>
<StgValue><ssdm name="sub_ln16_120"/></StgValue>
</operation>

<operation id="1768" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1165 %mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121

]]></Node>
<StgValue><ssdm name="mul_ln16_120"/></StgValue>
</operation>

<operation id="1769" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="4">
<![CDATA[
:1167 %A_2_load_15 = load i4 %A_2_addr_15

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="1770" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="9" op_0_bw="8">
<![CDATA[
:1168 %zext_ln16_244 = zext i8 %A_2_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_244"/></StgValue>
</operation>

<operation id="1771" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="4">
<![CDATA[
:1170 %B_2_load_15 = load i4 %B_2_addr_15

]]></Node>
<StgValue><ssdm name="B_2_load_15"/></StgValue>
</operation>

<operation id="1772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="8">
<![CDATA[
:1171 %zext_ln16_245 = zext i8 %B_2_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_245"/></StgValue>
</operation>

<operation id="1773" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1172 %sub_ln16_122 = sub i9 %zext_ln16_244, i9 %zext_ln16_245

]]></Node>
<StgValue><ssdm name="sub_ln16_122"/></StgValue>
</operation>

<operation id="1774" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1183 %mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123

]]></Node>
<StgValue><ssdm name="mul_ln16_122"/></StgValue>
</operation>

<operation id="1775" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="4">
<![CDATA[
:1185 %A_4_load_15 = load i4 %A_4_addr_15

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="1776" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="8">
<![CDATA[
:1186 %zext_ln16_248 = zext i8 %A_4_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_248"/></StgValue>
</operation>

<operation id="1777" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="4">
<![CDATA[
:1188 %B_4_load_15 = load i4 %B_4_addr_15

]]></Node>
<StgValue><ssdm name="B_4_load_15"/></StgValue>
</operation>

<operation id="1778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="9" op_0_bw="8">
<![CDATA[
:1189 %zext_ln16_249 = zext i8 %B_4_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_249"/></StgValue>
</operation>

<operation id="1779" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1190 %sub_ln16_124 = sub i9 %zext_ln16_248, i9 %zext_ln16_249

]]></Node>
<StgValue><ssdm name="sub_ln16_124"/></StgValue>
</operation>

<operation id="1780" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1201 %mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125

]]></Node>
<StgValue><ssdm name="mul_ln16_124"/></StgValue>
</operation>

<operation id="1781" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="4">
<![CDATA[
:1203 %A_6_load_15 = load i4 %A_6_addr_15

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="1782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="9" op_0_bw="8">
<![CDATA[
:1204 %zext_ln16_252 = zext i8 %A_6_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_252"/></StgValue>
</operation>

<operation id="1783" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="4">
<![CDATA[
:1206 %B_6_load_15 = load i4 %B_6_addr_15

]]></Node>
<StgValue><ssdm name="B_6_load_15"/></StgValue>
</operation>

<operation id="1784" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="8">
<![CDATA[
:1207 %zext_ln16_253 = zext i8 %B_6_load_15

]]></Node>
<StgValue><ssdm name="zext_ln16_253"/></StgValue>
</operation>

<operation id="1785" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1208 %sub_ln16_126 = sub i9 %zext_ln16_252, i9 %zext_ln16_253

]]></Node>
<StgValue><ssdm name="sub_ln16_126"/></StgValue>
</operation>

<operation id="1786" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1219 %mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127

]]></Node>
<StgValue><ssdm name="mul_ln16_126"/></StgValue>
</operation>

<operation id="1787" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1422 %add_ln16_101 = add i18 %mul_ln16_103, i18 %mul_ln16_104

]]></Node>
<StgValue><ssdm name="add_ln16_101"/></StgValue>
</operation>

<operation id="1788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="19" op_0_bw="18">
<![CDATA[
:1423 %sext_ln16_229 = sext i18 %add_ln16_101

]]></Node>
<StgValue><ssdm name="sext_ln16_229"/></StgValue>
</operation>

<operation id="1789" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1424 %add_ln16_102 = add i18 %mul_ln16_105, i18 %mul_ln16_106

]]></Node>
<StgValue><ssdm name="add_ln16_102"/></StgValue>
</operation>

<operation id="1790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="19" op_0_bw="18">
<![CDATA[
:1425 %sext_ln16_230 = sext i18 %add_ln16_102

]]></Node>
<StgValue><ssdm name="sext_ln16_230"/></StgValue>
</operation>

<operation id="1791" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1426 %add_ln16_103 = add i19 %sext_ln16_230, i19 %sext_ln16_229

]]></Node>
<StgValue><ssdm name="add_ln16_103"/></StgValue>
</operation>

<operation id="1792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="20" op_0_bw="19">
<![CDATA[
:1427 %sext_ln16_231 = sext i19 %add_ln16_103

]]></Node>
<StgValue><ssdm name="sext_ln16_231"/></StgValue>
</operation>

<operation id="1793" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1428 %add_ln16_104 = add i18 %mul_ln16_107, i18 %mul_ln16_108

]]></Node>
<StgValue><ssdm name="add_ln16_104"/></StgValue>
</operation>

<operation id="1794" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="19" op_0_bw="18">
<![CDATA[
:1429 %sext_ln16_232 = sext i18 %add_ln16_104

]]></Node>
<StgValue><ssdm name="sext_ln16_232"/></StgValue>
</operation>

<operation id="1795" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1430 %add_ln16_105 = add i18 %mul_ln16_109, i18 %mul_ln16_110

]]></Node>
<StgValue><ssdm name="add_ln16_105"/></StgValue>
</operation>

<operation id="1796" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="19" op_0_bw="18">
<![CDATA[
:1431 %sext_ln16_233 = sext i18 %add_ln16_105

]]></Node>
<StgValue><ssdm name="sext_ln16_233"/></StgValue>
</operation>

<operation id="1797" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1432 %add_ln16_106 = add i19 %sext_ln16_233, i19 %sext_ln16_232

]]></Node>
<StgValue><ssdm name="add_ln16_106"/></StgValue>
</operation>

<operation id="1798" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="20" op_0_bw="19">
<![CDATA[
:1433 %sext_ln16_234 = sext i19 %add_ln16_106

]]></Node>
<StgValue><ssdm name="sext_ln16_234"/></StgValue>
</operation>

<operation id="1799" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1434 %add_ln16_107 = add i20 %sext_ln16_234, i20 %sext_ln16_231

]]></Node>
<StgValue><ssdm name="add_ln16_107"/></StgValue>
</operation>

<operation id="1800" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1438 %add_ln16_109 = add i18 %mul_ln16_111, i18 %mul_ln16_112

]]></Node>
<StgValue><ssdm name="add_ln16_109"/></StgValue>
</operation>

<operation id="1801" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1440 %add_ln16_110 = add i18 %mul_ln16_113, i18 %mul_ln16_114

]]></Node>
<StgValue><ssdm name="add_ln16_110"/></StgValue>
</operation>

<operation id="1802" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1444 %add_ln16_112 = add i18 %mul_ln16_115, i18 %mul_ln16_116

]]></Node>
<StgValue><ssdm name="add_ln16_112"/></StgValue>
</operation>

<operation id="1803" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1446 %add_ln16_113 = add i18 %mul_ln16_117, i18 %mul_ln16_118

]]></Node>
<StgValue><ssdm name="add_ln16_113"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1804" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:76 %result = mul i18 %sext_ln16, i18 %sext_ln16

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="1805" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="9">
<![CDATA[
:84 %sext_ln16_1 = sext i9 %sub_ln16_1

]]></Node>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</operation>

<operation id="1806" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:85 %mul_ln16 = mul i18 %sext_ln16_1, i18 %sext_ln16_1

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="1807" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="9">
<![CDATA[
:93 %sext_ln16_2 = sext i9 %sub_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_2"/></StgValue>
</operation>

<operation id="1808" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:94 %mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2

]]></Node>
<StgValue><ssdm name="mul_ln16_1"/></StgValue>
</operation>

<operation id="1809" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:103 %mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="1810" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="18" op_0_bw="9">
<![CDATA[
:1155 %sext_ln16_120 = sext i9 %sub_ln16_120

]]></Node>
<StgValue><ssdm name="sext_ln16_120"/></StgValue>
</operation>

<operation id="1811" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1156 %mul_ln16_119 = mul i18 %sext_ln16_120, i18 %sext_ln16_120

]]></Node>
<StgValue><ssdm name="mul_ln16_119"/></StgValue>
</operation>

<operation id="1812" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1165 %mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121

]]></Node>
<StgValue><ssdm name="mul_ln16_120"/></StgValue>
</operation>

<operation id="1813" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="18" op_0_bw="9">
<![CDATA[
:1173 %sext_ln16_122 = sext i9 %sub_ln16_122

]]></Node>
<StgValue><ssdm name="sext_ln16_122"/></StgValue>
</operation>

<operation id="1814" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1174 %mul_ln16_121 = mul i18 %sext_ln16_122, i18 %sext_ln16_122

]]></Node>
<StgValue><ssdm name="mul_ln16_121"/></StgValue>
</operation>

<operation id="1815" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1183 %mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123

]]></Node>
<StgValue><ssdm name="mul_ln16_122"/></StgValue>
</operation>

<operation id="1816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="18" op_0_bw="9">
<![CDATA[
:1191 %sext_ln16_124 = sext i9 %sub_ln16_124

]]></Node>
<StgValue><ssdm name="sext_ln16_124"/></StgValue>
</operation>

<operation id="1817" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1192 %mul_ln16_123 = mul i18 %sext_ln16_124, i18 %sext_ln16_124

]]></Node>
<StgValue><ssdm name="mul_ln16_123"/></StgValue>
</operation>

<operation id="1818" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1201 %mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125

]]></Node>
<StgValue><ssdm name="mul_ln16_124"/></StgValue>
</operation>

<operation id="1819" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="9">
<![CDATA[
:1209 %sext_ln16_126 = sext i9 %sub_ln16_126

]]></Node>
<StgValue><ssdm name="sext_ln16_126"/></StgValue>
</operation>

<operation id="1820" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1210 %mul_ln16_125 = mul i18 %sext_ln16_126, i18 %sext_ln16_126

]]></Node>
<StgValue><ssdm name="mul_ln16_125"/></StgValue>
</operation>

<operation id="1821" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1219 %mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127

]]></Node>
<StgValue><ssdm name="mul_ln16_126"/></StgValue>
</operation>

<operation id="1822" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1220 %add_ln16 = add i18 %mul_ln16, i18 %result

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="1823" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1222 %add_ln16_1 = add i18 %mul_ln16_1, i18 %mul_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="1824" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="21" op_0_bw="20">
<![CDATA[
:1421 %sext_ln16_228 = sext i20 %add_ln16_100

]]></Node>
<StgValue><ssdm name="sext_ln16_228"/></StgValue>
</operation>

<operation id="1825" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="21" op_0_bw="20">
<![CDATA[
:1435 %sext_ln16_235 = sext i20 %add_ln16_107

]]></Node>
<StgValue><ssdm name="sext_ln16_235"/></StgValue>
</operation>

<operation id="1826" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1436 %add_ln16_108 = add i21 %sext_ln16_235, i21 %sext_ln16_228

]]></Node>
<StgValue><ssdm name="add_ln16_108"/></StgValue>
</operation>

<operation id="1827" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1438 %add_ln16_109 = add i18 %mul_ln16_111, i18 %mul_ln16_112

]]></Node>
<StgValue><ssdm name="add_ln16_109"/></StgValue>
</operation>

<operation id="1828" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="19" op_0_bw="18">
<![CDATA[
:1439 %sext_ln16_237 = sext i18 %add_ln16_109

]]></Node>
<StgValue><ssdm name="sext_ln16_237"/></StgValue>
</operation>

<operation id="1829" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1440 %add_ln16_110 = add i18 %mul_ln16_113, i18 %mul_ln16_114

]]></Node>
<StgValue><ssdm name="add_ln16_110"/></StgValue>
</operation>

<operation id="1830" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="19" op_0_bw="18">
<![CDATA[
:1441 %sext_ln16_238 = sext i18 %add_ln16_110

]]></Node>
<StgValue><ssdm name="sext_ln16_238"/></StgValue>
</operation>

<operation id="1831" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1442 %add_ln16_111 = add i19 %sext_ln16_238, i19 %sext_ln16_237

]]></Node>
<StgValue><ssdm name="add_ln16_111"/></StgValue>
</operation>

<operation id="1832" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="20" op_0_bw="19">
<![CDATA[
:1443 %sext_ln16_239 = sext i19 %add_ln16_111

]]></Node>
<StgValue><ssdm name="sext_ln16_239"/></StgValue>
</operation>

<operation id="1833" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1444 %add_ln16_112 = add i18 %mul_ln16_115, i18 %mul_ln16_116

]]></Node>
<StgValue><ssdm name="add_ln16_112"/></StgValue>
</operation>

<operation id="1834" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="19" op_0_bw="18">
<![CDATA[
:1445 %sext_ln16_240 = sext i18 %add_ln16_112

]]></Node>
<StgValue><ssdm name="sext_ln16_240"/></StgValue>
</operation>

<operation id="1835" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1446 %add_ln16_113 = add i18 %mul_ln16_117, i18 %mul_ln16_118

]]></Node>
<StgValue><ssdm name="add_ln16_113"/></StgValue>
</operation>

<operation id="1836" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="19" op_0_bw="18">
<![CDATA[
:1447 %sext_ln16_241 = sext i18 %add_ln16_113

]]></Node>
<StgValue><ssdm name="sext_ln16_241"/></StgValue>
</operation>

<operation id="1837" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1448 %add_ln16_114 = add i19 %sext_ln16_241, i19 %sext_ln16_240

]]></Node>
<StgValue><ssdm name="add_ln16_114"/></StgValue>
</operation>

<operation id="1838" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="20" op_0_bw="19">
<![CDATA[
:1449 %sext_ln16_242 = sext i19 %add_ln16_114

]]></Node>
<StgValue><ssdm name="sext_ln16_242"/></StgValue>
</operation>

<operation id="1839" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1450 %add_ln16_115 = add i20 %sext_ln16_242, i20 %sext_ln16_239

]]></Node>
<StgValue><ssdm name="add_ln16_115"/></StgValue>
</operation>

<operation id="1840" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1452 %add_ln16_116 = add i18 %mul_ln16_119, i18 %mul_ln16_120

]]></Node>
<StgValue><ssdm name="add_ln16_116"/></StgValue>
</operation>

<operation id="1841" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1454 %add_ln16_117 = add i18 %mul_ln16_121, i18 %mul_ln16_122

]]></Node>
<StgValue><ssdm name="add_ln16_117"/></StgValue>
</operation>

<operation id="1842" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1458 %add_ln16_119 = add i18 %mul_ln16_123, i18 %mul_ln16_124

]]></Node>
<StgValue><ssdm name="add_ln16_119"/></StgValue>
</operation>

<operation id="1843" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1460 %add_ln16_120 = add i18 %mul_ln16_125, i18 %mul_ln16_126

]]></Node>
<StgValue><ssdm name="add_ln16_120"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1844" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1220 %add_ln16 = add i18 %mul_ln16, i18 %result

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="1845" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="19" op_0_bw="18">
<![CDATA[
:1221 %sext_ln16_128 = sext i18 %add_ln16

]]></Node>
<StgValue><ssdm name="sext_ln16_128"/></StgValue>
</operation>

<operation id="1846" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1222 %add_ln16_1 = add i18 %mul_ln16_1, i18 %mul_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="1847" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="19" op_0_bw="18">
<![CDATA[
:1223 %sext_ln16_129 = sext i18 %add_ln16_1

]]></Node>
<StgValue><ssdm name="sext_ln16_129"/></StgValue>
</operation>

<operation id="1848" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1224 %add_ln16_2 = add i19 %sext_ln16_129, i19 %sext_ln16_128

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="1849" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="20" op_0_bw="19">
<![CDATA[
:1225 %sext_ln16_130 = sext i19 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_130"/></StgValue>
</operation>

<operation id="1850" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="20" op_0_bw="19">
<![CDATA[
:1231 %sext_ln16_133 = sext i19 %add_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_133"/></StgValue>
</operation>

<operation id="1851" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1232 %add_ln16_6 = add i20 %sext_ln16_133, i20 %sext_ln16_130

]]></Node>
<StgValue><ssdm name="add_ln16_6"/></StgValue>
</operation>

<operation id="1852" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1452 %add_ln16_116 = add i18 %mul_ln16_119, i18 %mul_ln16_120

]]></Node>
<StgValue><ssdm name="add_ln16_116"/></StgValue>
</operation>

<operation id="1853" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="19" op_0_bw="18">
<![CDATA[
:1453 %sext_ln16_244 = sext i18 %add_ln16_116

]]></Node>
<StgValue><ssdm name="sext_ln16_244"/></StgValue>
</operation>

<operation id="1854" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1454 %add_ln16_117 = add i18 %mul_ln16_121, i18 %mul_ln16_122

]]></Node>
<StgValue><ssdm name="add_ln16_117"/></StgValue>
</operation>

<operation id="1855" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="19" op_0_bw="18">
<![CDATA[
:1455 %sext_ln16_245 = sext i18 %add_ln16_117

]]></Node>
<StgValue><ssdm name="sext_ln16_245"/></StgValue>
</operation>

<operation id="1856" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1456 %add_ln16_118 = add i19 %sext_ln16_245, i19 %sext_ln16_244

]]></Node>
<StgValue><ssdm name="add_ln16_118"/></StgValue>
</operation>

<operation id="1857" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="20" op_0_bw="19">
<![CDATA[
:1457 %sext_ln16_246 = sext i19 %add_ln16_118

]]></Node>
<StgValue><ssdm name="sext_ln16_246"/></StgValue>
</operation>

<operation id="1858" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1458 %add_ln16_119 = add i18 %mul_ln16_123, i18 %mul_ln16_124

]]></Node>
<StgValue><ssdm name="add_ln16_119"/></StgValue>
</operation>

<operation id="1859" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="19" op_0_bw="18">
<![CDATA[
:1459 %sext_ln16_247 = sext i18 %add_ln16_119

]]></Node>
<StgValue><ssdm name="sext_ln16_247"/></StgValue>
</operation>

<operation id="1860" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1460 %add_ln16_120 = add i18 %mul_ln16_125, i18 %mul_ln16_126

]]></Node>
<StgValue><ssdm name="add_ln16_120"/></StgValue>
</operation>

<operation id="1861" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="19" op_0_bw="18">
<![CDATA[
:1461 %sext_ln16_248 = sext i18 %add_ln16_120

]]></Node>
<StgValue><ssdm name="sext_ln16_248"/></StgValue>
</operation>

<operation id="1862" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1462 %add_ln16_121 = add i19 %sext_ln16_248, i19 %sext_ln16_247

]]></Node>
<StgValue><ssdm name="add_ln16_121"/></StgValue>
</operation>

<operation id="1863" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="20" op_0_bw="19">
<![CDATA[
:1463 %sext_ln16_249 = sext i19 %add_ln16_121

]]></Node>
<StgValue><ssdm name="sext_ln16_249"/></StgValue>
</operation>

<operation id="1864" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1464 %add_ln16_122 = add i20 %sext_ln16_249, i20 %sext_ln16_246

]]></Node>
<StgValue><ssdm name="add_ln16_122"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1865" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="21" op_0_bw="20">
<![CDATA[
:1233 %sext_ln16_134 = sext i20 %add_ln16_6

]]></Node>
<StgValue><ssdm name="sext_ln16_134"/></StgValue>
</operation>

<operation id="1866" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="21" op_0_bw="20">
<![CDATA[
:1247 %sext_ln16_141 = sext i20 %add_ln16_13

]]></Node>
<StgValue><ssdm name="sext_ln16_141"/></StgValue>
</operation>

<operation id="1867" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1248 %add_ln16_14 = add i21 %sext_ln16_141, i21 %sext_ln16_134

]]></Node>
<StgValue><ssdm name="add_ln16_14"/></StgValue>
</operation>

<operation id="1868" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="22" op_0_bw="21">
<![CDATA[
:1249 %sext_ln16_142 = sext i21 %add_ln16_14

]]></Node>
<StgValue><ssdm name="sext_ln16_142"/></StgValue>
</operation>

<operation id="1869" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="22" op_0_bw="21">
<![CDATA[
:1279 %sext_ln16_157 = sext i21 %add_ln16_29

]]></Node>
<StgValue><ssdm name="sext_ln16_157"/></StgValue>
</operation>

<operation id="1870" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1280 %add_ln16_30 = add i22 %sext_ln16_157, i22 %sext_ln16_142

]]></Node>
<StgValue><ssdm name="add_ln16_30"/></StgValue>
</operation>

<operation id="1871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="23" op_0_bw="22">
<![CDATA[
:1281 %sext_ln16_158 = sext i22 %add_ln16_30

]]></Node>
<StgValue><ssdm name="sext_ln16_158"/></StgValue>
</operation>

<operation id="1872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="23" op_0_bw="22">
<![CDATA[
:1343 %sext_ln16_189 = sext i22 %add_ln16_61

]]></Node>
<StgValue><ssdm name="sext_ln16_189"/></StgValue>
</operation>

<operation id="1873" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1344 %add_ln16_62 = add i23 %sext_ln16_189, i23 %sext_ln16_158

]]></Node>
<StgValue><ssdm name="add_ln16_62"/></StgValue>
</operation>

<operation id="1874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="23" op_0_bw="22">
<![CDATA[
:1407 %sext_ln16_221 = sext i22 %add_ln16_93

]]></Node>
<StgValue><ssdm name="sext_ln16_221"/></StgValue>
</operation>

<operation id="1875" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="22" op_0_bw="21">
<![CDATA[
:1437 %sext_ln16_236 = sext i21 %add_ln16_108

]]></Node>
<StgValue><ssdm name="sext_ln16_236"/></StgValue>
</operation>

<operation id="1876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="21" op_0_bw="20">
<![CDATA[
:1451 %sext_ln16_243 = sext i20 %add_ln16_115

]]></Node>
<StgValue><ssdm name="sext_ln16_243"/></StgValue>
</operation>

<operation id="1877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="21" op_0_bw="20">
<![CDATA[
:1465 %sext_ln16_250 = sext i20 %add_ln16_122

]]></Node>
<StgValue><ssdm name="sext_ln16_250"/></StgValue>
</operation>

<operation id="1878" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1466 %add_ln16_123 = add i21 %sext_ln16_250, i21 %sext_ln16_243

]]></Node>
<StgValue><ssdm name="add_ln16_123"/></StgValue>
</operation>

<operation id="1879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="22" op_0_bw="21">
<![CDATA[
:1467 %sext_ln16_251 = sext i21 %add_ln16_123

]]></Node>
<StgValue><ssdm name="sext_ln16_251"/></StgValue>
</operation>

<operation id="1880" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1468 %add_ln16_124 = add i22 %sext_ln16_251, i22 %sext_ln16_236

]]></Node>
<StgValue><ssdm name="add_ln16_124"/></StgValue>
</operation>

<operation id="1881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="23" op_0_bw="22">
<![CDATA[
:1469 %sext_ln16_252 = sext i22 %add_ln16_124

]]></Node>
<StgValue><ssdm name="sext_ln16_252"/></StgValue>
</operation>

<operation id="1882" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1470 %add_ln16_125 = add i23 %sext_ln16_252, i23 %sext_ln16_221

]]></Node>
<StgValue><ssdm name="add_ln16_125"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1883" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="23">
<![CDATA[
:1345 %sext_ln16_190 = sext i23 %add_ln16_62

]]></Node>
<StgValue><ssdm name="sext_ln16_190"/></StgValue>
</operation>

<operation id="1884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="24" op_0_bw="23">
<![CDATA[
:1471 %sext_ln16_253 = sext i23 %add_ln16_125

]]></Node>
<StgValue><ssdm name="sext_ln16_253"/></StgValue>
</operation>

<operation id="1885" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1472 %result_2 = add i24 %sext_ln16_253, i24 %sext_ln16_190

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1886" st_id="23" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1887" st_id="24" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1888" st_id="25" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1889" st_id="26" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1890" st_id="27" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1891" st_id="28" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1892" st_id="29" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1893" st_id="30" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1894" st_id="31" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24">
<![CDATA[
:1473 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1895" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1896" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1897" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1898" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_0, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1899" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1900" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1901" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1902" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_1, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1903" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1904" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1905" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1906" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_2, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1907" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1908" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1909" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1910" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_3, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1911" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1912" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1913" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1914" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_4, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1915" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1916" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1917" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1918" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_5, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1919" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1920" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1921" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1922" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_6, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1923" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1924" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1925" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1926" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_7, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1927" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1928" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1929" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1930" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_0, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1931" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1932" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1933" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1934" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_1, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1935" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1936" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1937" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1938" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_2, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1939" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1940" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1941" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1942" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_3, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1943" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1944" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1945" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1946" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_4, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1947" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1948" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1949" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1950" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_5, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1951" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1952" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1953" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1954" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_6, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1955" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1956" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1957" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1958" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_7, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1959" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1960" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1961" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1962" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1963" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="16">
<![CDATA[
:1474 %zext_ln840 = zext i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="1964" st_id="32" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1475 %write_ln18 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %C, i32 %zext_ln840

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="1965" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0">
<![CDATA[
:1476 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
