// Seed: 3890304036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output wire id_14
);
  tri1 id_16;
  assign id_16 = 1;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
  assign id_9 = id_2 == 1;
endmodule
