verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_oneDsp_0_0/drivers/nnlayer_oneDsp_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_control_s_axi.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_flow_control_loop_pipe_sequential_init.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_mac_muladd_16s_16s_24ns_24_4_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_mul_24s_26ns_50_1_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_mul_32ns_26ns_42_1_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_mul_mul_14s_14s_14_4_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_nnlayer_oneDsp_Pipeline_VITIS_LOOP_16_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_nnlayer_oneDsp_Pipeline_VITIS_LOOP_30_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_nnlayer_oneDsp_Pipeline_VITIS_LOOP_45_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_nnlayer_oneDsp_Pipeline_VITIS_LOOP_97_2.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_nnlayer_oneDsp_Pipeline_VITIS_LOOP_117_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_output_V_RAM_AUTO_1R1W.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_resArray_V_RAM_AUTO_1R1W.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_sdiv_24ns_17s_24_28_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_udiv_26ns_26s_26_30_seq_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp_udiv_56ns_64ns_16_60_seq_1.v" \
"../../../../Vivado_project.gen/sources_1/bd/design_1/ipshared/9579/hdl/verilog/nnlayer_oneDsp.v" \
"../../../bd/design_1/ip/design_1_nnlayer_oneDsp_0_0/sim/design_1_nnlayer_oneDsp_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
