Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 00:52:02 2019
| Host         : travis-job-63886b74-d611-4a97-a3d3-65c6c120b314 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                14436       -0.173       -7.781                     45                14432        0.264        0.000                       0                  4676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_pll_clk200           2.579        0.000                      0                   13        0.144        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    2.022        0.000                      0                  428        0.007        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.541        0.000                      0                  226        0.007        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       1.485        0.000                      0                13765       -0.173       -7.781                     45                13765        3.750        0.000                       0                  4317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        2.680        0.000                      0                    1                                                                        
                   eth_rx_clk               2.086        0.000                      0                    1                                                                        
                   eth_tx_clk               1.949        0.000                      0                    1                                                                        
                   sys_clk                  1.981        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845                BUFG_4/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.751ns (37.160%)  route 1.270ns (62.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.584     2.079    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.167 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.800     2.967    netsoc_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.096     3.063 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.647    clk200_clk
                         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     4.103 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.773     4.876    netsoc_reset_counter[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.171 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.668    netsoc_reset_counter[3]_i_1_n_0
                         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.439     6.864    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.947 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.760     7.706    netsoc_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.091     7.797 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     8.236    clk200_clk
                         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.266     8.502    
                         clock uncertainty           -0.053     8.449    
                         FDSE (Setup_fdse_C_CE)      -0.202     8.247    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.114     0.377    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.427 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.764    netsoc_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.026     0.790 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     0.904    clk200_clk
                         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     1.045 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.186    netsoc_reset_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.284 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.284    netsoc_reset_counter[2]_i_1_n_0
                         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.259     0.710    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.763 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.355     1.118    netsoc_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.029     1.147 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.406    clk200_clk
                         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.357     1.049    
                         FDSE (Hold_fdse_C_D)         0.091     1.140    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_BASE/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                BUFG/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845                BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.645ns (28.231%)  route 4.182ns (71.769%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 8.655 - 8.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.800     0.800    eth_rx_clk
                         FDRE                                         r  ethphy_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  ethphy_source_payload_data_reg[6]/Q
                         net (fo=12, unplaced)        0.518     1.774    p_6_in40_in
                         LUT2 (Prop_lut2_I0_O)        0.321     2.095 r  ethmac_crc32_checker_crc_reg[3]_i_2/O
                         net (fo=3, unplaced)         0.920     3.015    ethmac_crc32_checker_crc_reg[3]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.139 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, unplaced)         0.460     3.599    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     3.723 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, unplaced)         0.460     4.183    ethmac_crc32_checker_crc_next_reg[13]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.307 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, unplaced)         0.449     4.756    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.880 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, unplaced)         0.449     5.329    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.453 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, unplaced)         0.449     5.902    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.026 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, unplaced)         0.477     6.503    ethmac_crc32_checker_source_source_payload_error
                         LUT4 (Prop_lut4_I1_O)        0.124     6.627 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, unplaced)         0.000     6.627    ethmac_ps_crc_error_toggle_i_i_1_n_0
                         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
                         BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.655     8.655    eth_rx_clk
                         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.000     8.655    
                         clock uncertainty           -0.035     8.619    
                         FDRE (Setup_fdre_C_D)        0.029     8.648    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  2.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.210     0.210    eth_rx_clk
                         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.432    xilinxmultiregimpl7_regs0[0]
                         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.355     0.355    eth_rx_clk
                         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.070     0.425    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424                storage_12_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633               PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000                PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000                PLLE2_BASE_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845                BUFG_6/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000              PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845                BUFG_7/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000              PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751                PLLE2_BASE_1/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633               PLLE2_BASE_1/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.607ns (24.062%)  route 5.072ns (75.938%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 8.655 - 8.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.800     0.800    eth_tx_clk
                         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, unplaced)         0.965     2.221    xilinxmultiregimpl4_regs1[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.516 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, unplaced)         0.449     2.965    ethmac_tx_converter_converter_mux[1]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.089 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, unplaced)         0.460     3.549    ethmac_tx_cdc_asyncfifo_readable
                         LUT3 (Prop_lut3_I0_O)        0.124     3.673 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     4.150    ethmac_padding_inserter_source_valid
                         LUT3 (Prop_lut3_I0_O)        0.124     4.274 f  ODDR_1_i_2/O
                         net (fo=5, unplaced)         0.477     4.751    ethmac_crc32_inserter_source_valid
                         LUT4 (Prop_lut4_I1_O)        0.118     4.869 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, unplaced)         0.477     5.346    ethmac_preamble_inserter_sink_ready
                         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, unplaced)         0.477     5.947    ethmac_tx_converter_converter_mux0
                         LUT3 (Prop_lut3_I2_O)        0.118     6.065 r  storage_11_reg_i_47/O
                         net (fo=9, unplaced)         0.490     6.555    ethmac_tx_converter_converter_mux__0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  storage_11_reg_i_3/O
                         net (fo=2, unplaced)         0.800     7.478    ethmac_tx_cdc_graycounter1_q_next_binary[4]
                         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
                         BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.655     8.655    eth_tx_clk
                         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.000     8.655    
                         clock uncertainty           -0.069     8.586    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.020    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.210     0.210    eth_tx_clk
                         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.432    xilinxmultiregimpl4_regs0[0]
                         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.355     0.355    eth_tx_clk
                         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.070     0.425    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424                storage_11_reg/CLKARDCLK
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500                FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation       -7.781ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 lm32_cpu/interrupt_unit/im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 1.645ns (21.232%)  route 6.103ns (78.768%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 10.655 - 10.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, unplaced)      0.800     0.800    lm32_cpu/interrupt_unit/out
                         FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  lm32_cpu/interrupt_unit/im_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.008    lm32_cpu/interrupt_unit/im_reg_n_0_[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.303 f  lm32_cpu/interrupt_unit/pc_m[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.205    lm32_cpu/interrupt_unit/pc_m[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 f  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=3, unplaced)         0.467     3.796    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
                         LUT5 (Prop_lut5_I2_O)        0.124     3.920 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, unplaced)       0.564     4.484    lm32_cpu/load_store_unit/dcache/E[0]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.608 f  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, unplaced)         0.484     5.092    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/branch_m_reg
                         LUT5 (Prop_lut5_I3_O)        0.124     5.216 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_x[31]_i_2/O
                         net (fo=19, unplaced)        0.478     5.694    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram_n_8
                         LUT4 (Prop_lut4_I0_O)        0.150     5.844 r  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, unplaced)         1.122     6.966    lm32_cpu/load_store_unit/dcache/b_reg[31]
                         LUT6 (Prop_lut6_I0_O)        0.124     7.090 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=55, unplaced)        0.534     7.624    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
                         LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_5__2/O
                         net (fo=2, unplaced)         0.800     8.547    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[5]
                         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4318, unplaced)      0.655    10.655    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
                         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.655    
                         clock uncertainty           -0.057    10.598    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.032    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, unplaced)      0.210     0.210    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.351 r  FDPE_1/Q
                         net (fo=2272, unplaced)      0.337     0.688    sys_rst
    OLOGIC_X1Y38         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4318, unplaced)      0.355     0.355    sys_clk
    OLOGIC_X1Y38         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism              0.000     0.355    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     0.861    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                 -0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000                XADC/DCLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.085     0.085    xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.114     2.377    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.427 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.337     2.764    netsoc_pll_clk200
                         BUFG (Prop_bufg_I_O)         0.026     2.790 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     2.904    clk200_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     2.904    
                         clock uncertainty           -0.125     2.779    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.765    FDPE_3
  -------------------------------------------------------------------
                         required time                          2.765    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.680    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.085     0.085    xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.210     2.210    eth_rx_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.210    
                         clock uncertainty           -0.025     2.185    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.171    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.171    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.086    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.085     0.085    xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.210     2.210    eth_tx_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.210    
                         clock uncertainty           -0.161     2.049    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.035    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.035    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.949    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.981ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.085     0.085    xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4318, unplaced)      0.210     2.210    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.210    
                         clock uncertainty           -0.129     2.081    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.067    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.067    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.981    





