<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: STLUX_STNRG</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_l_u_x___s_t_n_r_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STLUX_STNRG</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STLUX_STNRG:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_l_u_x___s_t_n_r_g.png" border="0" alt="" usemap="#group______s__t__l__u__x______s__t__n__r__g"/>
<map name="group______s__t__l__u__x______s__t__n__r__g" id="group______s__t__l__u__x______s__t__n__r__g">
<area shape="rect" id="node1" href="group___s_t_m8_t_l5_x.html" title="STM8TL5X" alt="" coords="293,156,381,183"/>
<area shape="rect" id="node2" href="group___s_t_m8_a_f___s_t_m8_s.html" title="STM8AF_STM8S" alt="" coords="275,348,400,375"/>
<area shape="rect" id="node3" href="group___s_t_m8_l10_x.html" title="STM8L10X" alt="" coords="294,540,381,567"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_o_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in port mode (_PORTx, x=0..1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx output data register (_PORTx_ODR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx input data register (_PORTx_IDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a></td></tr>
<tr class="memdesc:struct___m_s_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for miscellaneous direct register access (_MSC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p00"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00">_MSC_t.CFGP00</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p00"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 0 (_MSC_CFGP00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01">_MSC_t.CFGP01</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p01"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 1 (_MSC_CFGP01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p02"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02">_MSC_t.CFGP02</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p02"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 2 (_MSC_CFGP02)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p03"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03">_MSC_t.CFGP03</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p03"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 3 (_MSC_CFGP03)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p04"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04">_MSC_t.CFGP04</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p04"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 4 (_MSC_CFGP04)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p05"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05">_MSC_t.CFGP05</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p05"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 5 (_MSC_CFGP05)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p20"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20">_MSC_t.CFGP20</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p20"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 0 (_MSC_CFGP20)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p21"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21">_MSC_t.CFGP21</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p21"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 1 (_MSC_CFGP21)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p22"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22">_MSC_t.CFGP22</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p22"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 2 (_MSC_CFGP22)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p23"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23">_MSC_t.CFGP23</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p23"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 3 (_MSC_CFGP23)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p24"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24">_MSC_t.CFGP24</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p24"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 4 (_MSC_CFGP24)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p25"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25">_MSC_t.CFGP25</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p25"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 5 (_MSC_CFGP25)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0">_MSC_t.STSP0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt status (_MSC_STSP0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2">_MSC_t.STSP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt status (_MSC_STSP2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_n_p_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2">_MSC_t.INPP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_n_p_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 input data register (_MSC_INPP2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_n_p_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r">_MSC_t.DACCTR</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC &amp; comparator control register (_MSC_DACCTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0">_MSC_t.DACIN0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC0 input data register (_MSC_DACIN0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1">_MSC_t.DACIN1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC1 input data register (_MSC_DACIN1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2">_MSC_t.DACIN2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC2 input data register (_MSC_DACIN2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3">_MSC_t.DACIN3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC3 input data register (_MSC_DACIN3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01">_MSC_t.SMDCFG01</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23">_MSC_t.SMDCFG23</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45">_MSC_t.SMDCFG45</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v">_MSC_t.SMSWEV</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDs software events (_MSC_SMSWEV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">_MSC_t.SMUNLOCK</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDs unlock register (_MSC_SMUNLOCK)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0">_MSC_t.CBOXS0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s0"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED0 (_MSC_CBOXS0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1">_MSC_t.CBOXS1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s1"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED1 (_MSC_CBOXS1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2">_MSC_t.CBOXS2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s2"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED2 (_MSC_CBOXS2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3">_MSC_t.CBOXS3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s3"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED3 (_MSC_CBOXS3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4">_MSC_t.CBOXS4</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s4"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED4 (_MSC_CBOXS4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5">_MSC_t.CBOXS5</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s5"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED5 (_MSC_CBOXS5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d">_MSC_t.IOMXSMD</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED I/O MUX control register (_MSC_IOMXSMD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p15"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15">_MSC_t.CFGP15</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p15"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1">_MSC_t.STSP1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p1"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 &amp; AUX timer interrupt status register (_MSC_STSP1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_n_p_p3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3">_MSC_t.INPP3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_n_p_p3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 3 (COMP) input register (_MSC_INPP3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_n_p_p3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_p0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0">_MSC_t.IOMXP0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_p0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port P0 alternate function MUX control register (_MSC_IOMXP0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_p0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_p1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1">_MSC_t.IOMXP1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_p1"><td class="mdescLeft">&#160;</td><td class="mdescRight">port P1 alternate function MUX control register (_MSC_IOMXP1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_p1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d">_MSC_t.IDXADD</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect address register (_MSC_IDXADD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___m_s_c__t_8_i_d_x_d_a_t"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t">_MSC_t.IDXDAT</a></td></tr>
<tr class="memdesc:union___m_s_c__t_8_i_d_x_d_a_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t">More...</a><br /></td></tr>
<tr class="separator:union___m_s_c__t_8_i_d_x_d_a_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">_MSC_t.IDXDAT.DALICKSEL</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">_MSC_t.IDXDAT.DALICKDIV</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">_MSC_t.IDXDAT.DALICONF</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">_MSC_t.IDXDAT.INPP2AUX1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">_MSC_t.IDXDAT.INPP2AUX2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">_MSC_t.IDXDAT.CFGP30</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">_MSC_t.IDXDAT.CFGP31</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">_MSC_t.IDXDAT.CFGP32</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">_MSC_t.IDXDAT.CFGP33</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">_MSC_t.IDXDAT.STSP3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">_MSC_t.IDXDAT.IOMXP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (_FLASH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (_FLASH_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (_FLASH_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t.NCR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash control register 2 (_FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t.FPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register (_FLASH_FPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t.NFPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash protection register (_FLASH_NFPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (_FLASH_IAPSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (_FLASH_PUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (_FLASH_DUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">_FLASH_t.WAIT</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></td></tr>
<tr class="memdesc:struct___r_s_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (_RST)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t.CR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a></td></tr>
<tr class="memdesc:struct_c_l_k__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (_CLK)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0">CLK_t.SMD0</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 clock configiguration (_CLK_SMD0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1">CLK_t.SMD1</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 clock configiguration (_CLK_SMD1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2">CLK_t.SMD2</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 clock configiguration (_CLK_SMD2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3">CLK_t.SMD3</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 clock configiguration (_CLK_SMD3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4">CLK_t.SMD4</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 clock configiguration (_CLK_SMD4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5">CLK_t.SMD5</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 clock configiguration (_CLK_SMD5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v">CLK_t.PLLDIV</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register (_CLK_PLLDIV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v">CLK_t.AWUDIV</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock prescaler configuration (_CLK_AWUDIV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_i_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r">CLK_t.ICKR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_i_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (_CLK_ICKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_i_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_e_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r">CLK_t.ECKR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_e_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (_CLK_ECKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_e_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_l_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r">CLK_t.PLLR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_l_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register (_CLK_PLLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_l_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_m_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r">CLK_t.CMSR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_m_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (_CLK_CMSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_m_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r">CLK_t.SWR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (_CLK_SWR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r">CLK_t.SWCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (_CLK_SWCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">CLK_t.CKDIVR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (_CLK_CKDIVR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">CLK_t.PCKENR1</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (_CLK_PCKENR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_s_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r">CLK_t.CSSR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_s_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (_CLK_CSSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_s_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (_CLK_CCOR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2">CLK_t.PCKENR2</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (_CLK_PCKENR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">CLK_t.HSITRIMR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (_CLK_HSITRIMR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r">CLK_t.SWIMCCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (_CLK_SWIMCCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r">CLK_t.CCODIVR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register (_CLK_CCODIVR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_a_d_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r">CLK_t.ADCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_a_d_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register (_CLK_ADCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_a_d_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (_WWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">_WWDG_t.CR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDG Control register (_WWDG_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">_WWDG_t.WR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDR Window register (_WWDG_WR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (_IWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t.KR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key register (_IWDG_KR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t.PR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Prescaler register (_IWDG_PR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_r_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t.RLR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_r_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Reload register (_IWDG_RLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_r_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></td></tr>
<tr class="memdesc:struct___a_w_u__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (_AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Control/status register (_AWU_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_a_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t.APR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_a_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Asynchronous prescaler register (_AWU_APR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_a_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_t_b_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t.TBR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_t_b_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Timebase selection register (_AWU_TBR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_t_b_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></td></tr>
<tr class="memdesc:struct___i2_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (_I2C)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t.CR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (_I2C_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t.CR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (_I2C_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_f_r_e_q_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t.FREQR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_f_r_e_q_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (_I2C_FREQR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_f_r_e_q_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t.OARL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (_I2C_OARL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t.OARH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (_I2C_OARH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t.DR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (_I2C_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t.SR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (_I2C_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t.SR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (_I2C_SR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t.SR3</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (_I2C_SR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_i_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t.ITR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_i_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (_I2C_ITR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_i_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t.CCRL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (_I2C_CCRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t.CCRH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (_I2C_CCRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t.TRISER</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_t_r_i_s_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (_I2C_TRISER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">_I2C_t.OAR1L</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte (_I2C_OAR1L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">_I2C_t.OAR1H</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte (_I2C_OAR1H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">_I2C_t.OAR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 (_I2C_OAR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (_UART)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r">_UART_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register (_UART_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r">_UART_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART data register (_UART_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1">_UART_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1 (_UART_BRR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2">_UART_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2 (_UART_BRR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1">_UART_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1 (_UART_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2">_UART_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2 (_UART_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3">_UART_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3 (_UART_CR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4">_UART_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4 (_UART_CR4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer (_SYSTIM)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1">_SYSTIM_t.CR1</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Control register 1 (_SYSTIM_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r">_SYSTIM_t.IER</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Interrupt enable register (_SYSTIM_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1">_SYSTIM_t.SR1</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Status register 1 (_SYSTIM_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r">_SYSTIM_t.EGR</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register (_SYSTIM_EGR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">_SYSTIM_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">_SYSTIM_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r">_SYSTIM_t.PSCR</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler (_SYSTIM_PSCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h">_SYSTIM_t.ARRH</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l">_SYSTIM_t.ARRL</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling lighting interface (_DALI)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_l_k___l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l">_DALI_t.CLK_L</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_l_k___l"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte (_DALI_CLK_L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_l_k___l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_l_k___h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h">_DALI_t.CLK_H</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_l_k___h"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Data rate control register high byte (_DALI_CLK_H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_l_k___h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0">_DALI_t.FB0</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register (_DALI_FB0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1">_DALI_t.FB1</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register (_DALI_FB1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2">_DALI_t.FB2</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register (_DALI_FB2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_b_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d">_DALI_t.BD</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_b_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register (_DALI_BD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_b_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r">_DALI_t.CR</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register (_DALI_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r">_DALI_t.CSR</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register (_DALI_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1">_DALI_t.CSR1</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1 (_DALI_CSR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n">_DALI_t.REVLN</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line (_DALI_REVLN)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a></td></tr>
<tr class="memdesc:struct___a_d_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter (_ADC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_c_f_g"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g">_ADC_t.CFG</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_c_f_g"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register (_ADC_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_c_f_g"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_o_c"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c">_ADC_t.SOC</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_o_c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion (_ADC_SOC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_o_c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r">_ADC_t.IER</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register (_ADC_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_e_q"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q">_ADC_t.SEQ</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_e_q"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register (_ADC_SEQ)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_e_q"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0">_ADC_t.DATL_0</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte (_ADC_DATL_0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0">_ADC_t.DATH_0</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte (_ADC_DATH_0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1">_ADC_t.DATL_1</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte (_ADC_DATL_1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1">_ADC_t.DATH_1</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte (_ADC_DATH_1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2">_ADC_t.DATL_2</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte (_ADC_DATL_2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2">_ADC_t.DATH_2</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte (_ADC_DATH_2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3">_ADC_t.DATL_3</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte (_ADC_DATL_3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3">_ADC_t.DATH_3</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte (_ADC_DATH_3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4">_ADC_t.DATL_4</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte (_ADC_DATL_4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4">_ADC_t.DATH_4</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte (_ADC_DATH_4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5">_ADC_t.DATL_5</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte (_ADC_DATL_5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5">_ADC_t.DATH_5</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte (_ADC_DATH_5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6">_ADC_t.DATL_6</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte (_ADC_DATL_6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6">_ADC_t.DATH_6</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte (_ADC_DATH_6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7">_ADC_t.DATL_7</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte (_ADC_DATL_7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7">_ADC_t.DATH_7</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte (_ADC_DATH_7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r">_ADC_t.SR</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register (_ADC_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t">_ADC_t.DLYCNT</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOC delay counter register (_ADC_DLYCNT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">_SMED_t</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for State machine, event driven (_SMEDn)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r">_SMED_t.CTR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control register (_SMEDn_CTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r">_SMED_t.CTR_TMR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control timer register (_SMEDn_CTR_TMR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p">_SMED_t.CTR_INP</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control input register (_SMEDn_CTR_INP)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r">_SMED_t.CTR_DTR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dithering register (_SMEDn_CTR_DTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l">_SMED_t.TMR_T0L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 LSB register (_SMEDn_TMR_T0L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h">_SMED_t.TMR_T0H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 MSB register (_SMEDn_TMR_T0H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l">_SMED_t.TMR_T1L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 LSB register (_SMEDn_TMR_T1L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h">_SMED_t.TMR_T1H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 MSB register (_SMEDn_TMR_T1H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l">_SMED_t.TMR_T2L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 LSB register (_SMEDn_TMR_T2L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h">_SMED_t.TMR_T2H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 MSB register (_SMEDn_TMR_T2H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l">_SMED_t.TMR_T3L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 LSB register (_SMEDn_TMR_T3L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h">_SMED_t.TMR_T3H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 MSB register (_SMEDn_TMR_T3H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0">_SMED_t.PRM_ID0</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1">_SMED_t.PRM_ID1</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2">_SMED_t.PRM_ID2</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s00"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00">_SMED_t.PRM_S00</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01">_SMED_t.PRM_S01</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s02"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02">_SMED_t.PRM_S02</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s10"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10">_SMED_t.PRM_S10</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s10"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s11"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11">_SMED_t.PRM_S11</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s11"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s12"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12">_SMED_t.PRM_S12</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s12"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s20"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20">_SMED_t.PRM_S20</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s21"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21">_SMED_t.PRM_S21</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s22"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22">_SMED_t.PRM_S22</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s30"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30">_SMED_t.PRM_S30</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s31"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31">_SMED_t.PRM_S31</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s31"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s32"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32">_SMED_t.PRM_S32</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s32"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_f_g"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g">_SMED_t.CFG</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_f_g"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Timer configuration register (_SMEDn_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_f_g"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l">_SMED_t.DMPL</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter LSB register (_SMEDn_DMPL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h">_SMED_t.DMPH</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter MSB register (_SMEDn_DMPH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_g_s_t_s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s">_SMED_t.GSTS</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_g_s_t_s"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn General status register (_SMEDn_GSTS)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_g_s_t_s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_r_q"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q">_SMED_t.IRQ</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_r_q"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt request register (_SMEDn_IRQ)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_r_q"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r">_SMED_t.IER</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt enable register (_SMEDn_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_s_e_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l">_SMED_t.ISEL</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_s_e_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn External event control register (_SMEDn_ISEL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_s_e_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p">_SMED_t.DMP</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump enable register (_SMEDn_DMP)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s">_SMED_t.FSM_STS</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn finite state machine status register (_SMEDn_FSM_STS)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></td></tr>
<tr class="memdesc:struct___c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t_8_g_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t.GCR</a></td></tr>
<tr class="memdesc:struct___c_f_g__t_8_g_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (_CFG_GCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t_8_g_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></td></tr>
<tr class="memdesc:struct___i_t_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (_ITC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t.SPR1</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (_ITC_SPR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t.SPR2</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (_ITC_SPR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t.SPR3</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (_ITC_SPR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t.SPR4</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (_ITC_SPR4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t.SPR5</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (_ITC_SPR5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t.SPR6</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (_ITC_SPR6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t.SPR7</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (_ITC_SPR7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t.SPR8</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (_ITC_SPR8)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6edf4f4497e32cec8e7171faf1cdb5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6edf4f4497e32cec8e7171faf1cdb5fb">STLUX285A</a></td></tr>
<tr class="separator:ga6edf4f4497e32cec8e7171faf1cdb5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642385a4894d1c083ab54f9028d4bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5642385a4894d1c083ab54f9028d4bab">STLUX</a></td></tr>
<tr class="separator:ga5642385a4894d1c083ab54f9028d4bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51a7da358b5d76c208bafee2c10ef03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab51a7da358b5d76c208bafee2c10ef03">PORT0_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:gab51a7da358b5d76c208bafee2c10ef03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9803fffbd70ff7e6111190a37d215ebf">PORT1_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b0088f7757a1194df0e64d158a595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>&#160;&#160;&#160;0x5010</td></tr>
<tr class="separator:ga3e8b0088f7757a1194df0e64d158a595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x505A</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B3</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50B4</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D1</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>&#160;&#160;&#160;0x5340</td></tr>
<tr class="separator:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d187d6eca6046a1fd4905476d13787e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>&#160;&#160;&#160;0x53C0</td></tr>
<tr class="separator:ga9d187d6eca6046a1fd4905476d13787e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>&#160;&#160;&#160;0x5400</td></tr>
<tr class="separator:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26aa3cd981712b586c60fa18b4b0c0ea">SMED0_AddressBase</a>&#160;&#160;&#160;0x5500</td></tr>
<tr class="separator:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016db9592d5d12e313c75f5704894c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga016db9592d5d12e313c75f5704894c74">SMED1_AddressBase</a>&#160;&#160;&#160;0x5540</td></tr>
<tr class="separator:ga016db9592d5d12e313c75f5704894c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781ea5cafe690365573d160b55cd4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0781ea5cafe690365573d160b55cd4aa">SMED2_AddressBase</a>&#160;&#160;&#160;0x5580</td></tr>
<tr class="separator:ga0781ea5cafe690365573d160b55cd4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga835df5c6761895f5fcf8a4c9c8c5b7c9">SMED3_AddressBase</a>&#160;&#160;&#160;0x55C0</td></tr>
<tr class="separator:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54601b78e78e0cfa0f66d55337e6a87">SMED4_AddressBase</a>&#160;&#160;&#160;0x5600</td></tr>
<tr class="separator:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf78954be5b0faedfb4b06b787b3f58f7">SMED5_AddressBase</a>&#160;&#160;&#160;0x5640</td></tr>
<tr class="separator:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae47efc0f7a4518fbac6e9ae17c6fa876">GCR_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F80</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x48E0</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616dd807402c5d832bf1bf32b481daae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>&#160;&#160;&#160;0x4896</td></tr>
<tr class="separator:ga616dd807402c5d832bf1bf32b481daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06034914ee79e088080503f5a6b2131d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06034914ee79e088080503f5a6b2131d">STLUX325A</a></td></tr>
<tr class="separator:ga06034914ee79e088080503f5a6b2131d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642385a4894d1c083ab54f9028d4bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5642385a4894d1c083ab54f9028d4bab">STLUX</a></td></tr>
<tr class="separator:ga5642385a4894d1c083ab54f9028d4bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51a7da358b5d76c208bafee2c10ef03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab51a7da358b5d76c208bafee2c10ef03">PORT0_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:gab51a7da358b5d76c208bafee2c10ef03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9803fffbd70ff7e6111190a37d215ebf">PORT1_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b0088f7757a1194df0e64d158a595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>&#160;&#160;&#160;0x5010</td></tr>
<tr class="separator:ga3e8b0088f7757a1194df0e64d158a595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x505A</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B3</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50B4</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D1</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>&#160;&#160;&#160;0x5340</td></tr>
<tr class="separator:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d187d6eca6046a1fd4905476d13787e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>&#160;&#160;&#160;0x53C0</td></tr>
<tr class="separator:ga9d187d6eca6046a1fd4905476d13787e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>&#160;&#160;&#160;0x5400</td></tr>
<tr class="separator:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26aa3cd981712b586c60fa18b4b0c0ea">SMED0_AddressBase</a>&#160;&#160;&#160;0x5500</td></tr>
<tr class="separator:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016db9592d5d12e313c75f5704894c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga016db9592d5d12e313c75f5704894c74">SMED1_AddressBase</a>&#160;&#160;&#160;0x5540</td></tr>
<tr class="separator:ga016db9592d5d12e313c75f5704894c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781ea5cafe690365573d160b55cd4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0781ea5cafe690365573d160b55cd4aa">SMED2_AddressBase</a>&#160;&#160;&#160;0x5580</td></tr>
<tr class="separator:ga0781ea5cafe690365573d160b55cd4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga835df5c6761895f5fcf8a4c9c8c5b7c9">SMED3_AddressBase</a>&#160;&#160;&#160;0x55C0</td></tr>
<tr class="separator:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54601b78e78e0cfa0f66d55337e6a87">SMED4_AddressBase</a>&#160;&#160;&#160;0x5600</td></tr>
<tr class="separator:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf78954be5b0faedfb4b06b787b3f58f7">SMED5_AddressBase</a>&#160;&#160;&#160;0x5640</td></tr>
<tr class="separator:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae47efc0f7a4518fbac6e9ae17c6fa876">GCR_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F80</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x48E0</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616dd807402c5d832bf1bf32b481daae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>&#160;&#160;&#160;0x4896</td></tr>
<tr class="separator:ga616dd807402c5d832bf1bf32b481daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b32680160e7c8b34322ad8d65fa1e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9b32680160e7c8b34322ad8d65fa1e36">STLUX383A</a></td></tr>
<tr class="separator:ga9b32680160e7c8b34322ad8d65fa1e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642385a4894d1c083ab54f9028d4bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5642385a4894d1c083ab54f9028d4bab">STLUX</a></td></tr>
<tr class="separator:ga5642385a4894d1c083ab54f9028d4bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51a7da358b5d76c208bafee2c10ef03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab51a7da358b5d76c208bafee2c10ef03">PORT0_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:gab51a7da358b5d76c208bafee2c10ef03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9803fffbd70ff7e6111190a37d215ebf">PORT1_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b0088f7757a1194df0e64d158a595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>&#160;&#160;&#160;0x5010</td></tr>
<tr class="separator:ga3e8b0088f7757a1194df0e64d158a595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x505A</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B3</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50B4</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D1</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>&#160;&#160;&#160;0x5340</td></tr>
<tr class="separator:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d187d6eca6046a1fd4905476d13787e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>&#160;&#160;&#160;0x53C0</td></tr>
<tr class="separator:ga9d187d6eca6046a1fd4905476d13787e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>&#160;&#160;&#160;0x5400</td></tr>
<tr class="separator:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26aa3cd981712b586c60fa18b4b0c0ea">SMED0_AddressBase</a>&#160;&#160;&#160;0x5500</td></tr>
<tr class="separator:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016db9592d5d12e313c75f5704894c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga016db9592d5d12e313c75f5704894c74">SMED1_AddressBase</a>&#160;&#160;&#160;0x5540</td></tr>
<tr class="separator:ga016db9592d5d12e313c75f5704894c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781ea5cafe690365573d160b55cd4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0781ea5cafe690365573d160b55cd4aa">SMED2_AddressBase</a>&#160;&#160;&#160;0x5580</td></tr>
<tr class="separator:ga0781ea5cafe690365573d160b55cd4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga835df5c6761895f5fcf8a4c9c8c5b7c9">SMED3_AddressBase</a>&#160;&#160;&#160;0x55C0</td></tr>
<tr class="separator:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54601b78e78e0cfa0f66d55337e6a87">SMED4_AddressBase</a>&#160;&#160;&#160;0x5600</td></tr>
<tr class="separator:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf78954be5b0faedfb4b06b787b3f58f7">SMED5_AddressBase</a>&#160;&#160;&#160;0x5640</td></tr>
<tr class="separator:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae47efc0f7a4518fbac6e9ae17c6fa876">GCR_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F80</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x48E0</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616dd807402c5d832bf1bf32b481daae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>&#160;&#160;&#160;0x4896</td></tr>
<tr class="separator:ga616dd807402c5d832bf1bf32b481daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75a30c57c0d37e64a89385e8686d398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae75a30c57c0d37e64a89385e8686d398">STLUX385A</a></td></tr>
<tr class="separator:gae75a30c57c0d37e64a89385e8686d398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642385a4894d1c083ab54f9028d4bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5642385a4894d1c083ab54f9028d4bab">STLUX</a></td></tr>
<tr class="separator:ga5642385a4894d1c083ab54f9028d4bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51a7da358b5d76c208bafee2c10ef03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab51a7da358b5d76c208bafee2c10ef03">PORT0_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:gab51a7da358b5d76c208bafee2c10ef03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9803fffbd70ff7e6111190a37d215ebf">PORT1_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga9803fffbd70ff7e6111190a37d215ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b0088f7757a1194df0e64d158a595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>&#160;&#160;&#160;0x5010</td></tr>
<tr class="separator:ga3e8b0088f7757a1194df0e64d158a595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x505A</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B3</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50B4</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D1</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:ga53ef3788e5acd48bd7da9d86cc63e01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>&#160;&#160;&#160;0x5340</td></tr>
<tr class="separator:ga3b7ea32dbe261ab6f928fe04f1030208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d187d6eca6046a1fd4905476d13787e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>&#160;&#160;&#160;0x53C0</td></tr>
<tr class="separator:ga9d187d6eca6046a1fd4905476d13787e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>&#160;&#160;&#160;0x5400</td></tr>
<tr class="separator:ga53113645cdd530e35b5b00e8772a8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26aa3cd981712b586c60fa18b4b0c0ea">SMED0_AddressBase</a>&#160;&#160;&#160;0x5500</td></tr>
<tr class="separator:ga26aa3cd981712b586c60fa18b4b0c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016db9592d5d12e313c75f5704894c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga016db9592d5d12e313c75f5704894c74">SMED1_AddressBase</a>&#160;&#160;&#160;0x5540</td></tr>
<tr class="separator:ga016db9592d5d12e313c75f5704894c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781ea5cafe690365573d160b55cd4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0781ea5cafe690365573d160b55cd4aa">SMED2_AddressBase</a>&#160;&#160;&#160;0x5580</td></tr>
<tr class="separator:ga0781ea5cafe690365573d160b55cd4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga835df5c6761895f5fcf8a4c9c8c5b7c9">SMED3_AddressBase</a>&#160;&#160;&#160;0x55C0</td></tr>
<tr class="separator:ga835df5c6761895f5fcf8a4c9c8c5b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54601b78e78e0cfa0f66d55337e6a87">SMED4_AddressBase</a>&#160;&#160;&#160;0x5600</td></tr>
<tr class="separator:gab54601b78e78e0cfa0f66d55337e6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf78954be5b0faedfb4b06b787b3f58f7">SMED5_AddressBase</a>&#160;&#160;&#160;0x5640</td></tr>
<tr class="separator:gaf78954be5b0faedfb4b06b787b3f58f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae47efc0f7a4518fbac6e9ae17c6fa876">GCR_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae47efc0f7a4518fbac6e9ae17c6fa876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F80</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x48E0</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616dd807402c5d832bf1bf32b481daae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>&#160;&#160;&#160;0x4896</td></tr>
<tr class="separator:ga616dd807402c5d832bf1bf32b481daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM (part of P-flash, configure via option byte)  <a href="#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWDG module  <a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">_UID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">read unique identifier byte N  <a href="#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">More...</a><br /></td></tr>
<tr class="separator:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472466b02bdb1482aba206e4d597180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6472466b02bdb1482aba206e4d597180">_DEVID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:ga6472466b02bdb1482aba206e4d597180"><td class="mdescLeft">&#160;</td><td class="mdescRight">read device identifier byte N  <a href="#ga6472466b02bdb1482aba206e4d597180">More...</a><br /></td></tr>
<tr class="separator:ga6472466b02bdb1482aba206e4d597180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - Auto Wake Up from Halt interrupt (AWU)  <a href="#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaea2c25808a94983dc377dc2944bc0e7d">__CLK_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaea2c25808a94983dc377dc2944bc0e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - Clock controller interrupt  <a href="#gaea2c25808a94983dc377dc2944bc0e7d">More...</a><br /></td></tr>
<tr class="separator:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafba99aabdc0cc0177bf54c1b9ac144d0">__PORT0_VECTOR__</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq3 - External interrupt port 0  <a href="#gafba99aabdc0cc0177bf54c1b9ac144d0">More...</a><br /></td></tr>
<tr class="separator:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2030402a1f337acbf8e6c271841b744e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2030402a1f337acbf8e6c271841b744e">__AUXTIM_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga2030402a1f337acbf8e6c271841b744e"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auxiliary timer interrupt  <a href="#ga2030402a1f337acbf8e6c271841b744e">More...</a><br /></td></tr>
<tr class="separator:ga2030402a1f337acbf8e6c271841b744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf01f5eda328c3375cb6c86e56487cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf01f5eda328c3375cb6c86e56487cb6">__PORT2_VECTOR__</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadf01f5eda328c3375cb6c86e56487cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq5 - External interrupt port 2  <a href="#gadf01f5eda328c3375cb6c86e56487cb6">More...</a><br /></td></tr>
<tr class="separator:gadf01f5eda328c3375cb6c86e56487cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0614177f0e27594c13f8ffbdf64dcfba">__SMED0_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - SMED-0 interrupt  <a href="#ga0614177f0e27594c13f8ffbdf64dcfba">More...</a><br /></td></tr>
<tr class="separator:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81b89a190e745ba75a63ba228562170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac81b89a190e745ba75a63ba228562170">__SMED1_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac81b89a190e745ba75a63ba228562170"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - SMED-1 control logic interrupt  <a href="#gac81b89a190e745ba75a63ba228562170">More...</a><br /></td></tr>
<tr class="separator:gac81b89a190e745ba75a63ba228562170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b973f0a4dfa8e9073643461c81cbc52">__SMED2_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - SMED-2 control logic interrupt  <a href="#ga0b973f0a4dfa8e9073643461c81cbc52">More...</a><br /></td></tr>
<tr class="separator:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">__SMED3_VECTOR__</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq16 - SMED-3 control logic interrupt  <a href="#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">More...</a><br /></td></tr>
<tr class="separator:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c810f70efa427bea0d226049e0132d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32c810f70efa427bea0d226049e0132d">__UART_TXE_VECTOR__</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga32c810f70efa427bea0d226049e0132d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq17 - UART send (TX empty) interrupt  <a href="#ga32c810f70efa427bea0d226049e0132d">More...</a><br /></td></tr>
<tr class="separator:ga32c810f70efa427bea0d226049e0132d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa458a58a97dbba6f86398d33ca53bb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa458a58a97dbba6f86398d33ca53bb47">__UART_RXF_VECTOR__</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa458a58a97dbba6f86398d33ca53bb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq18 - UART receive (RX full) interrupt  <a href="#gaa458a58a97dbba6f86398d33ca53bb47">More...</a><br /></td></tr>
<tr class="separator:gaa458a58a97dbba6f86398d33ca53bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - I2C interrupt  <a href="#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe2b369eefba2de012a1173c761ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84fe2b369eefba2de012a1173c761ecd">__ADC_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga84fe2b369eefba2de012a1173c761ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - ADC end of conversion interrupt  <a href="#ga84fe2b369eefba2de012a1173c761ecd">More...</a><br /></td></tr>
<tr class="separator:ga84fe2b369eefba2de012a1173c761ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a711b1d0be164e9a5602611e82b188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7a711b1d0be164e9a5602611e82b188">__SYSTIM_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:gab7a711b1d0be164e9a5602611e82b188"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq23 - system timer Update/overflow interrupt  <a href="#gab7a711b1d0be164e9a5602611e82b188">More...</a><br /></td></tr>
<tr class="separator:gab7a711b1d0be164e9a5602611e82b188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq24 - flash interrupt  <a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2dbfd8c3a624af4833c1fe9bd83599b0">__DALI_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - DALI interrupt line  <a href="#ga2dbfd8c3a624af4833c1fe9bd83599b0">More...</a><br /></td></tr>
<tr class="separator:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429d8b4a9af7707931e636e7a4864335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga429d8b4a9af7707931e636e7a4864335">__SMED4_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga429d8b4a9af7707931e636e7a4864335"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SMED-3 control logic interrupt  <a href="#ga429d8b4a9af7707931e636e7a4864335">More...</a><br /></td></tr>
<tr class="separator:ga429d8b4a9af7707931e636e7a4864335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0671ea01c4843cd49d69d0ad5cfb27b0">__SMED5_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - SMED-4 control logic interrupt  <a href="#ga0671ea01c4843cd49d69d0ad5cfb27b0">More...</a><br /></td></tr>
<tr class="separator:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c135f66cd3457c165de8417c8ce30f3">_PORT_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c135f66cd3457c165de8417c8ce30f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx output register reset value.  <a href="#ga6c135f66cd3457c165de8417c8ce30f3">More...</a><br /></td></tr>
<tr class="separator:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaab54fa8da2b3f5774fda6c37d0f4326">_PORT_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx direction register reset value.  <a href="#gaaab54fa8da2b3f5774fda6c37d0f4326">More...</a><br /></td></tr>
<tr class="separator:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e9923c7a6fdc9555d181bba675084a8">_PORT_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e9923c7a6fdc9555d181bba675084a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 reset value.  <a href="#ga7e9923c7a6fdc9555d181bba675084a8">More...</a><br /></td></tr>
<tr class="separator:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90f640195df00b22a5c2dc2aada9b0ce">_PORT_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 2 reset value.  <a href="#ga90f640195df00b22a5c2dc2aada9b0ce">More...</a><br /></td></tr>
<tr class="separator:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdf0fd8e95a02859b5dddebc0c6888b5">_PORT_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gafdf0fd8e95a02859b5dddebc0c6888b5">More...</a><br /></td></tr>
<tr class="separator:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1630e28e272ab2583f2818775b267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c1630e28e272ab2583f2818775b267c">_PORT_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c1630e28e272ab2583f2818775b267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga3c1630e28e272ab2583f2818775b267c">More...</a><br /></td></tr>
<tr class="separator:ga3c1630e28e272ab2583f2818775b267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1dc29d07f2f157b3379f6fb8793966c0">_PORT_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga1dc29d07f2f157b3379f6fb8793966c0">More...</a><br /></td></tr>
<tr class="separator:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297ba2a0f728978270068f807151d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac297ba2a0f728978270068f807151d33">_PORT_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac297ba2a0f728978270068f807151d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gac297ba2a0f728978270068f807151d33">More...</a><br /></td></tr>
<tr class="separator:gac297ba2a0f728978270068f807151d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">_PORT_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">More...</a><br /></td></tr>
<tr class="separator:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06906795786eb83d272ba6ef5632aa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06906795786eb83d272ba6ef5632aa3d">_PORT_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga06906795786eb83d272ba6ef5632aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#ga06906795786eb83d272ba6ef5632aa3d">More...</a><br /></td></tr>
<tr class="separator:ga06906795786eb83d272ba6ef5632aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed70079bee0ac10eb65de61a40e30384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed70079bee0ac10eb65de61a40e30384">_PORT_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed70079bee0ac10eb65de61a40e30384"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gaed70079bee0ac10eb65de61a40e30384">More...</a><br /></td></tr>
<tr class="separator:gaed70079bee0ac10eb65de61a40e30384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f30db839768da616bc9d7674b6ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae95f30db839768da616bc9d7674b6ff3">_PORT_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae95f30db839768da616bc9d7674b6ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="#gae95f30db839768da616bc9d7674b6ff3">More...</a><br /></td></tr>
<tr class="separator:gae95f30db839768da616bc9d7674b6ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bc1fa12031c2315dd467eccef6be27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6bc1fa12031c2315dd467eccef6be27">_MSC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>)</td></tr>
<tr class="memdesc:gae6bc1fa12031c2315dd467eccef6be27"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC misc register struct/bit access.  <a href="#gae6bc1fa12031c2315dd467eccef6be27">More...</a><br /></td></tr>
<tr class="separator:gae6bc1fa12031c2315dd467eccef6be27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a96c89ae60588b68ccabc2929fced82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a96c89ae60588b68ccabc2929fced82">_MSC_CFGP00</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3a96c89ae60588b68ccabc2929fced82"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 0.  <a href="#ga3a96c89ae60588b68ccabc2929fced82">More...</a><br /></td></tr>
<tr class="separator:ga3a96c89ae60588b68ccabc2929fced82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab782cf3a23c7cc1e043f1c4488bdfd9a">_MSC_CFGP01</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 1.  <a href="#gab782cf3a23c7cc1e043f1c4488bdfd9a">More...</a><br /></td></tr>
<tr class="separator:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff4012792ca73a700292c6df1bc1043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ff4012792ca73a700292c6df1bc1043">_MSC_CFGP02</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga2ff4012792ca73a700292c6df1bc1043"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 2.  <a href="#ga2ff4012792ca73a700292c6df1bc1043">More...</a><br /></td></tr>
<tr class="separator:ga2ff4012792ca73a700292c6df1bc1043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4951e0307ef8b4524cad2cbb0d48d43d">_MSC_CFGP03</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 3.  <a href="#ga4951e0307ef8b4524cad2cbb0d48d43d">More...</a><br /></td></tr>
<tr class="separator:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa59a8d8716bf28668fb402b1149e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafa59a8d8716bf28668fb402b1149e61">_MSC_CFGP04</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaafa59a8d8716bf28668fb402b1149e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 4.  <a href="#gaafa59a8d8716bf28668fb402b1149e61">More...</a><br /></td></tr>
<tr class="separator:gaafa59a8d8716bf28668fb402b1149e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga586116ae1e11c072a4cbdbf4411dd4dd">_MSC_CFGP05</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 5.  <a href="#ga586116ae1e11c072a4cbdbf4411dd4dd">More...</a><br /></td></tr>
<tr class="separator:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8170219bd6fcda99a2f2b25cee25fcbb">_MSC_CFGP20</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 0.  <a href="#ga8170219bd6fcda99a2f2b25cee25fcbb">More...</a><br /></td></tr>
<tr class="separator:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90194c566e9ff40a5d1daa93c14801bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90194c566e9ff40a5d1daa93c14801bc">_MSC_CFGP21</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga90194c566e9ff40a5d1daa93c14801bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 1.  <a href="#ga90194c566e9ff40a5d1daa93c14801bc">More...</a><br /></td></tr>
<tr class="separator:ga90194c566e9ff40a5d1daa93c14801bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade096fbff8f8b89e95d913d155197a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gade096fbff8f8b89e95d913d155197a6b">_MSC_CFGP22</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gade096fbff8f8b89e95d913d155197a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 2.  <a href="#gade096fbff8f8b89e95d913d155197a6b">More...</a><br /></td></tr>
<tr class="separator:gade096fbff8f8b89e95d913d155197a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1842981b0e053af88d3291dc5aebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9de1842981b0e053af88d3291dc5aebb">_MSC_CFGP23</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga9de1842981b0e053af88d3291dc5aebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 3.  <a href="#ga9de1842981b0e053af88d3291dc5aebb">More...</a><br /></td></tr>
<tr class="separator:ga9de1842981b0e053af88d3291dc5aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4f57bb73b5bd4a3c997a49cd4a94f4e">_MSC_CFGP24</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 4.  <a href="#gaa4f57bb73b5bd4a3c997a49cd4a94f4e">More...</a><br /></td></tr>
<tr class="separator:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf73a129a7ad9fd05d12250fe1b23f7b5">_MSC_CFGP25</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 5.  <a href="#gaf73a129a7ad9fd05d12250fe1b23f7b5">More...</a><br /></td></tr>
<tr class="separator:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93dd12c7094f67fc83315ad99041d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf93dd12c7094f67fc83315ad99041d56">_MSC_STSP0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaf93dd12c7094f67fc83315ad99041d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt status.  <a href="#gaf93dd12c7094f67fc83315ad99041d56">More...</a><br /></td></tr>
<tr class="separator:gaf93dd12c7094f67fc83315ad99041d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad540233244eb0b8423224915030a0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad540233244eb0b8423224915030a0c9f">_MSC_STSP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gad540233244eb0b8423224915030a0c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt status.  <a href="#gad540233244eb0b8423224915030a0c9f">More...</a><br /></td></tr>
<tr class="separator:gad540233244eb0b8423224915030a0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5a7783ca0d091f72e2895b62b6ce53e">_MSC_INPP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 input data register.  <a href="#gaa5a7783ca0d091f72e2895b62b6ce53e">More...</a><br /></td></tr>
<tr class="separator:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1e594210e1708176dcaf66ccf8c404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d1e594210e1708176dcaf66ccf8c404">_MSC_DACCTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga7d1e594210e1708176dcaf66ccf8c404"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC &amp; comparator control register.  <a href="#ga7d1e594210e1708176dcaf66ccf8c404">More...</a><br /></td></tr>
<tr class="separator:ga7d1e594210e1708176dcaf66ccf8c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf07bb09fd1ff5073d1c829c4f8c932a">_MSC_DACIN0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC0 input data register.  <a href="#gacf07bb09fd1ff5073d1c829c4f8c932a">More...</a><br /></td></tr>
<tr class="separator:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1fa21d70d5fb1c215a15919d07a72ca9">_MSC_DACIN1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC1 input data register.  <a href="#ga1fa21d70d5fb1c215a15919d07a72ca9">More...</a><br /></td></tr>
<tr class="separator:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38262482849d1e927134f36eb7ef65a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38262482849d1e927134f36eb7ef65a4">_MSC_DACIN2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga38262482849d1e927134f36eb7ef65a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC2 input data register.  <a href="#ga38262482849d1e927134f36eb7ef65a4">More...</a><br /></td></tr>
<tr class="separator:ga38262482849d1e927134f36eb7ef65a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa95c4f719d620e98ee3eff62d38b4ccc">_MSC_DACIN3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC3 input data register.  <a href="#gaa95c4f719d620e98ee3eff62d38b4ccc">More...</a><br /></td></tr>
<tr class="separator:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70fc2b7a43d1d95af64578d5db08e98a">_MSC_SMDCFG01</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED0 &amp; SMED1 global configuration register.  <a href="#ga70fc2b7a43d1d95af64578d5db08e98a">More...</a><br /></td></tr>
<tr class="separator:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3454fc65b0c3107171717746368ab71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3454fc65b0c3107171717746368ab71f">_MSC_SMDCFG23</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga3454fc65b0c3107171717746368ab71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED2 &amp; SMED3 global configuration register.  <a href="#ga3454fc65b0c3107171717746368ab71f">More...</a><br /></td></tr>
<tr class="separator:ga3454fc65b0c3107171717746368ab71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25024257fad761d8f78b64e2d7c460a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad25024257fad761d8f78b64e2d7c460a">_MSC_SMDCFG45</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad25024257fad761d8f78b64e2d7c460a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED4 &amp; SMED5 global configuration register.  <a href="#gad25024257fad761d8f78b64e2d7c460a">More...</a><br /></td></tr>
<tr class="separator:gad25024257fad761d8f78b64e2d7c460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f2a8a388bf824fe1539af8fc42726a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87f2a8a388bf824fe1539af8fc42726a">_MSC_SMSWEV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:ga87f2a8a388bf824fe1539af8fc42726a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMEDs software events.  <a href="#ga87f2a8a388bf824fe1539af8fc42726a">More...</a><br /></td></tr>
<tr class="separator:ga87f2a8a388bf824fe1539af8fc42726a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c28b31f686cfc0482eb13a72114c728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c28b31f686cfc0482eb13a72114c728">_MSC_SMUNLOCK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:ga4c28b31f686cfc0482eb13a72114c728"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMEDs unlock register.  <a href="#ga4c28b31f686cfc0482eb13a72114c728">More...</a><br /></td></tr>
<tr class="separator:ga4c28b31f686cfc0482eb13a72114c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c93d5fe49550de3de77255e3db887fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c93d5fe49550de3de77255e3db887fa">_MSC_CBOXS0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga5c93d5fe49550de3de77255e3db887fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED0.  <a href="#ga5c93d5fe49550de3de77255e3db887fa">More...</a><br /></td></tr>
<tr class="separator:ga5c93d5fe49550de3de77255e3db887fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0851a8f5913e3b3a367c4793710d07a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0851a8f5913e3b3a367c4793710d07a2">_MSC_CBOXS1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga0851a8f5913e3b3a367c4793710d07a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED1.  <a href="#ga0851a8f5913e3b3a367c4793710d07a2">More...</a><br /></td></tr>
<tr class="separator:ga0851a8f5913e3b3a367c4793710d07a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff3fe3d2b2f8b5f36f5917c0b840e510">_MSC_CBOXS2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED2.  <a href="#gaff3fe3d2b2f8b5f36f5917c0b840e510">More...</a><br /></td></tr>
<tr class="separator:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1">_MSC_CBOXS3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED3.  <a href="#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1">More...</a><br /></td></tr>
<tr class="separator:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac1d0d6c3e899c42610349aefde6eac">_MSC_CBOXS4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED4.  <a href="#ga1ac1d0d6c3e899c42610349aefde6eac">More...</a><br /></td></tr>
<tr class="separator:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c688a61e89591823643ee90f3a4cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13c688a61e89591823643ee90f3a4cd0">_MSC_CBOXS5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga13c688a61e89591823643ee90f3a4cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED5.  <a href="#ga13c688a61e89591823643ee90f3a4cd0">More...</a><br /></td></tr>
<tr class="separator:ga13c688a61e89591823643ee90f3a4cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268155482541b3d70c6a235b85b0d3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268155482541b3d70c6a235b85b0d3d1">_MSC_IOMXSMD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga268155482541b3d70c6a235b85b0d3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED I/O MUX control register.  <a href="#ga268155482541b3d70c6a235b85b0d3d1">More...</a><br /></td></tr>
<tr class="separator:ga268155482541b3d70c6a235b85b0d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b88b6867c72003301a00bd0b1b91b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9b88b6867c72003301a00bd0b1b91b5">_MSC_CFGP15</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gab9b88b6867c72003301a00bd0b1b91b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 1 interrupt control 5 &amp; AUX timer register.  <a href="#gab9b88b6867c72003301a00bd0b1b91b5">More...</a><br /></td></tr>
<tr class="separator:gab9b88b6867c72003301a00bd0b1b91b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d574f54e9b8308e47ca53251a37f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9d574f54e9b8308e47ca53251a37f8e">_MSC_STSP1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:gae9d574f54e9b8308e47ca53251a37f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 1 &amp; AUX timer interrupt status register.  <a href="#gae9d574f54e9b8308e47ca53251a37f8e">More...</a><br /></td></tr>
<tr class="separator:gae9d574f54e9b8308e47ca53251a37f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd6b1c1a149905c9d3714c4086883c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacd6b1c1a149905c9d3714c4086883c6">_MSC_INPP3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:gaacd6b1c1a149905c9d3714c4086883c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 3 (COMP) input register.  <a href="#gaacd6b1c1a149905c9d3714c4086883c6">More...</a><br /></td></tr>
<tr class="separator:gaacd6b1c1a149905c9d3714c4086883c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cffd73108e5da27bd40af5ab41ee744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cffd73108e5da27bd40af5ab41ee744">_MSC_IOMXP0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:ga9cffd73108e5da27bd40af5ab41ee744"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port P0 alternate function MUX control register.  <a href="#ga9cffd73108e5da27bd40af5ab41ee744">More...</a><br /></td></tr>
<tr class="separator:ga9cffd73108e5da27bd40af5ab41ee744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga315a52bb2b5f58ca03b11fc574f23fc6">_MSC_IOMXP1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port P1 alternate function MUX control register.  <a href="#ga315a52bb2b5f58ca03b11fc574f23fc6">More...</a><br /></td></tr>
<tr class="separator:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b06b5b6d47f459bd549d5743c290916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1b06b5b6d47f459bd549d5743c290916">_MSC_IDXADD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga1b06b5b6d47f459bd549d5743c290916"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect address register.  <a href="#ga1b06b5b6d47f459bd549d5743c290916">More...</a><br /></td></tr>
<tr class="separator:ga1b06b5b6d47f459bd549d5743c290916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f70f3b921db32c855ba82bb74e50a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32f70f3b921db32c855ba82bb74e50a0">_MSC_IDXDAT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga32f70f3b921db32c855ba82bb74e50a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect data register.  <a href="#ga32f70f3b921db32c855ba82bb74e50a0">More...</a><br /></td></tr>
<tr class="separator:ga32f70f3b921db32c855ba82bb74e50a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga72e7316d9abb6c8ba9b2ef21c7b863ce">_MSC_FTM0CKSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1/0 source clock selection (indirect addressing via _MSC_IDXADD=0x00)  <a href="#ga72e7316d9abb6c8ba9b2ef21c7b863ce">More...</a><br /></td></tr>
<tr class="separator:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466ce149e3e84f4eeb8c935e454494d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1466ce149e3e84f4eeb8c935e454494d">_MSC_FTM0CKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga1466ce149e3e84f4eeb8c935e454494d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 0 clock prescale (indirect addressing via _MSC_IDXADD=0x01)  <a href="#ga1466ce149e3e84f4eeb8c935e454494d">More...</a><br /></td></tr>
<tr class="separator:ga1466ce149e3e84f4eeb8c935e454494d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad070f65a423ac406b338a444ed0da07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad070f65a423ac406b338a444ed0da07c">_MSC_FTM0CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gad070f65a423ac406b338a444ed0da07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 0 counter value (indirect addressing via _MSC_IDXADD=0x02)  <a href="#gad070f65a423ac406b338a444ed0da07c">More...</a><br /></td></tr>
<tr class="separator:gad070f65a423ac406b338a444ed0da07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae847c2d78403fe76fff64a21d1a0335b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae847c2d78403fe76fff64a21d1a0335b">_MSC_FTM1CKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gae847c2d78403fe76fff64a21d1a0335b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1 clock prescale (indirect addressing via _MSC_IDXADD=0x03)  <a href="#gae847c2d78403fe76fff64a21d1a0335b">More...</a><br /></td></tr>
<tr class="separator:gae847c2d78403fe76fff64a21d1a0335b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf31539523dccc156eec7b1497ae3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf31539523dccc156eec7b1497ae3b82">_MSC_FTM1CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gabf31539523dccc156eec7b1497ae3b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1 counter value (indirect addressing via _MSC_IDXADD=0x04)  <a href="#gabf31539523dccc156eec7b1497ae3b82">More...</a><br /></td></tr>
<tr class="separator:gabf31539523dccc156eec7b1497ae3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2ff5979dc650c90ecfa75188bedc40f">_MSC_DALICKSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI clock selection (indirect addressing via _MSC_IDXADD=0x05)  <a href="#gaa2ff5979dc650c90ecfa75188bedc40f">More...</a><br /></td></tr>
<tr class="separator:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d49019863f4f280aa26900fc6425809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d49019863f4f280aa26900fc6425809">_MSC_DALICKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga7d49019863f4f280aa26900fc6425809"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI filter clock division factor (indirect addressing via _MSC_IDXADD=0x06)  <a href="#ga7d49019863f4f280aa26900fc6425809">More...</a><br /></td></tr>
<tr class="separator:ga7d49019863f4f280aa26900fc6425809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ad8de67cde89c1f92ee7b8a57b0ded6">_MSC_DALICONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI filter mode configuration (indirect addressing via _MSC_IDXADD=0x07)  <a href="#ga1ad8de67cde89c1f92ee7b8a57b0ded6">More...</a><br /></td></tr>
<tr class="separator:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0fdf957d4517b9f0daabcd5c285eb78b">_MSC_INPP2AUX1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC INPP2 aux. register 1 (indirect addressing via _MSC_IDXADD=0x08)  <a href="#ga0fdf957d4517b9f0daabcd5c285eb78b">More...</a><br /></td></tr>
<tr class="separator:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0a67b26155455ac689d1fed457cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9a0a67b26155455ac689d1fed457cf4">_MSC_INPP2AUX2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gab9a0a67b26155455ac689d1fed457cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC INPP2 aux. register 2 (indirect addressing via _MSC_IDXADD=0x09)  <a href="#gab9a0a67b26155455ac689d1fed457cf4">More...</a><br /></td></tr>
<tr class="separator:gab9a0a67b26155455ac689d1fed457cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ecc1b5e75a5559f780c0ac84f390629">_MSC_CFGP30</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-0 control register input line (CMP0) (indirect addressing via _MSC_IDXADD=0x0E)  <a href="#ga6ecc1b5e75a5559f780c0ac84f390629">More...</a><br /></td></tr>
<tr class="separator:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fa07460e74543fc5605b997859dada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49fa07460e74543fc5605b997859dada">_MSC_CFGP31</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga49fa07460e74543fc5605b997859dada"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-1 control register input line (CMP1) (indirect addressing via _MSC_IDXADD=0x0F)  <a href="#ga49fa07460e74543fc5605b997859dada">More...</a><br /></td></tr>
<tr class="separator:ga49fa07460e74543fc5605b997859dada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c930f51015b8f9c88915f313075078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6c930f51015b8f9c88915f313075078">_MSC_CFGP32</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gae6c930f51015b8f9c88915f313075078"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-2 control register input line (CMP2) (indirect addressing via _MSC_IDXADD=0x10)  <a href="#gae6c930f51015b8f9c88915f313075078">More...</a><br /></td></tr>
<tr class="separator:gae6c930f51015b8f9c88915f313075078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126c601170b6338976245f8a0fc73f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga126c601170b6338976245f8a0fc73f99">_MSC_CFGP33</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga126c601170b6338976245f8a0fc73f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-3 control register input line (CMP3) (indirect addressing via _MSC_IDXADD=0x11)  <a href="#ga126c601170b6338976245f8a0fc73f99">More...</a><br /></td></tr>
<tr class="separator:ga126c601170b6338976245f8a0fc73f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80da40596c79420dcd0e5bea3d19610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80da40596c79420dcd0e5bea3d19610b">_MSC_STSP3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga80da40596c79420dcd0e5bea3d19610b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC Port 3 status register (CMP) (indirect addressing via _MSC_IDXADD=0x12)  <a href="#ga80da40596c79420dcd0e5bea3d19610b">More...</a><br /></td></tr>
<tr class="separator:ga80da40596c79420dcd0e5bea3d19610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bb2f1947dab9fe461ded2bf75f03c77">_MSC_IOMXP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC Port P2 alternate function MUX control register (indirect addressing via _MSC_IDXADD=0x13. Note: missing in RM v1)  <a href="#ga8bb2f1947dab9fe461ded2bf75f03c77">More...</a><br /></td></tr>
<tr class="separator:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81639d71a079ebe08834aa5d8e61e959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81639d71a079ebe08834aa5d8e61e959">_MSC_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81639d71a079ebe08834aa5d8e61e959"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC registers reset value (all 0x00)  <a href="#ga81639d71a079ebe08834aa5d8e61e959">More...</a><br /></td></tr>
<tr class="separator:ga81639d71a079ebe08834aa5d8e61e959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3358e0677f80480f434136061eebbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee3358e0677f80480f434136061eebbb">_MSC_CFGPXY_INT_LEV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee3358e0677f80480f434136061eebbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [0]  <a href="#gaee3358e0677f80480f434136061eebbb">More...</a><br /></td></tr>
<tr class="separator:gaee3358e0677f80480f434136061eebbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac086b1c403d87de5e7ee56d62afc3168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac086b1c403d87de5e7ee56d62afc3168">_MSC_CFGPXY_INT_SEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac086b1c403d87de5e7ee56d62afc3168"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [1:0]  <a href="#gac086b1c403d87de5e7ee56d62afc3168">More...</a><br /></td></tr>
<tr class="separator:gac086b1c403d87de5e7ee56d62afc3168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c0f4fe5c492b16046bdede8b499439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c0f4fe5c492b16046bdede8b499439">_MSC_CFGPXY_INT_SEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c0f4fe5c492b16046bdede8b499439"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [0]  <a href="#gae4c0f4fe5c492b16046bdede8b499439">More...</a><br /></td></tr>
<tr class="separator:gae4c0f4fe5c492b16046bdede8b499439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dce9a2980b921d251612566407979c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36dce9a2980b921d251612566407979c">_MSC_CFGPXY_INT_SEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga36dce9a2980b921d251612566407979c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [1]  <a href="#ga36dce9a2980b921d251612566407979c">More...</a><br /></td></tr>
<tr class="separator:ga36dce9a2980b921d251612566407979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c0fbafe059887293f635eda4a417a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87c0fbafe059887293f635eda4a417a4">_MSC_CFGPXY_INT_ENB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga87c0fbafe059887293f635eda4a417a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable [0]  <a href="#ga87c0fbafe059887293f635eda4a417a4">More...</a><br /></td></tr>
<tr class="separator:ga87c0fbafe059887293f635eda4a417a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21c0eef4833f46168befd8da46dafdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad21c0eef4833f46168befd8da46dafdd">_MSC_CFGPXY_INT_TYPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad21c0eef4833f46168befd8da46dafdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt type configuration IRQ/NMI (x=0..2) [0]  <a href="#gad21c0eef4833f46168befd8da46dafdd">More...</a><br /></td></tr>
<tr class="separator:gad21c0eef4833f46168befd8da46dafdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5a0f27c560e7daeecf69c39ad0d2f3e">_MSC_CFGPXY_INT_MSK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt mask enable for polling (x=3) [0]  <a href="#gae5a0f27c560e7daeecf69c39ad0d2f3e">More...</a><br /></td></tr>
<tr class="separator:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c1e16f4e8b082d8479f713b4194edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47c1e16f4e8b082d8479f713b4194edd">_MSC_STSPX_INT_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga47c1e16f4e8b082d8479f713b4194edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[0] or timer 0 [0]  <a href="#ga47c1e16f4e8b082d8479f713b4194edd">More...</a><br /></td></tr>
<tr class="separator:ga47c1e16f4e8b082d8479f713b4194edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2d548f0b9839f8c3be462c4d3f05cfd">_MSC_STSPX_INT_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[1] or timer 1 [0]  <a href="#gab2d548f0b9839f8c3be462c4d3f05cfd">More...</a><br /></td></tr>
<tr class="separator:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2243a7f41a6cd1b22f0777391cc02acf">_MSC_STSPX_INT_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[2] [0]  <a href="#ga2243a7f41a6cd1b22f0777391cc02acf">More...</a><br /></td></tr>
<tr class="separator:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40df16c587ade44abf20303d57cbb21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40df16c587ade44abf20303d57cbb21f">_MSC_STSPX_INT_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga40df16c587ade44abf20303d57cbb21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[3] [0]  <a href="#ga40df16c587ade44abf20303d57cbb21f">More...</a><br /></td></tr>
<tr class="separator:ga40df16c587ade44abf20303d57cbb21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadd87753b75ed5a1751af7b5a26704c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafadd87753b75ed5a1751af7b5a26704c">_MSC_STSPX_INT_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafadd87753b75ed5a1751af7b5a26704c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[4] [0]  <a href="#gafadd87753b75ed5a1751af7b5a26704c">More...</a><br /></td></tr>
<tr class="separator:gafadd87753b75ed5a1751af7b5a26704c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8517373098a6ad0f624970131956c14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8517373098a6ad0f624970131956c14d">_MSC_STSPX_INT_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8517373098a6ad0f624970131956c14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[5] or CCO aux timer [0]  <a href="#ga8517373098a6ad0f624970131956c14d">More...</a><br /></td></tr>
<tr class="separator:ga8517373098a6ad0f624970131956c14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2236539849c5394c996fa43ad59b1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2236539849c5394c996fa43ad59b1c5">_MSC_INPP2_IN_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad2236539849c5394c996fa43ad59b1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [0] input signal [0]  <a href="#gad2236539849c5394c996fa43ad59b1c5">More...</a><br /></td></tr>
<tr class="separator:gad2236539849c5394c996fa43ad59b1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06393155db37728bb2e316f08cf35c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06393155db37728bb2e316f08cf35c26">_MSC_INPP2_IN_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga06393155db37728bb2e316f08cf35c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [1] input signal [0]  <a href="#ga06393155db37728bb2e316f08cf35c26">More...</a><br /></td></tr>
<tr class="separator:ga06393155db37728bb2e316f08cf35c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550605d086843cbc7900e9833aba040c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga550605d086843cbc7900e9833aba040c">_MSC_INPP2_IN_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga550605d086843cbc7900e9833aba040c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [2] input signal [0]  <a href="#ga550605d086843cbc7900e9833aba040c">More...</a><br /></td></tr>
<tr class="separator:ga550605d086843cbc7900e9833aba040c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ede1f90bd4844e86300311d91b4d657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ede1f90bd4844e86300311d91b4d657">_MSC_INPP2_IN_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7ede1f90bd4844e86300311d91b4d657"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [3] input signal [0]  <a href="#ga7ede1f90bd4844e86300311d91b4d657">More...</a><br /></td></tr>
<tr class="separator:ga7ede1f90bd4844e86300311d91b4d657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85e83b5220955068220e0044a4321f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf85e83b5220955068220e0044a4321f4">_MSC_INPP2_IN_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf85e83b5220955068220e0044a4321f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [4] input signal [0]  <a href="#gaf85e83b5220955068220e0044a4321f4">More...</a><br /></td></tr>
<tr class="separator:gaf85e83b5220955068220e0044a4321f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e73c62bd44aab5d7d59d41113a9c7b6">_MSC_INPP2_IN_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [5] input signal [0]  <a href="#ga1e73c62bd44aab5d7d59d41113a9c7b6">More...</a><br /></td></tr>
<tr class="separator:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348378a54c6cfd749797716b818f985d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga348378a54c6cfd749797716b818f985d">_MSC_DACCTR_DAC0_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga348378a54c6cfd749797716b818f985d"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC0 and COMP0 [0]  <a href="#ga348378a54c6cfd749797716b818f985d">More...</a><br /></td></tr>
<tr class="separator:ga348378a54c6cfd749797716b818f985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4234bfa279f183b509a09733521341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c4234bfa279f183b509a09733521341">_MSC_DACCTR_DAC1_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1c4234bfa279f183b509a09733521341"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC1 and COMP1 [0]  <a href="#ga1c4234bfa279f183b509a09733521341">More...</a><br /></td></tr>
<tr class="separator:ga1c4234bfa279f183b509a09733521341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476cc4b08bc28d380117ce5a9a96b50c">_MSC_DACCTR_DAC2_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC2 and COMP2 [0]  <a href="#ga476cc4b08bc28d380117ce5a9a96b50c">More...</a><br /></td></tr>
<tr class="separator:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be9f4836a0d977aff3221351907442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0be9f4836a0d977aff3221351907442">_MSC_DACCTR_DAC3_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf0be9f4836a0d977aff3221351907442"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC3 [0]  <a href="#gaf0be9f4836a0d977aff3221351907442">More...</a><br /></td></tr>
<tr class="separator:gaf0be9f4836a0d977aff3221351907442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdf629c379d0b5b1765c74862a34313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8cdf629c379d0b5b1765c74862a34313">_MSC_DACCTR_CP3_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8cdf629c379d0b5b1765c74862a34313"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable COMP3 [0]  <a href="#ga8cdf629c379d0b5b1765c74862a34313">More...</a><br /></td></tr>
<tr class="separator:ga8cdf629c379d0b5b1765c74862a34313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2993b77a3a8c7b7ab5e79ba1e032fa5">_MSC_DACCTR_CP3_SEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP3 reference voltage selection [0].  <a href="#gaf2993b77a3a8c7b7ab5e79ba1e032fa5">More...</a><br /></td></tr>
<tr class="separator:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18482894f8d6d85a795b7e3d486b8559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18482894f8d6d85a795b7e3d486b8559">_MSC_DACCTR_DAC_BIAS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga18482894f8d6d85a795b7e3d486b8559"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC bias enable [0].  <a href="#ga18482894f8d6d85a795b7e3d486b8559">More...</a><br /></td></tr>
<tr class="separator:ga18482894f8d6d85a795b7e3d486b8559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb789aee524240da83f8692ab525686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7cb789aee524240da83f8692ab525686">_MSC_DACINX_DAC_IN</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7cb789aee524240da83f8692ab525686"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [3:0].  <a href="#ga7cb789aee524240da83f8692ab525686">More...</a><br /></td></tr>
<tr class="separator:ga7cb789aee524240da83f8692ab525686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f31d62e5e5281def27bc8e6f14484b7">_MSC_DACINX_DAC_IN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [0].  <a href="#ga1f31d62e5e5281def27bc8e6f14484b7">More...</a><br /></td></tr>
<tr class="separator:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169408ad4b6c133d53ed47bfe3b62001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga169408ad4b6c133d53ed47bfe3b62001">_MSC_DACINX_DAC_IN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga169408ad4b6c133d53ed47bfe3b62001"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [1].  <a href="#ga169408ad4b6c133d53ed47bfe3b62001">More...</a><br /></td></tr>
<tr class="separator:ga169408ad4b6c133d53ed47bfe3b62001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ca99e039085ea3c854b014509d3fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77ca99e039085ea3c854b014509d3fbe">_MSC_DACINX_DAC_IN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga77ca99e039085ea3c854b014509d3fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [2].  <a href="#ga77ca99e039085ea3c854b014509d3fbe">More...</a><br /></td></tr>
<tr class="separator:ga77ca99e039085ea3c854b014509d3fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735522102b9a2790868e7d7304bb685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga735522102b9a2790868e7d7304bb685c">_MSC_DACINX_DAC_IN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga735522102b9a2790868e7d7304bb685c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [3].  <a href="#ga735522102b9a2790868e7d7304bb685c">More...</a><br /></td></tr>
<tr class="separator:ga735522102b9a2790868e7d7304bb685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38d60748195ce6a8ad3f6b1424e43e46">_MSC_SMDCFG01_SMD0_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 control merge output signal in coupled mode [0].  <a href="#ga38d60748195ce6a8ad3f6b1424e43e46">More...</a><br /></td></tr>
<tr class="separator:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fda89b89b8c63e0912bb050e79169a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7fda89b89b8c63e0912bb050e79169a">_MSC_SMDCFG01_SMD0_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab7fda89b89b8c63e0912bb050e79169a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [2:0].  <a href="#gab7fda89b89b8c63e0912bb050e79169a">More...</a><br /></td></tr>
<tr class="separator:gab7fda89b89b8c63e0912bb050e79169a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga099fdccd4dc55afbdc9463cd23dc0488">_MSC_SMDCFG01_SMD0_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [0].  <a href="#ga099fdccd4dc55afbdc9463cd23dc0488">More...</a><br /></td></tr>
<tr class="separator:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581be8500097176d712b00bc166a406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga581be8500097176d712b00bc166a406c">_MSC_SMDCFG01_SMD0_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga581be8500097176d712b00bc166a406c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [1].  <a href="#ga581be8500097176d712b00bc166a406c">More...</a><br /></td></tr>
<tr class="separator:ga581be8500097176d712b00bc166a406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bba0986823321a524076ad67bc6d180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bba0986823321a524076ad67bc6d180">_MSC_SMDCFG01_SMD0_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bba0986823321a524076ad67bc6d180"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [2].  <a href="#ga3bba0986823321a524076ad67bc6d180">More...</a><br /></td></tr>
<tr class="separator:ga3bba0986823321a524076ad67bc6d180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4">_MSC_SMDCFG01_SMD1_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 control merge output signal in coupled mode [0].  <a href="#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4">More...</a><br /></td></tr>
<tr class="separator:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f246d894f4347231bca1ac1ce8dc51a">_MSC_SMDCFG01_SMD1_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [2:0].  <a href="#ga5f246d894f4347231bca1ac1ce8dc51a">More...</a><br /></td></tr>
<tr class="separator:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae84cccfc257659b88abddc5ae99844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ae84cccfc257659b88abddc5ae99844">_MSC_SMDCFG01_SMD1_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7ae84cccfc257659b88abddc5ae99844"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [0].  <a href="#ga7ae84cccfc257659b88abddc5ae99844">More...</a><br /></td></tr>
<tr class="separator:ga7ae84cccfc257659b88abddc5ae99844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab057f2aa9cbc7267fb829e3fad8bd2d1">_MSC_SMDCFG01_SMD1_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [1].  <a href="#gab057f2aa9cbc7267fb829e3fad8bd2d1">More...</a><br /></td></tr>
<tr class="separator:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a721c75df713b231b9441566f938f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac3a721c75df713b231b9441566f938f9">_MSC_SMDCFG01_SMD1_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac3a721c75df713b231b9441566f938f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [2].  <a href="#gac3a721c75df713b231b9441566f938f9">More...</a><br /></td></tr>
<tr class="separator:gac3a721c75df713b231b9441566f938f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafd69a9fcd9401d5151d44b46ea0e3199">_MSC_SMDCFG23_SMD2_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 control merge output signal in coupled mode [0].  <a href="#gafd69a9fcd9401d5151d44b46ea0e3199">More...</a><br /></td></tr>
<tr class="separator:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae58a3527ed8e7b47cb159284f4ddd9a4">_MSC_SMDCFG23_SMD2_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [2:0].  <a href="#gae58a3527ed8e7b47cb159284f4ddd9a4">More...</a><br /></td></tr>
<tr class="separator:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f1e5da0026fbe7663b6349dc06a415c">_MSC_SMDCFG23_SMD2_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [0].  <a href="#ga3f1e5da0026fbe7663b6349dc06a415c">More...</a><br /></td></tr>
<tr class="separator:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e5a0a6776ec0fb78420290dd0fdbb24">_MSC_SMDCFG23_SMD2_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [1].  <a href="#ga3e5a0a6776ec0fb78420290dd0fdbb24">More...</a><br /></td></tr>
<tr class="separator:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33fd504ec7aae648a4869ed981ccbaaf">_MSC_SMDCFG23_SMD2_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [2].  <a href="#ga33fd504ec7aae648a4869ed981ccbaaf">More...</a><br /></td></tr>
<tr class="separator:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e50320eead058a413a305bf259ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1e50320eead058a413a305bf259ec0d">_MSC_SMDCFG23_SMD3_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa1e50320eead058a413a305bf259ec0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3 control merge output signal in coupled mode [0].  <a href="#gaa1e50320eead058a413a305bf259ec0d">More...</a><br /></td></tr>
<tr class="separator:gaa1e50320eead058a413a305bf259ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga437cca2ce5d63ffec229cf2db96ba00f">_MSC_SMDCFG23_SMD3_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [2:0].  <a href="#ga437cca2ce5d63ffec229cf2db96ba00f">More...</a><br /></td></tr>
<tr class="separator:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7dcd4fcaa3134fef6d2d990aa854cb3d">_MSC_SMDCFG23_SMD3_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [0].  <a href="#ga7dcd4fcaa3134fef6d2d990aa854cb3d">More...</a><br /></td></tr>
<tr class="separator:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3315ba4765a2190261b72d634104ae1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3315ba4765a2190261b72d634104ae1c">_MSC_SMDCFG23_SMD3_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3315ba4765a2190261b72d634104ae1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [1].  <a href="#ga3315ba4765a2190261b72d634104ae1c">More...</a><br /></td></tr>
<tr class="separator:ga3315ba4765a2190261b72d634104ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa79d8ad2313900df68f998124b4832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa79d8ad2313900df68f998124b4832d">_MSC_SMDCFG23_SMD3_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa79d8ad2313900df68f998124b4832d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [2].  <a href="#gafa79d8ad2313900df68f998124b4832d">More...</a><br /></td></tr>
<tr class="separator:gafa79d8ad2313900df68f998124b4832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4774e125d7c16c0ef276a28d482af82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4774e125d7c16c0ef276a28d482af82">_MSC_SMDCFG45_SMD4_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac4774e125d7c16c0ef276a28d482af82"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM4 control merge output signal in coupled mode [0].  <a href="#gac4774e125d7c16c0ef276a28d482af82">More...</a><br /></td></tr>
<tr class="separator:gac4774e125d7c16c0ef276a28d482af82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa78abaabc53e57f2315a2e60aa4adfea">_MSC_SMDCFG45_SMD4_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [2:0].  <a href="#gaa78abaabc53e57f2315a2e60aa4adfea">More...</a><br /></td></tr>
<tr class="separator:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fb88900e2fec7cb4071d727ad9b7984">_MSC_SMDCFG45_SMD4_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [0].  <a href="#ga5fb88900e2fec7cb4071d727ad9b7984">More...</a><br /></td></tr>
<tr class="separator:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f15f685e7dc89c74ff094b806fe16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5f15f685e7dc89c74ff094b806fe16d">_MSC_SMDCFG45_SMD4_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac5f15f685e7dc89c74ff094b806fe16d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [1].  <a href="#gac5f15f685e7dc89c74ff094b806fe16d">More...</a><br /></td></tr>
<tr class="separator:gac5f15f685e7dc89c74ff094b806fe16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395fd18882117b6cda325ae72ab20c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga395fd18882117b6cda325ae72ab20c03">_MSC_SMDCFG45_SMD4_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga395fd18882117b6cda325ae72ab20c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [2].  <a href="#ga395fd18882117b6cda325ae72ab20c03">More...</a><br /></td></tr>
<tr class="separator:ga395fd18882117b6cda325ae72ab20c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1897582f286565399710d074c6c77220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1897582f286565399710d074c6c77220">_MSC_SMDCFG45_SMD5_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1897582f286565399710d074c6c77220"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM5 control merge output signal in coupled mode [0].  <a href="#ga1897582f286565399710d074c6c77220">More...</a><br /></td></tr>
<tr class="separator:ga1897582f286565399710d074c6c77220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2b30ffb9bfcbd394d05d6f55eca7630">_MSC_SMDCFG45_SMD5_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [2:0].  <a href="#gaf2b30ffb9bfcbd394d05d6f55eca7630">More...</a><br /></td></tr>
<tr class="separator:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aac9862236037e011371d469964878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70aac9862236037e011371d469964878">_MSC_SMDCFG45_SMD5_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga70aac9862236037e011371d469964878"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [0].  <a href="#ga70aac9862236037e011371d469964878">More...</a><br /></td></tr>
<tr class="separator:ga70aac9862236037e011371d469964878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079cf92414af5fcbacb09d8cbad17682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga079cf92414af5fcbacb09d8cbad17682">_MSC_SMDCFG45_SMD5_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga079cf92414af5fcbacb09d8cbad17682"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [1].  <a href="#ga079cf92414af5fcbacb09d8cbad17682">More...</a><br /></td></tr>
<tr class="separator:ga079cf92414af5fcbacb09d8cbad17682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa54cab33ed0d3ba6fe51c24786d4fb28">_MSC_SMDCFG45_SMD5_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [2].  <a href="#gaa54cab33ed0d3ba6fe51c24786d4fb28">More...</a><br /></td></tr>
<tr class="separator:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaceaf755913ec0a19c5e5ed8ce70bba8f">_MSC_SMSWEV_SW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED0 [0]  <a href="#gaceaf755913ec0a19c5e5ed8ce70bba8f">More...</a><br /></td></tr>
<tr class="separator:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4195566abb4eeb5bfc8ba67c2d418dff">_MSC_SMSWEV_SW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED1 [0]  <a href="#ga4195566abb4eeb5bfc8ba67c2d418dff">More...</a><br /></td></tr>
<tr class="separator:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0a478e0991d4e8c004c5c280509a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff0a478e0991d4e8c004c5c280509a7b">_MSC_SMSWEV_SW2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaff0a478e0991d4e8c004c5c280509a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED2 [0]  <a href="#gaff0a478e0991d4e8c004c5c280509a7b">More...</a><br /></td></tr>
<tr class="separator:gaff0a478e0991d4e8c004c5c280509a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49863fbe4441698a33ba80bf0cc3280c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49863fbe4441698a33ba80bf0cc3280c">_MSC_SMSWEV_SW3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga49863fbe4441698a33ba80bf0cc3280c"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED3 [0]  <a href="#ga49863fbe4441698a33ba80bf0cc3280c">More...</a><br /></td></tr>
<tr class="separator:ga49863fbe4441698a33ba80bf0cc3280c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a327a9cb441fb45cd34f358ab157174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a327a9cb441fb45cd34f358ab157174">_MSC_SMSWEV_SW4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3a327a9cb441fb45cd34f358ab157174"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED4 [0]  <a href="#ga3a327a9cb441fb45cd34f358ab157174">More...</a><br /></td></tr>
<tr class="separator:ga3a327a9cb441fb45cd34f358ab157174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b3af03ffcdfd34f1c7a0019fc103320">_MSC_SMSWEV_SW5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED5 [0]  <a href="#ga3b3af03ffcdfd34f1c7a0019fc103320">More...</a><br /></td></tr>
<tr class="separator:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga017f2a17fee302eb0b4a12f641ea83ea">_MSC_SMUNLOCK_USE_UNLOCK_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED0/1 (only in coupled mode)[0]  <a href="#ga017f2a17fee302eb0b4a12f641ea83ea">More...</a><br /></td></tr>
<tr class="separator:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f84f39c3915de54f61d57ee6dc11c2">_MSC_SMUNLOCK_USE_UNLOCK_23</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED2/3 (only in coupled mode)[0]  <a href="#gab3f84f39c3915de54f61d57ee6dc11c2">More...</a><br /></td></tr>
<tr class="separator:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf01941b0743f7fb6f05173a01d66ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbf01941b0743f7fb6f05173a01d66ce">_MSC_SMUNLOCK_USE_UNLOCK_45</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabbf01941b0743f7fb6f05173a01d66ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED4/5 (only in coupled mode)[0]  <a href="#gabbf01941b0743f7fb6f05173a01d66ce">More...</a><br /></td></tr>
<tr class="separator:gabbf01941b0743f7fb6f05173a01d66ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada547b3797aea0e88f2d6ff830c10e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada547b3797aea0e88f2d6ff830c10e72">_MSC_SMUNLOCK_UNLOCK_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gada547b3797aea0e88f2d6ff830c10e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED0/1 (only in coupled mode)[0]  <a href="#gada547b3797aea0e88f2d6ff830c10e72">More...</a><br /></td></tr>
<tr class="separator:gada547b3797aea0e88f2d6ff830c10e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54a3f0db0788887bb5457cc2345bdaf2">_MSC_SMUNLOCK_UNLOCK_23</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED2/3 (only in coupled mode)[0]  <a href="#ga54a3f0db0788887bb5457cc2345bdaf2">More...</a><br /></td></tr>
<tr class="separator:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f68392beac40d5c139437d0b391bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25f68392beac40d5c139437d0b391bb5">_MSC_SMUNLOCK_UNLOCK_45</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25f68392beac40d5c139437d0b391bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED4/5 (only in coupled mode)[0]  <a href="#ga25f68392beac40d5c139437d0b391bb5">More...</a><br /></td></tr>
<tr class="separator:ga25f68392beac40d5c139437d0b391bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f061b583d58143bd918721456a7904a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f061b583d58143bd918721456a7904a">__MSC_CBOXSX_CONB_S0_0</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f061b583d58143bd918721456a7904a"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [1:0]  <a href="#ga0f061b583d58143bd918721456a7904a">More...</a><br /></td></tr>
<tr class="separator:ga0f061b583d58143bd918721456a7904a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3d74e6073bc1ecc18f1e9ba47759e2f7">__MSC_CBOXSX_CONB_S0_00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [0]  <a href="#ga3d74e6073bc1ecc18f1e9ba47759e2f7">More...</a><br /></td></tr>
<tr class="separator:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80b763ea67d46222909592f666c97f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80b763ea67d46222909592f666c97f2">__MSC_CBOXSX_CONB_S0_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf80b763ea67d46222909592f666c97f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [1]  <a href="#gaf80b763ea67d46222909592f666c97f2">More...</a><br /></td></tr>
<tr class="separator:gaf80b763ea67d46222909592f666c97f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5db3e46030d8a4547821d2553ccb3ff1">__MSC_CBOXSX_CONB_S0_1</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [1:0]  <a href="#ga5db3e46030d8a4547821d2553ccb3ff1">More...</a><br /></td></tr>
<tr class="separator:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a4b581e11db8edfa65e6041f0e267e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39a4b581e11db8edfa65e6041f0e267e">__MSC_CBOXSX_CONB_S0_10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga39a4b581e11db8edfa65e6041f0e267e"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [0]  <a href="#ga39a4b581e11db8edfa65e6041f0e267e">More...</a><br /></td></tr>
<tr class="separator:ga39a4b581e11db8edfa65e6041f0e267e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8130ab6aa7fff8bdf1deb9c171f776f6">__MSC_CBOXSX_CONB_S0_11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [1]  <a href="#ga8130ab6aa7fff8bdf1deb9c171f776f6">More...</a><br /></td></tr>
<tr class="separator:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70372b620252307a81d07139cd48875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac70372b620252307a81d07139cd48875">__MSC_CBOXSX_CONB_S0_2</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac70372b620252307a81d07139cd48875"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [1:0]  <a href="#gac70372b620252307a81d07139cd48875">More...</a><br /></td></tr>
<tr class="separator:gac70372b620252307a81d07139cd48875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3b70581fa6df27d66ad89213f8be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd3b70581fa6df27d66ad89213f8be86">__MSC_CBOXSX_CONB_S0_20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacd3b70581fa6df27d66ad89213f8be86"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [0]  <a href="#gacd3b70581fa6df27d66ad89213f8be86">More...</a><br /></td></tr>
<tr class="separator:gacd3b70581fa6df27d66ad89213f8be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823dcc47f30037c090506ee6ec1ddc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga823dcc47f30037c090506ee6ec1ddc94">__MSC_CBOXSX_CONB_S0_21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga823dcc47f30037c090506ee6ec1ddc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [1]  <a href="#ga823dcc47f30037c090506ee6ec1ddc94">More...</a><br /></td></tr>
<tr class="separator:ga823dcc47f30037c090506ee6ec1ddc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2b29982b3f0d720181be421c20b682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f2b29982b3f0d720181be421c20b682">_MSC_IOMXSMD_SMD_FSMSL0</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8f2b29982b3f0d720181be421c20b682"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [2:0].  <a href="#ga8f2b29982b3f0d720181be421c20b682">More...</a><br /></td></tr>
<tr class="separator:ga8f2b29982b3f0d720181be421c20b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d37b9c855d418cabe4e0377fda8444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0d37b9c855d418cabe4e0377fda8444">_MSC_IOMXSMD_SMD_FSMSL00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0d37b9c855d418cabe4e0377fda8444"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [0].  <a href="#gaf0d37b9c855d418cabe4e0377fda8444">More...</a><br /></td></tr>
<tr class="separator:gaf0d37b9c855d418cabe4e0377fda8444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bca04a9910e434cde7dfe7406fe705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga04bca04a9910e434cde7dfe7406fe705">_MSC_IOMXSMD_SMD_FSMSL01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga04bca04a9910e434cde7dfe7406fe705"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [1].  <a href="#ga04bca04a9910e434cde7dfe7406fe705">More...</a><br /></td></tr>
<tr class="separator:ga04bca04a9910e434cde7dfe7406fe705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f073f0712337ee8a52a76938be5e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5f073f0712337ee8a52a76938be5e36">_MSC_IOMXSMD_SMD_FSMSL02</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae5f073f0712337ee8a52a76938be5e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [2].  <a href="#gae5f073f0712337ee8a52a76938be5e36">More...</a><br /></td></tr>
<tr class="separator:gae5f073f0712337ee8a52a76938be5e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf0e0c77eb69ec994374b9409a2e9d67">_MSC_IOMXSMD_SEL_FSMEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable SMED FSM status signals multiplexing on P0[2:0] [0]  <a href="#gabf0e0c77eb69ec994374b9409a2e9d67">More...</a><br /></td></tr>
<tr class="separator:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c8f09a7e67f4758d8d5c976e848f8">_MSC_IOMXSMD_SMD_FSMSL1</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [2:0].  <a href="#ga549c8f09a7e67f4758d8d5c976e848f8">More...</a><br /></td></tr>
<tr class="separator:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d99fc5ca20166df80e7e10ebb0caa52">_MSC_IOMXSMD_SMD_FSMSL10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [0].  <a href="#ga5d99fc5ca20166df80e7e10ebb0caa52">More...</a><br /></td></tr>
<tr class="separator:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28019f0186ab86adc8a3defc1f9db85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28019f0186ab86adc8a3defc1f9db85a">_MSC_IOMXSMD_SMD_FSMSL11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga28019f0186ab86adc8a3defc1f9db85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [1].  <a href="#ga28019f0186ab86adc8a3defc1f9db85a">More...</a><br /></td></tr>
<tr class="separator:ga28019f0186ab86adc8a3defc1f9db85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d612abac78ef996384aa584c16dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga264d612abac78ef996384aa584c16dde">_MSC_IOMXSMD_SMD_FSMSL12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga264d612abac78ef996384aa584c16dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [2].  <a href="#ga264d612abac78ef996384aa584c16dde">More...</a><br /></td></tr>
<tr class="separator:ga264d612abac78ef996384aa584c16dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7f4ee819b64001b210e83f68d85245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacb7f4ee819b64001b210e83f68d85245">_MSC_IOMXSMD_SEL_FSMEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacb7f4ee819b64001b210e83f68d85245"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable SMED FSM status signals multiplexing on P0[5:3] [0]  <a href="#gacb7f4ee819b64001b210e83f68d85245">More...</a><br /></td></tr>
<tr class="separator:gacb7f4ee819b64001b210e83f68d85245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128387eae5601155d30fbadc06e6b3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga128387eae5601155d30fbadc06e6b3fe">_MSC_INPP3_COMP_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga128387eae5601155d30fbadc06e6b3fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP0 output signal [0].  <a href="#ga128387eae5601155d30fbadc06e6b3fe">More...</a><br /></td></tr>
<tr class="separator:ga128387eae5601155d30fbadc06e6b3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d54025d597a1d7105e0698342cb44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18d54025d597a1d7105e0698342cb44d">_MSC_INPP3_COMP_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga18d54025d597a1d7105e0698342cb44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP1 output signal [0].  <a href="#ga18d54025d597a1d7105e0698342cb44d">More...</a><br /></td></tr>
<tr class="separator:ga18d54025d597a1d7105e0698342cb44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga688bc9b77e9c55f34aad7b4e48f76c4b">_MSC_INPP3_COMP_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP2 output signal [0].  <a href="#ga688bc9b77e9c55f34aad7b4e48f76c4b">More...</a><br /></td></tr>
<tr class="separator:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee0f9c9cd77baf6123bcc4ffe5911af4">_MSC_INPP3_COMP_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP3 output signal [0].  <a href="#gaee0f9c9cd77baf6123bcc4ffe5911af4">More...</a><br /></td></tr>
<tr class="separator:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8081740639607cbb5be5e34b92c36c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8081740639607cbb5be5e34b92c36c7b">_MSC_IOMXP0_SEL_P010</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8081740639607cbb5be5e34b92c36c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [1:0].  <a href="#ga8081740639607cbb5be5e34b92c36c7b">More...</a><br /></td></tr>
<tr class="separator:ga8081740639607cbb5be5e34b92c36c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga338f5d937c7ad55d63f2f8b39e68f70f">_MSC_IOMXP0_SEL_P010_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [0].  <a href="#ga338f5d937c7ad55d63f2f8b39e68f70f">More...</a><br /></td></tr>
<tr class="separator:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab107d4cc731020c2d2039b697fd79257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab107d4cc731020c2d2039b697fd79257">_MSC_IOMXP0_SEL_P010_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab107d4cc731020c2d2039b697fd79257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [1].  <a href="#gab107d4cc731020c2d2039b697fd79257">More...</a><br /></td></tr>
<tr class="separator:gab107d4cc731020c2d2039b697fd79257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8933e916ecd452a11c47ae7b546fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8933e916ecd452a11c47ae7b546fdf61">_MSC_IOMXP0_SEL_P032</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8933e916ecd452a11c47ae7b546fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [1:0].  <a href="#ga8933e916ecd452a11c47ae7b546fdf61">More...</a><br /></td></tr>
<tr class="separator:ga8933e916ecd452a11c47ae7b546fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd55f3522bde400f6c3bdd5ff9274c70">_MSC_IOMXP0_SEL_P032_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [0].  <a href="#gadd55f3522bde400f6c3bdd5ff9274c70">More...</a><br /></td></tr>
<tr class="separator:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga527fe395edfe0435096e2a3ecbaf2aa5">_MSC_IOMXP0_SEL_P032_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [1].  <a href="#ga527fe395edfe0435096e2a3ecbaf2aa5">More...</a><br /></td></tr>
<tr class="separator:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga12a0480fc3f8f1788ce8bba2c3a233b8">_MSC_IOMXP0_SEL_P054</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [1:0].  <a href="#ga12a0480fc3f8f1788ce8bba2c3a233b8">More...</a><br /></td></tr>
<tr class="separator:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8329a92d9da1ba8bda762e72ee44d900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8329a92d9da1ba8bda762e72ee44d900">_MSC_IOMXP0_SEL_P054_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8329a92d9da1ba8bda762e72ee44d900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [0].  <a href="#ga8329a92d9da1ba8bda762e72ee44d900">More...</a><br /></td></tr>
<tr class="separator:ga8329a92d9da1ba8bda762e72ee44d900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419c52e45ee2f58d2adac56cc245d040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga419c52e45ee2f58d2adac56cc245d040">_MSC_IOMXP0_SEL_P054_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga419c52e45ee2f58d2adac56cc245d040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [1].  <a href="#ga419c52e45ee2f58d2adac56cc245d040">More...</a><br /></td></tr>
<tr class="separator:ga419c52e45ee2f58d2adac56cc245d040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2607b6b794dd844ed3f691303bd5266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2607b6b794dd844ed3f691303bd5266f">_MSC_IOMXP1_SEL_P10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2607b6b794dd844ed3f691303bd5266f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [0] I/O multiplexing scheme [0].  <a href="#ga2607b6b794dd844ed3f691303bd5266f">More...</a><br /></td></tr>
<tr class="separator:ga2607b6b794dd844ed3f691303bd5266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad4de2ba7ab0f90d0ac77413bb74a39">_MSC_IOMXP1_SEL_P11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [1] I/O multiplexing scheme [0].  <a href="#ga7ad4de2ba7ab0f90d0ac77413bb74a39">More...</a><br /></td></tr>
<tr class="separator:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6aa273212f4a0f2663320583c8ca3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd6aa273212f4a0f2663320583c8ca3e">_MSC_IOMXP1_SEL_P12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacd6aa273212f4a0f2663320583c8ca3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [2] I/O multiplexing scheme [0].  <a href="#gacd6aa273212f4a0f2663320583c8ca3e">More...</a><br /></td></tr>
<tr class="separator:gacd6aa273212f4a0f2663320583c8ca3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab77f0e2ec2a1593aa907da63dcea4f82">_MSC_IOMXP1_SEL_P13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [3] I/O multiplexing scheme [0].  <a href="#gab77f0e2ec2a1593aa907da63dcea4f82">More...</a><br /></td></tr>
<tr class="separator:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9475c204eed727cea24a9535440f02a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9475c204eed727cea24a9535440f02a">_MSC_IOMXP1_SEL_P14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac9475c204eed727cea24a9535440f02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [4] I/O multiplexing scheme [0].  <a href="#gac9475c204eed727cea24a9535440f02a">More...</a><br /></td></tr>
<tr class="separator:gac9475c204eed727cea24a9535440f02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f4b741f0339be3bd16958ceb446fb4d">_MSC_IOMXP1_SEL_P15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [5] I/O multiplexing scheme [0].  <a href="#ga7f4b741f0339be3bd16958ceb446fb4d">More...</a><br /></td></tr>
<tr class="separator:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac758e94d655cfba1c860c9c067a7bde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac758e94d655cfba1c860c9c067a7bde0">_MSC_INPP2AUX1_PULLUP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac758e94d655cfba1c860c9c067a7bde0"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[0] pull-up enable [0].  <a href="#gac758e94d655cfba1c860c9c067a7bde0">More...</a><br /></td></tr>
<tr class="separator:gac758e94d655cfba1c860c9c067a7bde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a70adc928505f8ff74d580819947ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a70adc928505f8ff74d580819947ba1">_MSC_INPP2AUX1_PULLUP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3a70adc928505f8ff74d580819947ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[1] pull-up enable [0].  <a href="#ga3a70adc928505f8ff74d580819947ba1">More...</a><br /></td></tr>
<tr class="separator:ga3a70adc928505f8ff74d580819947ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ff861edcb45f523eb56e8aaed71c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57ff861edcb45f523eb56e8aaed71c02">_MSC_INPP2AUX1_PULLUP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga57ff861edcb45f523eb56e8aaed71c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[2] pull-up enable [0].  <a href="#ga57ff861edcb45f523eb56e8aaed71c02">More...</a><br /></td></tr>
<tr class="separator:ga57ff861edcb45f523eb56e8aaed71c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b0aa15ecde2bbfed8b9ea27e1361fd9">_MSC_INPP2AUX1_PULLUP3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[3] pull-up enable [0].  <a href="#ga4b0aa15ecde2bbfed8b9ea27e1361fd9">More...</a><br /></td></tr>
<tr class="separator:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4842ba381db95d994ced5660c7d1985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab4842ba381db95d994ced5660c7d1985">_MSC_INPP2AUX1_PULLUP4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab4842ba381db95d994ced5660c7d1985"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[4] pull-up enable [0].  <a href="#gab4842ba381db95d994ced5660c7d1985">More...</a><br /></td></tr>
<tr class="separator:gab4842ba381db95d994ced5660c7d1985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59c580fd2f08ac554b2b4aa8defe416c">_MSC_INPP2AUX1_PULLUP5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[5] pull-up enable [0].  <a href="#ga59c580fd2f08ac554b2b4aa8defe416c">More...</a><br /></td></tr>
<tr class="separator:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5758fd4345269b0488ab03bbd004fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5758fd4345269b0488ab03bbd004fff6">_MSC_INPP2AUX2_INPP2_IMSK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5758fd4345269b0488ab03bbd004fff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[0] interrupt mask enable [0].  <a href="#ga5758fd4345269b0488ab03bbd004fff6">More...</a><br /></td></tr>
<tr class="separator:ga5758fd4345269b0488ab03bbd004fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0908c4dffaa6e7bcfe0c2bb941005eb">_MSC_INPP2AUX2_INPP2_IMSK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[1] interrupt mask enable [0].  <a href="#gaf0908c4dffaa6e7bcfe0c2bb941005eb">More...</a><br /></td></tr>
<tr class="separator:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428cd59a4c976910eab9fd760f4578ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga428cd59a4c976910eab9fd760f4578ea">_MSC_INPP2AUX2_INPP2_IMSK2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga428cd59a4c976910eab9fd760f4578ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[2] interrupt mask enable [0].  <a href="#ga428cd59a4c976910eab9fd760f4578ea">More...</a><br /></td></tr>
<tr class="separator:ga428cd59a4c976910eab9fd760f4578ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c">_MSC_INPP2AUX2_INPP2_IMSK3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[3] interrupt mask enable [0].  <a href="#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c">More...</a><br /></td></tr>
<tr class="separator:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f278fbec9a3e73f59163c97490ee02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga76f278fbec9a3e73f59163c97490ee02">_MSC_INPP2AUX2_INPP2_IMSK4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga76f278fbec9a3e73f59163c97490ee02"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[4] interrupt mask enable [0].  <a href="#ga76f278fbec9a3e73f59163c97490ee02">More...</a><br /></td></tr>
<tr class="separator:ga76f278fbec9a3e73f59163c97490ee02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2dc57f1edd12543c21b221b4977523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2dc57f1edd12543c21b221b4977523">_MSC_INPP2AUX2_INPP2_IMSK5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5a2dc57f1edd12543c21b221b4977523"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[5] interrupt mask enable [0].  <a href="#ga5a2dc57f1edd12543c21b221b4977523">More...</a><br /></td></tr>
<tr class="separator:ga5a2dc57f1edd12543c21b221b4977523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390f7c784db0818a50e7a16fc7c739bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga390f7c784db0818a50e7a16fc7c739bf">_MSC_INPP2AUX2_INPP0_IMSK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga390f7c784db0818a50e7a16fc7c739bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP0 interrupt mask enable [0].  <a href="#ga390f7c784db0818a50e7a16fc7c739bf">More...</a><br /></td></tr>
<tr class="separator:ga390f7c784db0818a50e7a16fc7c739bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1.  <a href="#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2.  <a href="#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabfcf4ab340a465ab11b6682fce1e9467">_FLASH_NCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gabfcf4ab340a465ab11b6682fce1e9467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary control register 2.  <a href="#gabfcf4ab340a465ab11b6682fce1e9467">More...</a><br /></td></tr>
<tr class="separator:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c50d09917c66d355cbf2b08737c232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9c50d09917c66d355cbf2b08737c232">_FLASH_FRP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf9c50d09917c66d355cbf2b08737c232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register.  <a href="#gaf9c50d09917c66d355cbf2b08737c232">More...</a><br /></td></tr>
<tr class="separator:gaf9c50d09917c66d355cbf2b08737c232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2fea48c548f8ced6b1eb3eaefd58ce7">_FLASH_NFRP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary protection register.  <a href="#gac2fea48c548f8ced6b1eb3eaefd58ce7">More...</a><br /></td></tr>
<tr class="separator:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register.  <a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register.  <a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register.  <a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ecc10cf8974601a658b04a49d4d03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ecc10cf8974601a658b04a49d4d03f">_FLASH_WAIT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga94ecc10cf8974601a658b04a49d4d03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Wait state register.  <a href="#ga94ecc10cf8974601a658b04a49d4d03f">More...</a><br /></td></tr>
<tr class="separator:ga94ecc10cf8974601a658b04a49d4d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">_FLASH_NCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2 reset value  <a href="#ga2d99a5b6f8c2d8d3ba605366ac35cedb">More...</a><br /></td></tr>
<tr class="separator:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13ab6bc2c1d6235a6545c10472c956e8">_FLASH_FRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register reset value.  <a href="#ga13ab6bc2c1d6235a6545c10472c956e8">More...</a><br /></td></tr>
<tr class="separator:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga069d81d3ef7205dff3648a1efa9e31ec">_FLASH_NFRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary protection register reset value.  <a href="#ga069d81d3ef7205dff3648a1efa9e31ec">More...</a><br /></td></tr>
<tr class="separator:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c1ee977f2f9ed9cf621432e416533a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3c1ee977f2f9ed9cf621432e416533a">_FLASH_WAIT_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae3c1ee977f2f9ed9cf621432e416533a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Wait state register reset value.  <a href="#gae3c1ee977f2f9ed9cf621432e416533a">More...</a><br /></td></tr>
<tr class="separator:gae3c1ee977f2f9ed9cf621432e416533a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2306166e4c273545023d9641c70b7339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2306166e4c273545023d9641c70b7339">_FLASH_CR1_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2306166e4c273545023d9641c70b7339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0].  <a href="#ga2306166e4c273545023d9641c70b7339">More...</a><br /></td></tr>
<tr class="separator:ga2306166e4c273545023d9641c70b7339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">_FLASH_CR1_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0].  <a href="#gaf3a272d9f682bdb1d4c8a295d00ceb5c">More...</a><br /></td></tr>
<tr class="separator:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga312fdc877b1a978205c22dbb9d6c87b9">_FLASH_CR1_AHALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Active-halt mode [0].  <a href="#ga312fdc877b1a978205c22dbb9d6c87b9">More...</a><br /></td></tr>
<tr class="separator:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775985816a06c11b2bb88d6c1f6f33c0">_FLASH_CR1_HALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Halt mode [0].  <a href="#ga775985816a06c11b2bb88d6c1f6f33c0">More...</a><br /></td></tr>
<tr class="separator:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad58fcc102c73ee55f180f5987a47ae4a">_FLASH_CR2_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad58fcc102c73ee55f180f5987a47ae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#gad58fcc102c73ee55f180f5987a47ae4a">More...</a><br /></td></tr>
<tr class="separator:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bbc994af06896b2fe331b589821879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48bbc994af06896b2fe331b589821879">_FLASH_CR2_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga48bbc994af06896b2fe331b589821879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga48bbc994af06896b2fe331b589821879">More...</a><br /></td></tr>
<tr class="separator:ga48bbc994af06896b2fe331b589821879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a225aeb948a35602582787254e67d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a225aeb948a35602582787254e67d78">_FLASH_CR2_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6a225aeb948a35602582787254e67d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga6a225aeb948a35602582787254e67d78">More...</a><br /></td></tr>
<tr class="separator:ga6a225aeb948a35602582787254e67d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5bfac4b26f23b23bfb4f563af4e393eb">_FLASH_CR2_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga5bfac4b26f23b23bfb4f563af4e393eb">More...</a><br /></td></tr>
<tr class="separator:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146141b80bb74607bda14db306953ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7146141b80bb74607bda14db306953ea">_FLASH_CR2_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7146141b80bb74607bda14db306953ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga7146141b80bb74607bda14db306953ea">More...</a><br /></td></tr>
<tr class="separator:ga7146141b80bb74607bda14db306953ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga92afd00d0e8ad957255aa9387e779e0b">_FLASH_IAPSR_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92afd00d0e8ad957255aa9387e779e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0].  <a href="#ga92afd00d0e8ad957255aa9387e779e0b">More...</a><br /></td></tr>
<tr class="separator:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga85e2ce4e13c29128ef780e241eac06f8">_FLASH_IAPSR_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga85e2ce4e13c29128ef780e241eac06f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0].  <a href="#ga85e2ce4e13c29128ef780e241eac06f8">More...</a><br /></td></tr>
<tr class="separator:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88ee1ee94759812ec3b3a279d9d741e3">_FLASH_IAPSR_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0].  <a href="#ga88ee1ee94759812ec3b3a279d9d741e3">More...</a><br /></td></tr>
<tr class="separator:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80704c60b5af853d5b1f16faa2d96b2d">_FLASH_IAPSR_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0].  <a href="#ga80704c60b5af853d5b1f16faa2d96b2d">More...</a><br /></td></tr>
<tr class="separator:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59a3232797b2ce85c29aed2b49dc03dd">_FLASH_IAPSR_HVOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of high voltage flag [0].  <a href="#ga59a3232797b2ce85c29aed2b49dc03dd">More...</a><br /></td></tr>
<tr class="separator:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51736af0511ca26787e12f970b761ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae51736af0511ca26787e12f970b761ac">_FLASH_WAIT_WAIT</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae51736af0511ca26787e12f970b761ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [1:0].  <a href="#gae51736af0511ca26787e12f970b761ac">More...</a><br /></td></tr>
<tr class="separator:gae51736af0511ca26787e12f970b761ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab43ace0a6c7e1ffb85e821d65ef93824">_FLASH_WAIT_WAIT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [0].  <a href="#gab43ace0a6c7e1ffb85e821d65ef93824">More...</a><br /></td></tr>
<tr class="separator:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5c01b78128943aedf7056817c99073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d5c01b78128943aedf7056817c99073">_FLASH_WAIT_WAIT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8d5c01b78128943aedf7056817c99073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [1].  <a href="#ga8d5c01b78128943aedf7056817c99073">More...</a><br /></td></tr>
<tr class="separator:ga8d5c01b78128943aedf7056817c99073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register.  <a href="#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">_RST_SR_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0].  <a href="#ga0c4a9b04f8f89f096ba180f63bb78f0d">More...</a><br /></td></tr>
<tr class="separator:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae558a0a7c561385ae7f81a761df74679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae558a0a7c561385ae7f81a761df74679">_RST_SR_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae558a0a7c561385ae7f81a761df74679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0].  <a href="#gae558a0a7c561385ae7f81a761df74679">More...</a><br /></td></tr>
<tr class="separator:gae558a0a7c561385ae7f81a761df74679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b0bf6035d9c4ae2dc6950627e7672e">_RST_SR_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0].  <a href="#ga88b0bf6035d9c4ae2dc6950627e7672e">More...</a><br /></td></tr>
<tr class="separator:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d6c75d076581476b7cf54426e7b7eb">_RST_SR_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01d6c75d076581476b7cf54426e7b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0].  <a href="#ga01d6c75d076581476b7cf54426e7b7eb">More...</a><br /></td></tr>
<tr class="separator:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cebfa9792934fb059b445b420a14da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cebfa9792934fb059b445b420a14da9">_RST_SR_EMCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cebfa9792934fb059b445b420a14da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC reset flag [0].  <a href="#ga9cebfa9792934fb059b445b420a14da9">More...</a><br /></td></tr>
<tr class="separator:ga9cebfa9792934fb059b445b420a14da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e73087a01256789b025e2ffa35bb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e73087a01256789b025e2ffa35bb9c">_CLK_SMD0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga50e73087a01256789b025e2ffa35bb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 RTC clock config. register.  <a href="#ga50e73087a01256789b025e2ffa35bb9c">More...</a><br /></td></tr>
<tr class="separator:ga50e73087a01256789b025e2ffa35bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2902ba7d33867a7168cb498137164a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2902ba7d33867a7168cb498137164a0">_CLK_SMD1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gad2902ba7d33867a7168cb498137164a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 RTC clock config. register.  <a href="#gad2902ba7d33867a7168cb498137164a0">More...</a><br /></td></tr>
<tr class="separator:gad2902ba7d33867a7168cb498137164a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f10aab2cc9333dde11027b0a3412bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9f10aab2cc9333dde11027b0a3412bd">_CLK_SMD2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae9f10aab2cc9333dde11027b0a3412bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 RTC clock config. register.  <a href="#gae9f10aab2cc9333dde11027b0a3412bd">More...</a><br /></td></tr>
<tr class="separator:gae9f10aab2cc9333dde11027b0a3412bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7972e9d82891ab69d25d25b6c95e787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7972e9d82891ab69d25d25b6c95e787">_CLK_SMD3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf7972e9d82891ab69d25d25b6c95e787"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 RTC clock config. register.  <a href="#gaf7972e9d82891ab69d25d25b6c95e787">More...</a><br /></td></tr>
<tr class="separator:gaf7972e9d82891ab69d25d25b6c95e787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec28e0e69398bf843a2207f9f926487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5ec28e0e69398bf843a2207f9f926487">_CLK_SMD4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5ec28e0e69398bf843a2207f9f926487"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 RTC clock config. register.  <a href="#ga5ec28e0e69398bf843a2207f9f926487">More...</a><br /></td></tr>
<tr class="separator:ga5ec28e0e69398bf843a2207f9f926487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647d8b7f5d660ca49351229fdaf6a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab647d8b7f5d660ca49351229fdaf6a52">_CLK_SMD5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gab647d8b7f5d660ca49351229fdaf6a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 RTC clock config. register.  <a href="#gab647d8b7f5d660ca49351229fdaf6a52">More...</a><br /></td></tr>
<tr class="separator:gab647d8b7f5d660ca49351229fdaf6a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab630fe71b3e53ee793d2fa448027e32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab630fe71b3e53ee793d2fa448027e32b">_CLK_PLLDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gab630fe71b3e53ee793d2fa448027e32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register.  <a href="#gab630fe71b3e53ee793d2fa448027e32b">More...</a><br /></td></tr>
<tr class="separator:gab630fe71b3e53ee793d2fa448027e32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac031dd7b24dd6268df870bd4c1fdc6eb">_CLK_AWUDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU divider register.  <a href="#gac031dd7b24dd6268df870bd4c1fdc6eb">More...</a><br /></td></tr>
<tr class="separator:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa712357f99ef5eae94a1e8a497583b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa712357f99ef5eae94a1e8a497583b52">_CLK_ICKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaa712357f99ef5eae94a1e8a497583b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register.  <a href="#gaa712357f99ef5eae94a1e8a497583b52">More...</a><br /></td></tr>
<tr class="separator:gaa712357f99ef5eae94a1e8a497583b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18abc7321ad081ac78bafe3594679fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18abc7321ad081ac78bafe3594679fde">_CLK_ECKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga18abc7321ad081ac78bafe3594679fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register.  <a href="#ga18abc7321ad081ac78bafe3594679fde">More...</a><br /></td></tr>
<tr class="separator:ga18abc7321ad081ac78bafe3594679fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2361525e37d40f89f2387769ea5d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2361525e37d40f89f2387769ea5d0dc">_CLK_PLLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gad2361525e37d40f89f2387769ea5d0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register.  <a href="#gad2361525e37d40f89f2387769ea5d0dc">More...</a><br /></td></tr>
<tr class="separator:gad2361525e37d40f89f2387769ea5d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775044d595b4f5e8265128d379c0c5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775044d595b4f5e8265128d379c0c5ec">_CLK_CMSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga775044d595b4f5e8265128d379c0c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register.  <a href="#ga775044d595b4f5e8265128d379c0c5ec">More...</a><br /></td></tr>
<tr class="separator:ga775044d595b4f5e8265128d379c0c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa86a185adeb0a04d5761e8b8c389dafc">_CLK_SWR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register.  <a href="#gaa86a185adeb0a04d5761e8b8c389dafc">More...</a><br /></td></tr>
<tr class="separator:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d51190301dd7cc424664a926613034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d51190301dd7cc424664a926613034">_CLK_SWCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gaf8d51190301dd7cc424664a926613034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register.  <a href="#gaf8d51190301dd7cc424664a926613034">More...</a><br /></td></tr>
<tr class="separator:gaf8d51190301dd7cc424664a926613034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register.  <a href="#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0cef473b6c33f6a950dc21ab69d3393">_CLK_CSSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register.  <a href="#gaf0cef473b6c33f6a950dc21ab69d3393">More...</a><br /></td></tr>
<tr class="separator:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850c7ae8b7db79bd9466343933356b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad850c7ae8b7db79bd9466343933356b9">_CLK_HSITRIMR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:gad850c7ae8b7db79bd9466343933356b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register.  <a href="#gad850c7ae8b7db79bd9466343933356b9">More...</a><br /></td></tr>
<tr class="separator:gad850c7ae8b7db79bd9466343933356b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cc65b6907d95706ced2e213803e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59cc65b6907d95706ced2e213803e085">_CLK_SWIMCCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:ga59cc65b6907d95706ced2e213803e085"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register.  <a href="#ga59cc65b6907d95706ced2e213803e085">More...</a><br /></td></tr>
<tr class="separator:ga59cc65b6907d95706ced2e213803e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f0f0d1dfb7b3537d2da6c4d12e813ee">_CLK_CCODIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register.  <a href="#ga8f0f0d1dfb7b3537d2da6c4d12e813ee">More...</a><br /></td></tr>
<tr class="separator:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98841c5fe061ba24a4418b6bbf2c7de7">_CLK_ADCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register.  <a href="#ga98841c5fe061ba24a4418b6bbf2c7de7">More...</a><br /></td></tr>
<tr class="separator:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd74da51da01393577874a707090d66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd74da51da01393577874a707090d66f">_CLK_SMD0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabd74da51da01393577874a707090d66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 RTC clock config. register reset value.  <a href="#gabd74da51da01393577874a707090d66f">More...</a><br /></td></tr>
<tr class="separator:gabd74da51da01393577874a707090d66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965abeea92c36a27edfe4f1bb0d52475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga965abeea92c36a27edfe4f1bb0d52475">_CLK_SMD1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga965abeea92c36a27edfe4f1bb0d52475"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 RTC clock config. register reset value.  <a href="#ga965abeea92c36a27edfe4f1bb0d52475">More...</a><br /></td></tr>
<tr class="separator:ga965abeea92c36a27edfe4f1bb0d52475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cec836d1c153fff5fd5effc6fd0268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga23cec836d1c153fff5fd5effc6fd0268">_CLK_SMD2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga23cec836d1c153fff5fd5effc6fd0268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 RTC clock config. register reset value.  <a href="#ga23cec836d1c153fff5fd5effc6fd0268">More...</a><br /></td></tr>
<tr class="separator:ga23cec836d1c153fff5fd5effc6fd0268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8887076a91114d6d0cbbafa9c325a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaae8887076a91114d6d0cbbafa9c325a2">_CLK_SMD3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae8887076a91114d6d0cbbafa9c325a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 RTC clock config. register reset value.  <a href="#gaae8887076a91114d6d0cbbafa9c325a2">More...</a><br /></td></tr>
<tr class="separator:gaae8887076a91114d6d0cbbafa9c325a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fffc48ab6a85da8a66f24749862a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90fffc48ab6a85da8a66f24749862a2c">_CLK_SMD4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90fffc48ab6a85da8a66f24749862a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 RTC clock config. register reset value.  <a href="#ga90fffc48ab6a85da8a66f24749862a2c">More...</a><br /></td></tr>
<tr class="separator:ga90fffc48ab6a85da8a66f24749862a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47eb50567c97051534410b3652cc6cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47eb50567c97051534410b3652cc6cc2">_CLK_SMD5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47eb50567c97051534410b3652cc6cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 RTC clock config. register reset value.  <a href="#ga47eb50567c97051534410b3652cc6cc2">More...</a><br /></td></tr>
<tr class="separator:ga47eb50567c97051534410b3652cc6cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d097dbf847e608a37712f2d51eb854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9d097dbf847e608a37712f2d51eb854">_CLK_PLLDIV_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad9d097dbf847e608a37712f2d51eb854"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register reset value.  <a href="#gad9d097dbf847e608a37712f2d51eb854">More...</a><br /></td></tr>
<tr class="separator:gad9d097dbf847e608a37712f2d51eb854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af866a5fa931af709a786a5afec6f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2af866a5fa931af709a786a5afec6f3a">_CLK_AWUDIV_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2af866a5fa931af709a786a5afec6f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU divider register reset value.  <a href="#ga2af866a5fa931af709a786a5afec6f3a">More...</a><br /></td></tr>
<tr class="separator:ga2af866a5fa931af709a786a5afec6f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864d7e45dfe688492fa03487ab1b3337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga864d7e45dfe688492fa03487ab1b3337">_CLK_ICKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga864d7e45dfe688492fa03487ab1b3337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register reset value.  <a href="#ga864d7e45dfe688492fa03487ab1b3337">More...</a><br /></td></tr>
<tr class="separator:ga864d7e45dfe688492fa03487ab1b3337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744e0e12569fed46acb00381964fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5744e0e12569fed46acb00381964fdae">_CLK_ECKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5744e0e12569fed46acb00381964fdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register reset value.  <a href="#ga5744e0e12569fed46acb00381964fdae">More...</a><br /></td></tr>
<tr class="separator:ga5744e0e12569fed46acb00381964fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfef8323bee22eeeaa2df3722d8b266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdfef8323bee22eeeaa2df3722d8b266">_CLK_PLLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gabdfef8323bee22eeeaa2df3722d8b266"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register reset value.  <a href="#gabdfef8323bee22eeeaa2df3722d8b266">More...</a><br /></td></tr>
<tr class="separator:gabdfef8323bee22eeeaa2df3722d8b266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga66566a3352b8d436ac6b2b6fd2130407">_CLK_CMSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga66566a3352b8d436ac6b2b6fd2130407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register reset value.  <a href="#ga66566a3352b8d436ac6b2b6fd2130407">More...</a><br /></td></tr>
<tr class="separator:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1db98bf1105493d11de8adbcc5eecdf">_CLK_SWR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:gae1db98bf1105493d11de8adbcc5eecdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register reset value.  <a href="#gae1db98bf1105493d11de8adbcc5eecdf">More...</a><br /></td></tr>
<tr class="separator:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11236e65a4de3d5905128e7e73dcac0e">_CLK_SWCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11236e65a4de3d5905128e7e73dcac0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register reset value.  <a href="#ga11236e65a4de3d5905128e7e73dcac0e">More...</a><br /></td></tr>
<tr class="separator:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x18)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3218152b4d950fb9b74841cfec3984d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3218152b4d950fb9b74841cfec3984d6">_CLK_CSSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3218152b4d950fb9b74841cfec3984d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register reset value.  <a href="#ga3218152b4d950fb9b74841cfec3984d6">More...</a><br /></td></tr>
<tr class="separator:ga3218152b4d950fb9b74841cfec3984d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9b74352230d1953e9845d2bdaf682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccb9b74352230d1953e9845d2bdaf682">_CLK_HSITRIMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaccb9b74352230d1953e9845d2bdaf682"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register reset value.  <a href="#gaccb9b74352230d1953e9845d2bdaf682">More...</a><br /></td></tr>
<tr class="separator:gaccb9b74352230d1953e9845d2bdaf682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f07c230a2813eef61b70dfb2217a04">_CLK_SWIMCCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7f07c230a2813eef61b70dfb2217a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register reset value.  <a href="#gaf7f07c230a2813eef61b70dfb2217a04">More...</a><br /></td></tr>
<tr class="separator:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdda071fe3905150529b27d150805ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cdda071fe3905150529b27d150805ea">_CLK_CCODIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6cdda071fe3905150529b27d150805ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register reset value.  <a href="#ga6cdda071fe3905150529b27d150805ea">More...</a><br /></td></tr>
<tr class="separator:ga6cdda071fe3905150529b27d150805ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26ccdb9ef358a9c9e3f3c3a67e3167c6">_CLK_ADCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x20)</td></tr>
<tr class="memdesc:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register reset value.  <a href="#ga26ccdb9ef358a9c9e3f3c3a67e3167c6">More...</a><br /></td></tr>
<tr class="separator:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad278b74fd1a2b8af405dc1e79b53f9ef">_CLK_SMD_CK_SW</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [1:0].  <a href="#gad278b74fd1a2b8af405dc1e79b53f9ef">More...</a><br /></td></tr>
<tr class="separator:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18410038040ddea98983093cb9983ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18410038040ddea98983093cb9983ec4">_CLK_SMD_CK_SW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18410038040ddea98983093cb9983ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0].  <a href="#ga18410038040ddea98983093cb9983ec4">More...</a><br /></td></tr>
<tr class="separator:ga18410038040ddea98983093cb9983ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476fd0f1be4ef0e3f89d9ab80dea83b7">_CLK_SMD_CK_SW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [1].  <a href="#ga476fd0f1be4ef0e3f89d9ab80dea83b7">More...</a><br /></td></tr>
<tr class="separator:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a80e64144ab81b3323152d63b42bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa0a80e64144ab81b3323152d63b42bce">_CLK_SMD_SMED_DIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa0a80e64144ab81b3323152d63b42bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2:0].  <a href="#gaa0a80e64144ab81b3323152d63b42bce">More...</a><br /></td></tr>
<tr class="separator:gaa0a80e64144ab81b3323152d63b42bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2450615bff71c1e4fe5cf4b6cae34dba">_CLK_SMD_SMED_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [0].  <a href="#ga2450615bff71c1e4fe5cf4b6cae34dba">More...</a><br /></td></tr>
<tr class="separator:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1840d1a6b09cd24b76bb10d029667480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1840d1a6b09cd24b76bb10d029667480">_CLK_SMD_SMED_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1840d1a6b09cd24b76bb10d029667480"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [1].  <a href="#ga1840d1a6b09cd24b76bb10d029667480">More...</a><br /></td></tr>
<tr class="separator:ga1840d1a6b09cd24b76bb10d029667480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6ee73c7265781d339166a3b91c302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga74c6ee73c7265781d339166a3b91c302">_CLK_SMD_SMED_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga74c6ee73c7265781d339166a3b91c302"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2].  <a href="#ga74c6ee73c7265781d339166a3b91c302">More...</a><br /></td></tr>
<tr class="separator:ga74c6ee73c7265781d339166a3b91c302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b9540fef9c299d183f815ee716348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga101b9540fef9c299d183f815ee716348">_CLK_PLLDIV_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga101b9540fef9c299d183f815ee716348"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [1:0].  <a href="#ga101b9540fef9c299d183f815ee716348">More...</a><br /></td></tr>
<tr class="separator:ga101b9540fef9c299d183f815ee716348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283b4f4e8129536b993bae686b561722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga283b4f4e8129536b993bae686b561722">_CLK_PLLDIV_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga283b4f4e8129536b993bae686b561722"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [0].  <a href="#ga283b4f4e8129536b993bae686b561722">More...</a><br /></td></tr>
<tr class="separator:ga283b4f4e8129536b993bae686b561722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa76e7b565a7d0d2e0f2b34fb71ff4a58">_CLK_PLLDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [1].  <a href="#gaa76e7b565a7d0d2e0f2b34fb71ff4a58">More...</a><br /></td></tr>
<tr class="separator:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4069607d810f33ae2211641e6047ceaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4069607d810f33ae2211641e6047ceaa">_CLK_PLLDIV_PRES_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4069607d810f33ae2211641e6047ceaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2:0].  <a href="#ga4069607d810f33ae2211641e6047ceaa">More...</a><br /></td></tr>
<tr class="separator:ga4069607d810f33ae2211641e6047ceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34af119612c9d803cef4adc6bd8a68b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34af119612c9d803cef4adc6bd8a68b5">_CLK_PLLDIV_PRES_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga34af119612c9d803cef4adc6bd8a68b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [0].  <a href="#ga34af119612c9d803cef4adc6bd8a68b5">More...</a><br /></td></tr>
<tr class="separator:ga34af119612c9d803cef4adc6bd8a68b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa271acab3b2853502cf17441c76ce6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa271acab3b2853502cf17441c76ce6bd">_CLK_PLLDIV_PRES_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa271acab3b2853502cf17441c76ce6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [1].  <a href="#gaa271acab3b2853502cf17441c76ce6bd">More...</a><br /></td></tr>
<tr class="separator:gaa271acab3b2853502cf17441c76ce6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga83be68cd470bdaebcde1cf4606afc8f8">_CLK_AWUDIV_DIV</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [3:0].  <a href="#ga83be68cd470bdaebcde1cf4606afc8f8">More...</a><br /></td></tr>
<tr class="separator:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a9df12bd3a5254c4832b069cd2026f4">_CLK_AWUDIV_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [0].  <a href="#ga6a9df12bd3a5254c4832b069cd2026f4">More...</a><br /></td></tr>
<tr class="separator:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755da9028c45cf2956d52e7cf63f43e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga755da9028c45cf2956d52e7cf63f43e8">_CLK_AWUDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga755da9028c45cf2956d52e7cf63f43e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [1].  <a href="#ga755da9028c45cf2956d52e7cf63f43e8">More...</a><br /></td></tr>
<tr class="separator:ga755da9028c45cf2956d52e7cf63f43e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33c6278fb9a6e6fc76d1e3ad62c8cee2">_CLK_AWUDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [2].  <a href="#ga33c6278fb9a6e6fc76d1e3ad62c8cee2">More...</a><br /></td></tr>
<tr class="separator:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacdaf9a263ff482bd6c9785ca64b2d011">_CLK_AWUDIV_DIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [3].  <a href="#gacdaf9a263ff482bd6c9785ca64b2d011">More...</a><br /></td></tr>
<tr class="separator:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga555b18390da515921b83ae7fd7fa8a9d">_CLK_ICKR_HSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga555b18390da515921b83ae7fd7fa8a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0].  <a href="#ga555b18390da515921b83ae7fd7fa8a9d">More...</a><br /></td></tr>
<tr class="separator:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">_CLK_ICKR_HSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready [0].  <a href="#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">More...</a><br /></td></tr>
<tr class="separator:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9d9878da191fc04df253996cc34f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c9d9878da191fc04df253996cc34f76">_CLK_ICKR_FHWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5c9d9878da191fc04df253996cc34f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes [0].  <a href="#ga5c9d9878da191fc04df253996cc34f76">More...</a><br /></td></tr>
<tr class="separator:ga5c9d9878da191fc04df253996cc34f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907df26d70baa5435836f26c04eb32e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga907df26d70baa5435836f26c04eb32e6">_CLK_ICKR_LSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga907df26d70baa5435836f26c04eb32e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable [0].  <a href="#ga907df26d70baa5435836f26c04eb32e6">More...</a><br /></td></tr>
<tr class="separator:ga907df26d70baa5435836f26c04eb32e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">_CLK_ICKR_LSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready [0].  <a href="#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">More...</a><br /></td></tr>
<tr class="separator:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e693873f5a313ffd552ced6f0e28455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e693873f5a313ffd552ced6f0e28455">_CLK_ICKR_REGAH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3e693873f5a313ffd552ced6f0e28455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode [0].  <a href="#ga3e693873f5a313ffd552ced6f0e28455">More...</a><br /></td></tr>
<tr class="separator:ga3e693873f5a313ffd552ced6f0e28455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b0a1c1343162997bec68f825d665bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10b0a1c1343162997bec68f825d665bd">_CLK_ECKR_HSEEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10b0a1c1343162997bec68f825d665bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable [0].  <a href="#ga10b0a1c1343162997bec68f825d665bd">More...</a><br /></td></tr>
<tr class="separator:ga10b0a1c1343162997bec68f825d665bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cac33e4a07cfd0b76f01e26813a3622">_CLK_ECKR_HSERDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready [0].  <a href="#ga5cac33e4a07cfd0b76f01e26813a3622">More...</a><br /></td></tr>
<tr class="separator:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1558134e15a7d8a52ca9a8ce504adb37">_CLK_PLLR_PLLON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL power-down [0].  <a href="#ga1558134e15a7d8a52ca9a8ce504adb37">More...</a><br /></td></tr>
<tr class="separator:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99aeccf46448daca1ee38591ef5d6986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99aeccf46448daca1ee38591ef5d6986">_CLK_PLLR_LOCKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga99aeccf46448daca1ee38591ef5d6986"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL lock signal [0].  <a href="#ga99aeccf46448daca1ee38591ef5d6986">More...</a><br /></td></tr>
<tr class="separator:ga99aeccf46448daca1ee38591ef5d6986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5859396048bcf4eb463e2dddc25c4c5">_CLK_PLLR_REF_SEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock input reference clock selection [0].  <a href="#gaf5859396048bcf4eb463e2dddc25c4c5">More...</a><br /></td></tr>
<tr class="separator:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97ac6171bcd618e0c7fc1507eebe09aa">_CLK_PLLR_BYPASS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bypass [0].  <a href="#ga97ac6171bcd618e0c7fc1507eebe09aa">More...</a><br /></td></tr>
<tr class="separator:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1f69789dd91042f731c29423875e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf1f69789dd91042f731c29423875e7d">_CLK_PLLR_SSCG_CTRL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabf1f69789dd91042f731c29423875e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread spectrum control modulation [0].  <a href="#gabf1f69789dd91042f731c29423875e7d">More...</a><br /></td></tr>
<tr class="separator:gabf1f69789dd91042f731c29423875e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf8b11948564b8e07c83bb144d078e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cf8b11948564b8e07c83bb144d078e9">_CLK_PLLR_SPREAD_CTRL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9cf8b11948564b8e07c83bb144d078e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spread input [0].  <a href="#ga9cf8b11948564b8e07c83bb144d078e9">More...</a><br /></td></tr>
<tr class="separator:ga9cf8b11948564b8e07c83bb144d078e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526a026e35d680ad68915bfb5a728fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga526a026e35d680ad68915bfb5a728fb1">_CLK_PLLR_PLL_LOCK_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga526a026e35d680ad68915bfb5a728fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL unlock interrupt enable [0].  <a href="#ga526a026e35d680ad68915bfb5a728fb1">More...</a><br /></td></tr>
<tr class="separator:ga526a026e35d680ad68915bfb5a728fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88d25cdb5be2127ec3bdbe39321f4536">_CLK_SWCR_SWBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag [0].  <a href="#ga88d25cdb5be2127ec3bdbe39321f4536">More...</a><br /></td></tr>
<tr class="separator:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d8c58964e31f84d738c7d0046e1efe">_CLK_SWCR_SWEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9d8c58964e31f84d738c7d0046e1efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable [0].  <a href="#gac9d8c58964e31f84d738c7d0046e1efe">More...</a><br /></td></tr>
<tr class="separator:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade70c1eb591ba2e4055127497be05391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gade70c1eb591ba2e4055127497be05391">_CLK_SWCR_SWIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gade70c1eb591ba2e4055127497be05391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable [0].  <a href="#gade70c1eb591ba2e4055127497be05391">More...</a><br /></td></tr>
<tr class="separator:gade70c1eb591ba2e4055127497be05391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7faa08fdb3a3bff0e62f66dae51d8762">_CLK_SWCR_SWIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag [0].  <a href="#ga7faa08fdb3a3bff0e62f66dae51d8762">More...</a><br /></td></tr>
<tr class="separator:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54084df019151f01c54bad41056306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac54084df019151f01c54bad41056306c">_CLK_CKDIVR_CPUDIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac54084df019151f01c54bad41056306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2:0].  <a href="#gac54084df019151f01c54bad41056306c">More...</a><br /></td></tr>
<tr class="separator:gac54084df019151f01c54bad41056306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e5bbadb54f19006d45b756154e9e39d">_CLK_CKDIVR_CPUDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e5bbadb54f19006d45b756154e9e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [0].  <a href="#ga6e5bbadb54f19006d45b756154e9e39d">More...</a><br /></td></tr>
<tr class="separator:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fa2760c5c3ed037c844fab9f4926b78">_CLK_CKDIVR_CPUDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [1].  <a href="#ga3fa2760c5c3ed037c844fab9f4926b78">More...</a><br /></td></tr>
<tr class="separator:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86f686601865b43ec59200d25b80e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf86f686601865b43ec59200d25b80e63">_CLK_CKDIVR_CPUDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86f686601865b43ec59200d25b80e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2].  <a href="#gaf86f686601865b43ec59200d25b80e63">More...</a><br /></td></tr>
<tr class="separator:gaf86f686601865b43ec59200d25b80e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">_CLK_CKDIVR_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0].  <a href="#ga3ba6f2643a33fbe53cb81f13867f7cb4">More...</a><br /></td></tr>
<tr class="separator:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8fdb156345b1b53469a33d7a03792e6">_CLK_CKDIVR_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa8fdb156345b1b53469a33d7a03792e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0].  <a href="#gaa8fdb156345b1b53469a33d7a03792e6">More...</a><br /></td></tr>
<tr class="separator:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga790ba1bf4f9ff362d307b131e2163f3d">_CLK_CKDIVR_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1].  <a href="#ga790ba1bf4f9ff362d307b131e2163f3d">More...</a><br /></td></tr>
<tr class="separator:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2841604029c57eb242339e7cf2cb6b">_CLK_PCKENR1_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e2841604029c57eb242339e7cf2cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0]  <a href="#ga6e2841604029c57eb242339e7cf2cb6b">More...</a><br /></td></tr>
<tr class="separator:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f7cd016ceea95c1dcb03691cb5492e3">_CLK_PCKENR1_PORT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PORT0 [0]  <a href="#ga0f7cd016ceea95c1dcb03691cb5492e3">More...</a><br /></td></tr>
<tr class="separator:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54dcd2e0bb7856983c1b00af526f3b7d">_CLK_PCKENR1_UART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART [0]  <a href="#ga54dcd2e0bb7856983c1b00af526f3b7d">More...</a><br /></td></tr>
<tr class="separator:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e08881c058d86e544ed5057c276e461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e08881c058d86e544ed5057c276e461">_CLK_PCKENR1_DALI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0e08881c058d86e544ed5057c276e461"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable DALI [0]  <a href="#ga0e08881c058d86e544ed5057c276e461">More...</a><br /></td></tr>
<tr class="separator:ga0e08881c058d86e544ed5057c276e461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58272d43d02a51652644a3a664d0847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab58272d43d02a51652644a3a664d0847">_CLK_PCKENR1_STMR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab58272d43d02a51652644a3a664d0847"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable STMR [0]  <a href="#gab58272d43d02a51652644a3a664d0847">More...</a><br /></td></tr>
<tr class="separator:gab58272d43d02a51652644a3a664d0847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395614b6bed58aff8695df913b7ef58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa395614b6bed58aff8695df913b7ef58">_CLK_PCKENR1_PORT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa395614b6bed58aff8695df913b7ef58"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PORT1 [0]  <a href="#gaa395614b6bed58aff8695df913b7ef58">More...</a><br /></td></tr>
<tr class="separator:gaa395614b6bed58aff8695df913b7ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e286de6e097f273bed855ab938de8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1e286de6e097f273bed855ab938de8b">_CLK_PCKENR1_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab1e286de6e097f273bed855ab938de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0]  <a href="#gab1e286de6e097f273bed855ab938de8b">More...</a><br /></td></tr>
<tr class="separator:gab1e286de6e097f273bed855ab938de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec">_CLK_PCKENR1_ADC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC [0]  <a href="#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec">More...</a><br /></td></tr>
<tr class="separator:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15abadcef221f0847347fc2696c207d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga15abadcef221f0847347fc2696c207d9">_CLK_CSSR_CSSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga15abadcef221f0847347fc2696c207d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable [0].  <a href="#ga15abadcef221f0847347fc2696c207d9">More...</a><br /></td></tr>
<tr class="separator:ga15abadcef221f0847347fc2696c207d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">_CLK_CSSR_AUX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock [0].  <a href="#ga1a98de761ea4f0a7d4ebbe1ea5f75897">More...</a><br /></td></tr>
<tr class="separator:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb30095f58aa64862b21b603515012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddb30095f58aa64862b21b603515012c">_CLK_CSSR_CSSDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaddb30095f58aa64862b21b603515012c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable [0].  <a href="#gaddb30095f58aa64862b21b603515012c">More...</a><br /></td></tr>
<tr class="separator:gaddb30095f58aa64862b21b603515012c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f88f7095ed0babab5b662cc3e3558f1">_CLK_CSSR_CSSD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection [0].  <a href="#ga6f88f7095ed0babab5b662cc3e3558f1">More...</a><br /></td></tr>
<tr class="separator:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8fa2cf91fe8a8dd214873e1e75936fb">_CLK_CCOR_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0].  <a href="#gac8fa2cf91fe8a8dd214873e1e75936fb">More...</a><br /></td></tr>
<tr class="separator:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f110d1f104e00bf7b911ddb3ff54b32">_CLK_CCOR_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3:0].  <a href="#ga6f110d1f104e00bf7b911ddb3ff54b32">More...</a><br /></td></tr>
<tr class="separator:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f53500beab6dda4185cfb94a8a82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37f53500beab6dda4185cfb94a8a82c">_CLK_CCOR_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab37f53500beab6dda4185cfb94a8a82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0].  <a href="#gab37f53500beab6dda4185cfb94a8a82c">More...</a><br /></td></tr>
<tr class="separator:gab37f53500beab6dda4185cfb94a8a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">_CLK_CCOR_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1].  <a href="#ga8d16774962aaab8be0e6d9f7cbb6dc88">More...</a><br /></td></tr>
<tr class="separator:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c265ce26f6bd652495abf0c7ad7af5a">_CLK_CCOR_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2].  <a href="#ga6c265ce26f6bd652495abf0c7ad7af5a">More...</a><br /></td></tr>
<tr class="separator:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582c22d162ab271eac21ef165a60cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5582c22d162ab271eac21ef165a60cb8">_CLK_CCOR_CCOSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5582c22d162ab271eac21ef165a60cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3].  <a href="#ga5582c22d162ab271eac21ef165a60cb8">More...</a><br /></td></tr>
<tr class="separator:ga5582c22d162ab271eac21ef165a60cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2632975f5972714265855171124d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d2632975f5972714265855171124d53">_CLK_CCOR_CCORDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8d2632975f5972714265855171124d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready [0].  <a href="#ga8d2632975f5972714265855171124d53">More...</a><br /></td></tr>
<tr class="separator:ga8d2632975f5972714265855171124d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7c57a9c89c29bbaceba163f726830a0">_CLK_CCOR_CCOBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa7c57a9c89c29bbaceba163f726830a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy [0].  <a href="#gaa7c57a9c89c29bbaceba163f726830a0">More...</a><br /></td></tr>
<tr class="separator:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b205bb566f53368475587cfb47ab08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78b205bb566f53368475587cfb47ab08">_CLK_PCKENR2_SMED0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78b205bb566f53368475587cfb47ab08"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED0 [0]  <a href="#ga78b205bb566f53368475587cfb47ab08">More...</a><br /></td></tr>
<tr class="separator:ga78b205bb566f53368475587cfb47ab08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab646cbd6fd46295683a9fe79fd51c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab646cbd6fd46295683a9fe79fd51c80b">_CLK_PCKENR2_SMED1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab646cbd6fd46295683a9fe79fd51c80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED1 [0]  <a href="#gab646cbd6fd46295683a9fe79fd51c80b">More...</a><br /></td></tr>
<tr class="separator:gab646cbd6fd46295683a9fe79fd51c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac001d8716b11ec474e9907f05e8031ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac001d8716b11ec474e9907f05e8031ee">_CLK_PCKENR2_SMED2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac001d8716b11ec474e9907f05e8031ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED2 [0]  <a href="#gac001d8716b11ec474e9907f05e8031ee">More...</a><br /></td></tr>
<tr class="separator:gac001d8716b11ec474e9907f05e8031ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec08ffe0ef10eacee955cd91805e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcec08ffe0ef10eacee955cd91805e03">_CLK_PCKENR2_SMED3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafcec08ffe0ef10eacee955cd91805e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED3 [0]  <a href="#gafcec08ffe0ef10eacee955cd91805e03">More...</a><br /></td></tr>
<tr class="separator:gafcec08ffe0ef10eacee955cd91805e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4249087ba501eb968e794891a77bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c4249087ba501eb968e794891a77bfc">_CLK_PCKENR2_SMED4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c4249087ba501eb968e794891a77bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED4 [0]  <a href="#ga9c4249087ba501eb968e794891a77bfc">More...</a><br /></td></tr>
<tr class="separator:ga9c4249087ba501eb968e794891a77bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d4800ea09cac56336c4d9fe9a90753">_CLK_PCKENR2_SMED5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED5 [0]  <a href="#gaa1d4800ea09cac56336c4d9fe9a90753">More...</a><br /></td></tr>
<tr class="separator:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1adb55ffa6d31ba2109c505f0a53e5ca">_CLK_PCKENR2_MISC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable MISC [0]  <a href="#ga1adb55ffa6d31ba2109c505f0a53e5ca">More...</a><br /></td></tr>
<tr class="separator:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25441e103cfcb259ce3fe7841a4589c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25441e103cfcb259ce3fe7841a4589c3">_CLK_HSITRIMR_TRIM</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25441e103cfcb259ce3fe7841a4589c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2:0].  <a href="#ga25441e103cfcb259ce3fe7841a4589c3">More...</a><br /></td></tr>
<tr class="separator:ga25441e103cfcb259ce3fe7841a4589c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e87b420a30913ddc699a1c66bcd03f4">_CLK_HSITRIMR_TRIM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [0].  <a href="#ga4e87b420a30913ddc699a1c66bcd03f4">More...</a><br /></td></tr>
<tr class="separator:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b893ea7a267897883328639d8d27067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b893ea7a267897883328639d8d27067">_CLK_HSITRIMR_TRIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3b893ea7a267897883328639d8d27067"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [1].  <a href="#ga3b893ea7a267897883328639d8d27067">More...</a><br /></td></tr>
<tr class="separator:ga3b893ea7a267897883328639d8d27067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c6615aa15c2fbe5b020ffcbd21647">_CLK_HSITRIMR_TRIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2].  <a href="#ga549c6615aa15c2fbe5b020ffcbd21647">More...</a><br /></td></tr>
<tr class="separator:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7334d7a63a81e032efd2f504d260bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7334d7a63a81e032efd2f504d260bac">_CLK_SWIMCCR_SWIMCLK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa7334d7a63a81e032efd2f504d260bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider [0].  <a href="#gaa7334d7a63a81e032efd2f504d260bac">More...</a><br /></td></tr>
<tr class="separator:gaa7334d7a63a81e032efd2f504d260bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb4ec70f248709bd3fed323018b7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbb4ec70f248709bd3fed323018b7ebc">_CLK_ADCR_SEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacbb4ec70f248709bd3fed323018b7ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [1:0].  <a href="#gacbb4ec70f248709bd3fed323018b7ebc">More...</a><br /></td></tr>
<tr class="separator:gacbb4ec70f248709bd3fed323018b7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2bb068bd5164ff3d5eb21ff5c624a4c">_CLK_ADCR_SEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [0].  <a href="#gac2bb068bd5164ff3d5eb21ff5c624a4c">More...</a><br /></td></tr>
<tr class="separator:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cd52124bfdca0f4779a7678e395f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4cd52124bfdca0f4779a7678e395f59">_CLK_ADCR_SEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4cd52124bfdca0f4779a7678e395f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [1].  <a href="#gae4cd52124bfdca0f4779a7678e395f59">More...</a><br /></td></tr>
<tr class="separator:gae4cd52124bfdca0f4779a7678e395f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4beb8ca26fdb1015ce75d76c2ffbc6da">_CLK_ADCR_ADC_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [3:0].  <a href="#ga4beb8ca26fdb1015ce75d76c2ffbc6da">More...</a><br /></td></tr>
<tr class="separator:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356664da949b76dddc908e3300ab0ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga356664da949b76dddc908e3300ab0ffb">_CLK_ADCR_ADC_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga356664da949b76dddc908e3300ab0ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [0].  <a href="#ga356664da949b76dddc908e3300ab0ffb">More...</a><br /></td></tr>
<tr class="separator:ga356664da949b76dddc908e3300ab0ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4696cba22a4a4da710090790c316c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d4696cba22a4a4da710090790c316c1">_CLK_ADCR_ADC_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2d4696cba22a4a4da710090790c316c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [1].  <a href="#ga2d4696cba22a4a4da710090790c316c1">More...</a><br /></td></tr>
<tr class="separator:ga2d4696cba22a4a4da710090790c316c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b8034a5e92904e4f1cc8270c445b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b8034a5e92904e4f1cc8270c445b57">_CLK_ADCR_ADC_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94b8034a5e92904e4f1cc8270c445b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [2].  <a href="#ga94b8034a5e92904e4f1cc8270c445b57">More...</a><br /></td></tr>
<tr class="separator:ga94b8034a5e92904e4f1cc8270c445b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8af6bef83407460125652c647d484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8af6bef83407460125652c647d484b">_CLK_ADCR_ADC_DIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8af6bef83407460125652c647d484b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [3].  <a href="#ga0b8af6bef83407460125652c647d484b">More...</a><br /></td></tr>
<tr class="separator:ga0b8af6bef83407460125652c647d484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register.  <a href="#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register.  <a href="#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a89008a9601c8712cb6e0e97f68227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1a89008a9601c8712cb6e0e97f68227">_WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae1a89008a9601c8712cb6e0e97f68227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0].  <a href="#gae1a89008a9601c8712cb6e0e97f68227">More...</a><br /></td></tr>
<tr class="separator:gae1a89008a9601c8712cb6e0e97f68227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">_WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0].  <a href="#ga1bb9f8fb4a51c23c33789409ce6be2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44ab241783523ad708ef74db47abc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c44ab241783523ad708ef74db47abc4">_WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4c44ab241783523ad708ef74db47abc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1].  <a href="#ga4c44ab241783523ad708ef74db47abc4">More...</a><br /></td></tr>
<tr class="separator:ga4c44ab241783523ad708ef74db47abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c67b558adccb49ec77219b080fd25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5c67b558adccb49ec77219b080fd25d">_WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5c67b558adccb49ec77219b080fd25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2].  <a href="#gaf5c67b558adccb49ec77219b080fd25d">More...</a><br /></td></tr>
<tr class="separator:gaf5c67b558adccb49ec77219b080fd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">_WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3].  <a href="#gabd98d8f572af1ba11d13f6c8a66ebe4b">More...</a><br /></td></tr>
<tr class="separator:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4a9a4e65fda2a56fad4828820c2bc6a">_WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4].  <a href="#gad4a9a4e65fda2a56fad4828820c2bc6a">More...</a><br /></td></tr>
<tr class="separator:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e312dfd0e3a5411bf1434d0589d865f">_WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5].  <a href="#ga2e312dfd0e3a5411bf1434d0589d865f">More...</a><br /></td></tr>
<tr class="separator:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf22f95fb2caba9f7992b64e018ad247e">_WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf22f95fb2caba9f7992b64e018ad247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6].  <a href="#gaf22f95fb2caba9f7992b64e018ad247e">More...</a><br /></td></tr>
<tr class="separator:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation (n/a if WWDG enabled by option byte) [0].  <a href="#gadb4ce57fbd4daeb110d66fef96a2b011">More...</a><br /></td></tr>
<tr class="separator:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2070d65d667434ce7bc9fcb08730746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2070d65d667434ce7bc9fcb08730746">_WWDG_WR_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2070d65d667434ce7bc9fcb08730746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0].  <a href="#gac2070d65d667434ce7bc9fcb08730746">More...</a><br /></td></tr>
<tr class="separator:gac2070d65d667434ce7bc9fcb08730746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga797aa2eeae09906f1a5348c54e5a03ea">_WWDG_WR_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0].  <a href="#ga797aa2eeae09906f1a5348c54e5a03ea">More...</a><br /></td></tr>
<tr class="separator:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8b36ea81e6195ce86820fc6f9605c89">_WWDG_WR_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8b36ea81e6195ce86820fc6f9605c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1].  <a href="#gae8b36ea81e6195ce86820fc6f9605c89">More...</a><br /></td></tr>
<tr class="separator:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab96faefe5894b72b6b38a573881c902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab96faefe5894b72b6b38a573881c902">_WWDG_WR_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab96faefe5894b72b6b38a573881c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2].  <a href="#gaab96faefe5894b72b6b38a573881c902">More...</a><br /></td></tr>
<tr class="separator:gaab96faefe5894b72b6b38a573881c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c21752e3816f7aa6e390abed80fc4c9">_WWDG_WR_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3].  <a href="#ga9c21752e3816f7aa6e390abed80fc4c9">More...</a><br /></td></tr>
<tr class="separator:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600e693341add0dde237eb19775f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4600e693341add0dde237eb19775f725">_WWDG_WR_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4600e693341add0dde237eb19775f725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4].  <a href="#ga4600e693341add0dde237eb19775f725">More...</a><br /></td></tr>
<tr class="separator:ga4600e693341add0dde237eb19775f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf7d80024f200c2896c9bfb5320aafa4">_WWDG_WR_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf7d80024f200c2896c9bfb5320aafa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5].  <a href="#gacf7d80024f200c2896c9bfb5320aafa4">More...</a><br /></td></tr>
<tr class="separator:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2ea6bd408380593cd73abba7b03fc5">_WWDG_WR_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6].  <a href="#ga9a2ea6bd408380593cd73abba7b03fc5">More...</a><br /></td></tr>
<tr class="separator:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register.  <a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register.  <a href="#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register.  <a href="#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaadcbdb8461dab29c7c57082b27d4410f">_IWDG_KR_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gaadcbdb8461dab29c7c57082b27d4410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable.  <a href="#gaadcbdb8461dab29c7c57082b27d4410f">More...</a><br /></td></tr>
<tr class="separator:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528dd431d16c44bc5617b969e62f200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga528dd431d16c44bc5617b969e62f200d">_IWDG_KR_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga528dd431d16c44bc5617b969e62f200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh.  <a href="#ga528dd431d16c44bc5617b969e62f200d">More...</a><br /></td></tr>
<tr class="separator:ga528dd431d16c44bc5617b969e62f200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897c65f7befd920ae94773a9e23f13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac897c65f7befd920ae94773a9e23f13d">_IWDG_KR_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gac897c65f7befd920ae94773a9e23f13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR.  <a href="#gac897c65f7befd920ae94773a9e23f13d">More...</a><br /></td></tr>
<tr class="separator:gac897c65f7befd920ae94773a9e23f13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab3a38adcbc39ff111eeabe25941b35d">_IWDG_PR_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3a38adcbc39ff111eeabe25941b35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0].  <a href="#gaab3a38adcbc39ff111eeabe25941b35d">More...</a><br /></td></tr>
<tr class="separator:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc6debdf40469bcf2a2242253fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafabc6debdf40469bcf2a2242253fdb42">_IWDG_PR_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafabc6debdf40469bcf2a2242253fdb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0].  <a href="#gafabc6debdf40469bcf2a2242253fdb42">More...</a><br /></td></tr>
<tr class="separator:gafabc6debdf40469bcf2a2242253fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3135f28c42b81733a637fc16be9675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3135f28c42b81733a637fc16be9675f">_IWDG_PR_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa3135f28c42b81733a637fc16be9675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1].  <a href="#gaa3135f28c42b81733a637fc16be9675f">More...</a><br /></td></tr>
<tr class="separator:gaa3135f28c42b81733a637fc16be9675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2a82614b5287a2c84a9ff56dca001b41">_IWDG_PR_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2a82614b5287a2c84a9ff56dca001b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2].  <a href="#ga2a82614b5287a2c84a9ff56dca001b41">More...</a><br /></td></tr>
<tr class="separator:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register.  <a href="#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register.  <a href="#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register.  <a href="#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c42056ed265e946adba2b478a243cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c42056ed265e946adba2b478a243cf">_AWU_CSR_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07c42056ed265e946adba2b478a243cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0].  <a href="#ga07c42056ed265e946adba2b478a243cf">More...</a><br /></td></tr>
<tr class="separator:ga07c42056ed265e946adba2b478a243cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e1b412dd116893aeea9c0c3d1040e22">_AWU_CSR_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0].  <a href="#ga5e1b412dd116893aeea9c0c3d1040e22">More...</a><br /></td></tr>
<tr class="separator:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994a90fb10793c60f352009a16abb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7994a90fb10793c60f352009a16abb87">_AWU_APR_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7994a90fb10793c60f352009a16abb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0].  <a href="#ga7994a90fb10793c60f352009a16abb87">More...</a><br /></td></tr>
<tr class="separator:ga7994a90fb10793c60f352009a16abb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">_AWU_APR_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0].  <a href="#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">More...</a><br /></td></tr>
<tr class="separator:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">_AWU_APR_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1].  <a href="#gaf7f9f206af5f3c0621dcb3f516c7eae8">More...</a><br /></td></tr>
<tr class="separator:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">_AWU_APR_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2].  <a href="#ga97e9e06d9c6cdc20f39edcea34ec9f08">More...</a><br /></td></tr>
<tr class="separator:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e86ad9022b619b28732c5aee34772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac84e86ad9022b619b28732c5aee34772">_AWU_APR_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac84e86ad9022b619b28732c5aee34772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3].  <a href="#gac84e86ad9022b619b28732c5aee34772">More...</a><br /></td></tr>
<tr class="separator:gac84e86ad9022b619b28732c5aee34772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab05b097a7448bca341a702c59b503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafab05b097a7448bca341a702c59b503f">_AWU_APR_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafab05b097a7448bca341a702c59b503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4].  <a href="#gafab05b097a7448bca341a702c59b503f">More...</a><br /></td></tr>
<tr class="separator:gafab05b097a7448bca341a702c59b503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3cc3b91117baf4b6161893094254f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2c3cc3b91117baf4b6161893094254f6">_AWU_APR_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c3cc3b91117baf4b6161893094254f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5].  <a href="#ga2c3cc3b91117baf4b6161893094254f6">More...</a><br /></td></tr>
<tr class="separator:ga2c3cc3b91117baf4b6161893094254f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b682460b56131e96dbfd501343cc955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b682460b56131e96dbfd501343cc955">_AWU_APR_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b682460b56131e96dbfd501343cc955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0].  <a href="#ga0b682460b56131e96dbfd501343cc955">More...</a><br /></td></tr>
<tr class="separator:ga0b682460b56131e96dbfd501343cc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69f3c63b5a9d7408b1eda043fc85357b">_AWU_APR_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0].  <a href="#ga69f3c63b5a9d7408b1eda043fc85357b">More...</a><br /></td></tr>
<tr class="separator:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga485dbc46b98db4dd3030ac7c96e92820">_AWU_APR_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga485dbc46b98db4dd3030ac7c96e92820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1].  <a href="#ga485dbc46b98db4dd3030ac7c96e92820">More...</a><br /></td></tr>
<tr class="separator:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ed0bfea98a726e4bac6a62cade4c930">_AWU_APR_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2].  <a href="#ga7ed0bfea98a726e4bac6a62cade4c930">More...</a><br /></td></tr>
<tr class="separator:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fd54206553519805c72f72d42b0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4fd54206553519805c72f72d42b0dd6">_AWU_APR_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4fd54206553519805c72f72d42b0dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3].  <a href="#gaf4fd54206553519805c72f72d42b0dd6">More...</a><br /></td></tr>
<tr class="separator:gaf4fd54206553519805c72f72d42b0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaafaef0e49b3623907ba52fd9d8fb390">_I2C_OARL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte.  <a href="#gaaafaef0e49b3623907ba52fd9d8fb390">More...</a><br /></td></tr>
<tr class="separator:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8baff2a0ac44ba2cdeb0628661641475">_I2C_OARH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8baff2a0ac44ba2cdeb0628661641475"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte.  <a href="#ga8baff2a0ac44ba2cdeb0628661641475">More...</a><br /></td></tr>
<tr class="separator:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">_I2C_OARL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte reset value.  <a href="#gac1d038a1bb7e5374b7ab79ac5e147ae1">More...</a><br /></td></tr>
<tr class="separator:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga715ee8ccd875990155c0cb1cfcfb54ca">_I2C_OARH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte reset value.  <a href="#ga715ee8ccd875990155c0cb1cfcfb54ca">More...</a><br /></td></tr>
<tr class="separator:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57fc2e5ea5c5692229ced4a19949d963">_I2C_CR1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga57fc2e5ea5c5692229ced4a19949d963"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0].  <a href="#ga57fc2e5ea5c5692229ced4a19949d963">More...</a><br /></td></tr>
<tr class="separator:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga05da5ea41075c0658b5f7260bee2f8df">_I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga05da5ea41075c0658b5f7260bee2f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0].  <a href="#ga05da5ea41075c0658b5f7260bee2f8df">More...</a><br /></td></tr>
<tr class="separator:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a4b817794bd6659af808acb3d029a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53a4b817794bd6659af808acb3d029a7">_I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga53a4b817794bd6659af808acb3d029a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0].  <a href="#ga53a4b817794bd6659af808acb3d029a7">More...</a><br /></td></tr>
<tr class="separator:ga53a4b817794bd6659af808acb3d029a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c58c6c090c567a316aa95d2013a7fb6">_I2C_CR2_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0].  <a href="#ga9c58c6c090c567a316aa95d2013a7fb6">More...</a><br /></td></tr>
<tr class="separator:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">_I2C_CR2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0].  <a href="#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">More...</a><br /></td></tr>
<tr class="separator:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6465d48fb5d146b171f8d75182c4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6465d48fb5d146b171f8d75182c4199">_I2C_CR2_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab6465d48fb5d146b171f8d75182c4199"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0].  <a href="#gab6465d48fb5d146b171f8d75182c4199">More...</a><br /></td></tr>
<tr class="separator:gab6465d48fb5d146b171f8d75182c4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">_I2C_CR2_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0].  <a href="#ga20d38185ad6d8d9985d6e68c0c1b9dba">More...</a><br /></td></tr>
<tr class="separator:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bd73cb458867d9c5a388ea1787d0743">_I2C_CR2_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9bd73cb458867d9c5a388ea1787d0743"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0].  <a href="#ga9bd73cb458867d9c5a388ea1787d0743">More...</a><br /></td></tr>
<tr class="separator:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55e0309b921d45e1e64edb125bdc9c16">_I2C_FREQR_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55e0309b921d45e1e64edb125bdc9c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0].  <a href="#ga55e0309b921d45e1e64edb125bdc9c16">More...</a><br /></td></tr>
<tr class="separator:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6715171647d87e10b58085e765c7ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6715171647d87e10b58085e765c7ab39">_I2C_FREQR_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6715171647d87e10b58085e765c7ab39"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0].  <a href="#ga6715171647d87e10b58085e765c7ab39">More...</a><br /></td></tr>
<tr class="separator:ga6715171647d87e10b58085e765c7ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c148caf699520646d8e266adb31777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c148caf699520646d8e266adb31777">_I2C_FREQR_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c148caf699520646d8e266adb31777"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1].  <a href="#gae4c148caf699520646d8e266adb31777">More...</a><br /></td></tr>
<tr class="separator:gae4c148caf699520646d8e266adb31777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854ac07ddb027af4932fb91794e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1854ac07ddb027af4932fb91794e6a9">_I2C_FREQR_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1854ac07ddb027af4932fb91794e6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2].  <a href="#gac1854ac07ddb027af4932fb91794e6a9">More...</a><br /></td></tr>
<tr class="separator:gac1854ac07ddb027af4932fb91794e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff75f68d3481a4bb8b951ac13716f9ba">_I2C_FREQR_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3].  <a href="#gaff75f68d3481a4bb8b951ac13716f9ba">More...</a><br /></td></tr>
<tr class="separator:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96299b1afc8d432666ed4f8689efd5c8">_I2C_FREQR_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96299b1afc8d432666ed4f8689efd5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4].  <a href="#ga96299b1afc8d432666ed4f8689efd5c8">More...</a><br /></td></tr>
<tr class="separator:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf5a10c7c14ba26471d421bc2b7fd268">_I2C_FREQR_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5].  <a href="#gabf5a10c7c14ba26471d421bc2b7fd268">More...</a><br /></td></tr>
<tr class="separator:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga093d09b93a6fb93ac724e55a202c9af2">_I2C_OARL_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga093d09b93a6fb93ac724e55a202c9af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [0] (in 10-bit address mode)  <a href="#ga093d09b93a6fb93ac724e55a202c9af2">More...</a><br /></td></tr>
<tr class="separator:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga31f8ce6ea382736ce72bd67779ce232e">_I2C_OARL_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga31f8ce6ea382736ce72bd67779ce232e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [1].  <a href="#ga31f8ce6ea382736ce72bd67779ce232e">More...</a><br /></td></tr>
<tr class="separator:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc091714f28a483b2820cc92cc8ae37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc091714f28a483b2820cc92cc8ae37a">_I2C_OARL_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc091714f28a483b2820cc92cc8ae37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [2].  <a href="#gabc091714f28a483b2820cc92cc8ae37a">More...</a><br /></td></tr>
<tr class="separator:gabc091714f28a483b2820cc92cc8ae37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af815aef5e6af7f7f981156b223999d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4af815aef5e6af7f7f981156b223999d">_I2C_OARL_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4af815aef5e6af7f7f981156b223999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [3].  <a href="#ga4af815aef5e6af7f7f981156b223999d">More...</a><br /></td></tr>
<tr class="separator:ga4af815aef5e6af7f7f981156b223999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab81d2a31bf91f5acd032a31f75b52fdd">_I2C_OARL_ADD4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [4].  <a href="#gab81d2a31bf91f5acd032a31f75b52fdd">More...</a><br /></td></tr>
<tr class="separator:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec1b1a3f38319586876e5508b337d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec1b1a3f38319586876e5508b337d86">_I2C_OARL_ADD5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafec1b1a3f38319586876e5508b337d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [5].  <a href="#gafec1b1a3f38319586876e5508b337d86">More...</a><br /></td></tr>
<tr class="separator:gafec1b1a3f38319586876e5508b337d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27164bfa015574091b7ecc07536f7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae27164bfa015574091b7ecc07536f7c5">_I2C_OARL_ADD6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae27164bfa015574091b7ecc07536f7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [6].  <a href="#gae27164bfa015574091b7ecc07536f7c5">More...</a><br /></td></tr>
<tr class="separator:gae27164bfa015574091b7ecc07536f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab2b1a36278272f9b701753fc080f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab2b1a36278272f9b701753fc080f76">_I2C_OARL_ADD7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabab2b1a36278272f9b701753fc080f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [7].  <a href="#gabab2b1a36278272f9b701753fc080f76">More...</a><br /></td></tr>
<tr class="separator:gabab2b1a36278272f9b701753fc080f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e421ab706c5280408aff1d1cf9dcaec">_I2C_OARH_ADD_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9:8] (in 10-bit address mode)  <a href="#ga5e421ab706c5280408aff1d1cf9dcaec">More...</a><br /></td></tr>
<tr class="separator:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3bc1f22a389c9b90c62b58af23cbe94">_I2C_OARH_ADD8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [8].  <a href="#gad3bc1f22a389c9b90c62b58af23cbe94">More...</a><br /></td></tr>
<tr class="separator:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc73f16d6256050284e534fe424a48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbc73f16d6256050284e534fe424a48c">_I2C_OARH_ADD9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacbc73f16d6256050284e534fe424a48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9].  <a href="#gacbc73f16d6256050284e534fe424a48c">More...</a><br /></td></tr>
<tr class="separator:gacbc73f16d6256050284e534fe424a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74699b5bb4a134433f801c3932b6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf74699b5bb4a134433f801c3932b6429">_I2C_OARH_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf74699b5bb4a134433f801c3932b6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0].  <a href="#gaf74699b5bb4a134433f801c3932b6429">More...</a><br /></td></tr>
<tr class="separator:gaf74699b5bb4a134433f801c3932b6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c60fb3ed0b340354f7273f0d84cc37">_I2C_OARH_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0].  <a href="#ga07c60fb3ed0b340354f7273f0d84cc37">More...</a><br /></td></tr>
<tr class="separator:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">_I2C_SR1_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0].  <a href="#ga8dfd8349f9803d6b9cd5dfa19cda9f31">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f4fcca0d3569670102866047b93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga151f4fcca0d3569670102866047b93ca">_I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151f4fcca0d3569670102866047b93ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0].  <a href="#ga151f4fcca0d3569670102866047b93ca">More...</a><br /></td></tr>
<tr class="separator:ga151f4fcca0d3569670102866047b93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">_I2C_SR1_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0].  <a href="#ga153b9f25f8cc0e90fea7dced9ba3fd47">More...</a><br /></td></tr>
<tr class="separator:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea03d1541e84f0972d634857f78599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2bea03d1541e84f0972d634857f78599">_I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2bea03d1541e84f0972d634857f78599"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0].  <a href="#ga2bea03d1541e84f0972d634857f78599">More...</a><br /></td></tr>
<tr class="separator:ga2bea03d1541e84f0972d634857f78599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c77e9be83e7587aad4c61e055672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga119c77e9be83e7587aad4c61e055672d">_I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga119c77e9be83e7587aad4c61e055672d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0].  <a href="#ga119c77e9be83e7587aad4c61e055672d">More...</a><br /></td></tr>
<tr class="separator:ga119c77e9be83e7587aad4c61e055672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7e95ef4e19a51972ea94537a46293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1f7e95ef4e19a51972ea94537a46293">_I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad1f7e95ef4e19a51972ea94537a46293"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0].  <a href="#gad1f7e95ef4e19a51972ea94537a46293">More...</a><br /></td></tr>
<tr class="separator:gad1f7e95ef4e19a51972ea94537a46293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">_I2C_SR1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0].  <a href="#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">More...</a><br /></td></tr>
<tr class="separator:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3981da9c4f9f92781f9cbf04b946a97b">_I2C_SR2_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0].  <a href="#ga3981da9c4f9f92781f9cbf04b946a97b">More...</a><br /></td></tr>
<tr class="separator:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d56385a8363fbddd16affd82129ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga879d56385a8363fbddd16affd82129ca">_I2C_SR2_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga879d56385a8363fbddd16affd82129ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0].  <a href="#ga879d56385a8363fbddd16affd82129ca">More...</a><br /></td></tr>
<tr class="separator:ga879d56385a8363fbddd16affd82129ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdbf23fc678f8647e52915c75efa69d">_I2C_SR2_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fdbf23fc678f8647e52915c75efa69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0].  <a href="#ga8fdbf23fc678f8647e52915c75efa69d">More...</a><br /></td></tr>
<tr class="separator:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga121aba1dba1dfd0f13d8d26512c60266">_I2C_SR2_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga121aba1dba1dfd0f13d8d26512c60266"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0].  <a href="#ga121aba1dba1dfd0f13d8d26512c60266">More...</a><br /></td></tr>
<tr class="separator:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb32aaa99872c646020f778ec5f3face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb32aaa99872c646020f778ec5f3face">_I2C_SR2_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb32aaa99872c646020f778ec5f3face"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0].  <a href="#gafb32aaa99872c646020f778ec5f3face">More...</a><br /></td></tr>
<tr class="separator:gafb32aaa99872c646020f778ec5f3face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71c9c886881a13c39224836392bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e71c9c886881a13c39224836392bbc0">_I2C_SR3_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e71c9c886881a13c39224836392bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0].  <a href="#ga5e71c9c886881a13c39224836392bbc0">More...</a><br /></td></tr>
<tr class="separator:ga5e71c9c886881a13c39224836392bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec0da1f47bea2dca015372635a9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02ec0da1f47bea2dca015372635a9699">_I2C_SR3_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga02ec0da1f47bea2dca015372635a9699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0].  <a href="#ga02ec0da1f47bea2dca015372635a9699">More...</a><br /></td></tr>
<tr class="separator:ga02ec0da1f47bea2dca015372635a9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2815e70b85db023afd663e0b000f19c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2815e70b85db023afd663e0b000f19c8">_I2C_SR3_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2815e70b85db023afd663e0b000f19c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0].  <a href="#ga2815e70b85db023afd663e0b000f19c8">More...</a><br /></td></tr>
<tr class="separator:ga2815e70b85db023afd663e0b000f19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbf7fd5045de678e44dd37cbebfc9a4">_I2C_SR3_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slavemode) [0].  <a href="#gaafbf7fd5045de678e44dd37cbebfc9a4">More...</a><br /></td></tr>
<tr class="separator:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga960d89d9b78c102d7a64bddc67c68dff">_I2C_ITR_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga960d89d9b78c102d7a64bddc67c68dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0].  <a href="#ga960d89d9b78c102d7a64bddc67c68dff">More...</a><br /></td></tr>
<tr class="separator:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga787cd254e3eec54ae18dabb3cd3cd225">_I2C_ITR_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0].  <a href="#ga787cd254e3eec54ae18dabb3cd3cd225">More...</a><br /></td></tr>
<tr class="separator:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaefcbdf00caf2a1c2197bb051737ac787">_I2C_ITR_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaefcbdf00caf2a1c2197bb051737ac787"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0].  <a href="#gaefcbdf00caf2a1c2197bb051737ac787">More...</a><br /></td></tr>
<tr class="separator:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa222c8fa7baaccab63e53d8923de1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa222c8fa7baaccab63e53d8923de1962">_I2C_CCRH_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa222c8fa7baaccab63e53d8923de1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0].  <a href="#gaa222c8fa7baaccab63e53d8923de1962">More...</a><br /></td></tr>
<tr class="separator:gaa222c8fa7baaccab63e53d8923de1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">_I2C_CCRH_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0].  <a href="#gabd90bf57d31e7a0fc8253c12a86f8ee7">More...</a><br /></td></tr>
<tr class="separator:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f55b305c4da1f1514840a2b33a21fa1">_I2C_CCRH_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1].  <a href="#ga7f55b305c4da1f1514840a2b33a21fa1">More...</a><br /></td></tr>
<tr class="separator:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1043a16eb2d56e74495ce7f524c28a5">_I2C_CCRH_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2].  <a href="#gaa1043a16eb2d56e74495ce7f524c28a5">More...</a><br /></td></tr>
<tr class="separator:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840dba751431a29cd4c45ac61a138a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga840dba751431a29cd4c45ac61a138a22">_I2C_CCRH_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga840dba751431a29cd4c45ac61a138a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3].  <a href="#ga840dba751431a29cd4c45ac61a138a22">More...</a><br /></td></tr>
<tr class="separator:ga840dba751431a29cd4c45ac61a138a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fd6de89963a3814050fd69b19fe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07fd6de89963a3814050fd69b19fe64b">_I2C_CCRH_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07fd6de89963a3814050fd69b19fe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0].  <a href="#ga07fd6de89963a3814050fd69b19fe64b">More...</a><br /></td></tr>
<tr class="separator:ga07fd6de89963a3814050fd69b19fe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e58fa58597e36f566cde770a4ce70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e58fa58597e36f566cde770a4ce70df">_I2C_CCRH_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0e58fa58597e36f566cde770a4ce70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0].  <a href="#ga0e58fa58597e36f566cde770a4ce70df">More...</a><br /></td></tr>
<tr class="separator:ga0e58fa58597e36f566cde770a4ce70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2c03c6a8d86c08878bd9139e83e87ae">_I2C_TRISER_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0].  <a href="#gaa2c03c6a8d86c08878bd9139e83e87ae">More...</a><br /></td></tr>
<tr class="separator:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0add208d1d531725fd7d5e6e76121c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae0add208d1d531725fd7d5e6e76121c6">_I2C_TRISER_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae0add208d1d531725fd7d5e6e76121c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0].  <a href="#gae0add208d1d531725fd7d5e6e76121c6">More...</a><br /></td></tr>
<tr class="separator:gae0add208d1d531725fd7d5e6e76121c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7abd21e01e15964504fc86fa235bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3a7abd21e01e15964504fc86fa235bb">_I2C_TRISER_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3a7abd21e01e15964504fc86fa235bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1].  <a href="#gae3a7abd21e01e15964504fc86fa235bb">More...</a><br /></td></tr>
<tr class="separator:gae3a7abd21e01e15964504fc86fa235bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ed96705f9efe1355f0355d454fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51c1ed96705f9efe1355f0355d454fed">_I2C_TRISER_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51c1ed96705f9efe1355f0355d454fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2].  <a href="#ga51c1ed96705f9efe1355f0355d454fed">More...</a><br /></td></tr>
<tr class="separator:ga51c1ed96705f9efe1355f0355d454fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e90e7b9426527ff254f6a8be3be1a89">_I2C_TRISER_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3].  <a href="#ga1e90e7b9426527ff254f6a8be3be1a89">More...</a><br /></td></tr>
<tr class="separator:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20711891c3aa173021391eaca6e78c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa20711891c3aa173021391eaca6e78c2">_I2C_TRISER_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa20711891c3aa173021391eaca6e78c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4].  <a href="#gaa20711891c3aa173021391eaca6e78c2">More...</a><br /></td></tr>
<tr class="separator:gaa20711891c3aa173021391eaca6e78c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07bc8c9fe49f1fa6d7c012cdee94163">_I2C_TRISER_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5].  <a href="#gac07bc8c9fe49f1fa6d7c012cdee94163">More...</a><br /></td></tr>
<tr class="separator:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b76d63ea514a30ca4911448e9f4241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3b76d63ea514a30ca4911448e9f4241">_UART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a>,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa3b76d63ea514a30ca4911448e9f4241"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART struct/bit access.  <a href="#gaa3b76d63ea514a30ca4911448e9f4241">More...</a><br /></td></tr>
<tr class="separator:gaa3b76d63ea514a30ca4911448e9f4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609a1e319f04b2c80ac5a81b9309d835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga609a1e319f04b2c80ac5a81b9309d835">_UART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga609a1e319f04b2c80ac5a81b9309d835"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register.  <a href="#ga609a1e319f04b2c80ac5a81b9309d835">More...</a><br /></td></tr>
<tr class="separator:ga609a1e319f04b2c80ac5a81b9309d835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98699992b80d09be9fa3aa13011cecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98699992b80d09be9fa3aa13011cecdc">_UART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga98699992b80d09be9fa3aa13011cecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART data register.  <a href="#ga98699992b80d09be9fa3aa13011cecdc">More...</a><br /></td></tr>
<tr class="separator:ga98699992b80d09be9fa3aa13011cecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff5321f9b94893780dec788419bd9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4ff5321f9b94893780dec788419bd9b3">_UART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga4ff5321f9b94893780dec788419bd9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1.  <a href="#ga4ff5321f9b94893780dec788419bd9b3">More...</a><br /></td></tr>
<tr class="separator:ga4ff5321f9b94893780dec788419bd9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9543e29dccaea29f7c6ba20830abf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9543e29dccaea29f7c6ba20830abf01">_UART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gab9543e29dccaea29f7c6ba20830abf01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2.  <a href="#gab9543e29dccaea29f7c6ba20830abf01">More...</a><br /></td></tr>
<tr class="separator:gab9543e29dccaea29f7c6ba20830abf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8fa249ca765d9b8b1a6eb8d6f331f51">_UART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1.  <a href="#gab8fa249ca765d9b8b1a6eb8d6f331f51">More...</a><br /></td></tr>
<tr class="separator:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e83736138ebba109a3ad34b08a41fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e83736138ebba109a3ad34b08a41fa3">_UART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga4e83736138ebba109a3ad34b08a41fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2.  <a href="#ga4e83736138ebba109a3ad34b08a41fa3">More...</a><br /></td></tr>
<tr class="separator:ga4e83736138ebba109a3ad34b08a41fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf34c408a625d71e3c1dd39e57e190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf34c408a625d71e3c1dd39e57e190dc">_UART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gacf34c408a625d71e3c1dd39e57e190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3.  <a href="#gacf34c408a625d71e3c1dd39e57e190dc">More...</a><br /></td></tr>
<tr class="separator:gacf34c408a625d71e3c1dd39e57e190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3402cf4bb6318e602014d950dafc51c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3402cf4bb6318e602014d950dafc51c0">_UART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga3402cf4bb6318e602014d950dafc51c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4.  <a href="#ga3402cf4bb6318e602014d950dafc51c0">More...</a><br /></td></tr>
<tr class="separator:ga3402cf4bb6318e602014d950dafc51c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98723d273e4cdd4b384070d34a6c0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab98723d273e4cdd4b384070d34a6c0cc">_UART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:gab98723d273e4cdd4b384070d34a6c0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register reset value.  <a href="#gab98723d273e4cdd4b384070d34a6c0cc">More...</a><br /></td></tr>
<tr class="separator:gab98723d273e4cdd4b384070d34a6c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64449efbabf5ed35141909f4eb28b58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64449efbabf5ed35141909f4eb28b58a">_UART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga64449efbabf5ed35141909f4eb28b58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1 reset value.  <a href="#ga64449efbabf5ed35141909f4eb28b58a">More...</a><br /></td></tr>
<tr class="separator:ga64449efbabf5ed35141909f4eb28b58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga467b095e4adf6ae17b0ed66dc2289c76">_UART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2 reset value.  <a href="#ga467b095e4adf6ae17b0ed66dc2289c76">More...</a><br /></td></tr>
<tr class="separator:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab6a2932ec398ae1d9faf07900a7dd88">_UART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1 reset value.  <a href="#gaab6a2932ec398ae1d9faf07900a7dd88">More...</a><br /></td></tr>
<tr class="separator:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e7c2a0144bb921ceb08b88c012ce756">_UART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2 reset value.  <a href="#ga2e7c2a0144bb921ceb08b88c012ce756">More...</a><br /></td></tr>
<tr class="separator:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c76a09a23fa20eda3582dc1d2b3aa46">_UART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3 reset value.  <a href="#ga0c76a09a23fa20eda3582dc1d2b3aa46">More...</a><br /></td></tr>
<tr class="separator:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfc2970e44609e2c822896f943a67d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdfc2970e44609e2c822896f943a67d1">_UART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafdfc2970e44609e2c822896f943a67d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4 reset value.  <a href="#gafdfc2970e44609e2c822896f943a67d1">More...</a><br /></td></tr>
<tr class="separator:gafdfc2970e44609e2c822896f943a67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e68d2215f3df3e7e53905876e63dd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e68d2215f3df3e7e53905876e63dd60">_UART_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2e68d2215f3df3e7e53905876e63dd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity error [0].  <a href="#ga2e68d2215f3df3e7e53905876e63dd60">More...</a><br /></td></tr>
<tr class="separator:ga2e68d2215f3df3e7e53905876e63dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb132141e3c04a3b4216857fda2c5d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb132141e3c04a3b4216857fda2c5d72">_UART_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabb132141e3c04a3b4216857fda2c5d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing error [0].  <a href="#gabb132141e3c04a3b4216857fda2c5d72">More...</a><br /></td></tr>
<tr class="separator:gabb132141e3c04a3b4216857fda2c5d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654d5cea35dc9d95664a52b53c57434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae654d5cea35dc9d95664a52b53c57434">_UART_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae654d5cea35dc9d95664a52b53c57434"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Noise flag [0].  <a href="#gae654d5cea35dc9d95664a52b53c57434">More...</a><br /></td></tr>
<tr class="separator:gae654d5cea35dc9d95664a52b53c57434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08c6e79915a040fba0c4c9ef03966b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac08c6e79915a040fba0c4c9ef03966b0">_UART_SR_OR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac08c6e79915a040fba0c4c9ef03966b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Overrun error [0].  <a href="#gac08c6e79915a040fba0c4c9ef03966b0">More...</a><br /></td></tr>
<tr class="separator:gac08c6e79915a040fba0c4c9ef03966b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4">_UART_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IDLE line detected [0].  <a href="#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4">More...</a><br /></td></tr>
<tr class="separator:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad302d66cc87713dce25184332d8e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad302d66cc87713dce25184332d8e90">_UART_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7ad302d66cc87713dce25184332d8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read data register not empty [0].  <a href="#ga7ad302d66cc87713dce25184332d8e90">More...</a><br /></td></tr>
<tr class="separator:ga7ad302d66cc87713dce25184332d8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6f4eca8b81385e5588e611d501d049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f6f4eca8b81385e5588e611d501d049">_UART_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1f6f4eca8b81385e5588e611d501d049"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmission complete [0].  <a href="#ga1f6f4eca8b81385e5588e611d501d049">More...</a><br /></td></tr>
<tr class="separator:ga1f6f4eca8b81385e5588e611d501d049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7917d27a0dfa6c14d6631be2245645d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7917d27a0dfa6c14d6631be2245645d0">_UART_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7917d27a0dfa6c14d6631be2245645d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit data register empty [0].  <a href="#ga7917d27a0dfa6c14d6631be2245645d0">More...</a><br /></td></tr>
<tr class="separator:ga7917d27a0dfa6c14d6631be2245645d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f7523db574e09c6d6fbdf1e78ede0f4">_UART_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity interrupt enable [0].  <a href="#ga6f7523db574e09c6d6fbdf1e78ede0f4">More...</a><br /></td></tr>
<tr class="separator:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf362e25bb32e45f62396ae89ce38c06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf362e25bb32e45f62396ae89ce38c06f">_UART_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf362e25bb32e45f62396ae89ce38c06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity selection [0].  <a href="#gaf362e25bb32e45f62396ae89ce38c06f">More...</a><br /></td></tr>
<tr class="separator:gaf362e25bb32e45f62396ae89ce38c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc80a8ba390fd51c6d98fa3cf3cecd03">_UART_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity control enable [0].  <a href="#gafc80a8ba390fd51c6d98fa3cf3cecd03">More...</a><br /></td></tr>
<tr class="separator:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1b329ac9ac9f7f56c8ba0fd1944e755">_UART_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wakeup method [0].  <a href="#gab1b329ac9ac9f7f56c8ba0fd1944e755">More...</a><br /></td></tr>
<tr class="separator:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga636a1220ab9ccbf7550286caaa67c5f3">_UART_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART word length [0].  <a href="#ga636a1220ab9ccbf7550286caaa67c5f3">More...</a><br /></td></tr>
<tr class="separator:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8a3797d2f0aabe77cfb907f624f63f8e">_UART_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Disable (for low power consumption) [0].  <a href="#ga8a3797d2f0aabe77cfb907f624f63f8e">More...</a><br /></td></tr>
<tr class="separator:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599089d534f6ca1392240b373f0b80cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga599089d534f6ca1392240b373f0b80cb">_UART_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga599089d534f6ca1392240b373f0b80cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Data bit 8 (in 9-bit mode) [0].  <a href="#ga599089d534f6ca1392240b373f0b80cb">More...</a><br /></td></tr>
<tr class="separator:ga599089d534f6ca1392240b373f0b80cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991ebfc0973e88768607adb9fd3fe658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga991ebfc0973e88768607adb9fd3fe658">_UART_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga991ebfc0973e88768607adb9fd3fe658"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Data bit 8 (in 9-bit mode) [0].  <a href="#ga991ebfc0973e88768607adb9fd3fe658">More...</a><br /></td></tr>
<tr class="separator:ga991ebfc0973e88768607adb9fd3fe658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081d8c898e9f325882b6425aefbe675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga081d8c898e9f325882b6425aefbe675c">_UART_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga081d8c898e9f325882b6425aefbe675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send break [0].  <a href="#ga081d8c898e9f325882b6425aefbe675c">More...</a><br /></td></tr>
<tr class="separator:ga081d8c898e9f325882b6425aefbe675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e274f08a18118f84fc60f5fc02a392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e274f08a18118f84fc60f5fc02a392d">_UART_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6e274f08a18118f84fc60f5fc02a392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver wakeup [0].  <a href="#ga6e274f08a18118f84fc60f5fc02a392d">More...</a><br /></td></tr>
<tr class="separator:ga6e274f08a18118f84fc60f5fc02a392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga68e85ac6cf3ae5fa283c4c807927383d">_UART_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver enable [0].  <a href="#ga68e85ac6cf3ae5fa283c4c807927383d">More...</a><br /></td></tr>
<tr class="separator:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabacd69be7bf3fa9a2a49bb6c004d1aa1">_UART_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmitter enable [0].  <a href="#gabacd69be7bf3fa9a2a49bb6c004d1aa1">More...</a><br /></td></tr>
<tr class="separator:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf5b03991a11d653559487d74a95921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccf5b03991a11d653559487d74a95921">_UART_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaccf5b03991a11d653559487d74a95921"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IDLE Line interrupt enable [0].  <a href="#gaccf5b03991a11d653559487d74a95921">More...</a><br /></td></tr>
<tr class="separator:gaccf5b03991a11d653559487d74a95921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7319d0da7ca0862d3806f7197f6fb5dd">_UART_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver interrupt enable [0].  <a href="#ga7319d0da7ca0862d3806f7197f6fb5dd">More...</a><br /></td></tr>
<tr class="separator:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455f851cce9ae9ad3268e56d365f013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga455f851cce9ae9ad3268e56d365f013b">_UART_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga455f851cce9ae9ad3268e56d365f013b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmission complete interrupt enable [0].  <a href="#ga455f851cce9ae9ad3268e56d365f013b">More...</a><br /></td></tr>
<tr class="separator:ga455f851cce9ae9ad3268e56d365f013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd90b3e3d7a3c54ad0f16c58d527b3a8">_UART_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmitter interrupt enable [0].  <a href="#gacd90b3e3d7a3c54ad0f16c58d527b3a8">More...</a><br /></td></tr>
<tr class="separator:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f83e2bcc009ef3528808303786e9659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f83e2bcc009ef3528808303786e9659">_UART_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9f83e2bcc009ef3528808303786e9659"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [1:0].  <a href="#ga9f83e2bcc009ef3528808303786e9659">More...</a><br /></td></tr>
<tr class="separator:ga9f83e2bcc009ef3528808303786e9659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8a0fb14c65f5d50cb52996ed83a145d">_UART_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [0].  <a href="#gac8a0fb14c65f5d50cb52996ed83a145d">More...</a><br /></td></tr>
<tr class="separator:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb54d406c9f14b79cae4a936028c7a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb54d406c9f14b79cae4a936028c7a81">_UART_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb54d406c9f14b79cae4a936028c7a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [1].  <a href="#gafb54d406c9f14b79cae4a936028c7a81">More...</a><br /></td></tr>
<tr class="separator:gafb54d406c9f14b79cae4a936028c7a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga572ef0c0c2c38d8e34100d6860a64cc1">_UART_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [3:0].  <a href="#ga572ef0c0c2c38d8e34100d6860a64cc1">More...</a><br /></td></tr>
<tr class="separator:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeea3e20533a2cb3dab0ba56b7c44ef61">_UART_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [0].  <a href="#gaeea3e20533a2cb3dab0ba56b7c44ef61">More...</a><br /></td></tr>
<tr class="separator:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f72523134b8b525cef1fabcd877403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9f72523134b8b525cef1fabcd877403">_UART_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9f72523134b8b525cef1fabcd877403"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [1].  <a href="#gac9f72523134b8b525cef1fabcd877403">More...</a><br /></td></tr>
<tr class="separator:gac9f72523134b8b525cef1fabcd877403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c91361d9cd2d9a55cfd569a4b00af3">_UART_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [2].  <a href="#gab3c91361d9cd2d9a55cfd569a4b00af3">More...</a><br /></td></tr>
<tr class="separator:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96dce756fcbefcbcd0935b65b3e1e39c">_UART_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [3].  <a href="#ga96dce756fcbefcbcd0935b65b3e1e39c">More...</a><br /></td></tr>
<tr class="separator:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a34180a58c77953f7056020ca45a5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a34180a58c77953f7056020ca45a5b5">_SYSTIM</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a>,<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4a34180a58c77953f7056020ca45a5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM struct/bit access.  <a href="#ga4a34180a58c77953f7056020ca45a5b5">More...</a><br /></td></tr>
<tr class="separator:ga4a34180a58c77953f7056020ca45a5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508d64efa778f750239449fe34c5e9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga508d64efa778f750239449fe34c5e9e8">_SYSTIM_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga508d64efa778f750239449fe34c5e9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM control register 1.  <a href="#ga508d64efa778f750239449fe34c5e9e8">More...</a><br /></td></tr>
<tr class="separator:ga508d64efa778f750239449fe34c5e9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74ec05763bc2be5554a02a3749bfbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac74ec05763bc2be5554a02a3749bfbdb">_SYSTIM_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gac74ec05763bc2be5554a02a3749bfbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM interrupt enable register.  <a href="#gac74ec05763bc2be5554a02a3749bfbdb">More...</a><br /></td></tr>
<tr class="separator:gac74ec05763bc2be5554a02a3749bfbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03363247ab8c702aae7bd6895aa58cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga03363247ab8c702aae7bd6895aa58cc8">_SYSTIM_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga03363247ab8c702aae7bd6895aa58cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM status register 1.  <a href="#ga03363247ab8c702aae7bd6895aa58cc8">More...</a><br /></td></tr>
<tr class="separator:ga03363247ab8c702aae7bd6895aa58cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e4c45d324c6d21689caadfcf17a609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e4c45d324c6d21689caadfcf17a609">_SYSTIM_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga50e4c45d324c6d21689caadfcf17a609"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register.  <a href="#ga50e4c45d324c6d21689caadfcf17a609">More...</a><br /></td></tr>
<tr class="separator:ga50e4c45d324c6d21689caadfcf17a609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac336d37d2b3e34d2e3294b01d229e849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac336d37d2b3e34d2e3294b01d229e849">_SYSTIM_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac336d37d2b3e34d2e3294b01d229e849"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register high byte.  <a href="#gac336d37d2b3e34d2e3294b01d229e849">More...</a><br /></td></tr>
<tr class="separator:gac336d37d2b3e34d2e3294b01d229e849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7be176c137b7af5deaac5ebbd00b3e13">_SYSTIM_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register low byte.  <a href="#ga7be176c137b7af5deaac5ebbd00b3e13">More...</a><br /></td></tr>
<tr class="separator:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e91954f8daba39b62fc6026c38f11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64e91954f8daba39b62fc6026c38f11b">_SYSTIM_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga64e91954f8daba39b62fc6026c38f11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM clock prescaler register.  <a href="#ga64e91954f8daba39b62fc6026c38f11b">More...</a><br /></td></tr>
<tr class="separator:ga64e91954f8daba39b62fc6026c38f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddeb90bbb290e825f662eadbb119a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddeb90bbb290e825f662eadbb119a225">_SYSTIM_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaddeb90bbb290e825f662eadbb119a225"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register high byte.  <a href="#gaddeb90bbb290e825f662eadbb119a225">More...</a><br /></td></tr>
<tr class="separator:gaddeb90bbb290e825f662eadbb119a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f5b245c9a6931e3829aa54a4c02f06d">_SYSTIM_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register low byte.  <a href="#ga8f5b245c9a6931e3829aa54a4c02f06d">More...</a><br /></td></tr>
<tr class="separator:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b32fe0af198da855806e15be635f340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b32fe0af198da855806e15be635f340">_SYSTIM_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3b32fe0af198da855806e15be635f340"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM control register 1 reset value.  <a href="#ga3b32fe0af198da855806e15be635f340">More...</a><br /></td></tr>
<tr class="separator:ga3b32fe0af198da855806e15be635f340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga497c6b0b3be63ce5ffc4a1ab2a59300f">_SYSTIM_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM interrupt enable register reset value.  <a href="#ga497c6b0b3be63ce5ffc4a1ab2a59300f">More...</a><br /></td></tr>
<tr class="separator:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f58506c71fab1ab53e4a2e2b6e36ed8">_SYSTIM_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM status register 1 reset value.  <a href="#ga1f58506c71fab1ab53e4a2e2b6e36ed8">More...</a><br /></td></tr>
<tr class="separator:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e47cc0381d6a5c7d29257be38c3ea00">_SYSTIM_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register reset value.  <a href="#ga6e47cc0381d6a5c7d29257be38c3ea00">More...</a><br /></td></tr>
<tr class="separator:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37b073f7441a5cd8091ae89e49dc5e1">_SYSTIM_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register high byte reset value.  <a href="#gab37b073f7441a5cd8091ae89e49dc5e1">More...</a><br /></td></tr>
<tr class="separator:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b396ce4a461460835f7146ca37b96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8b396ce4a461460835f7146ca37b96c">_SYSTIM_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8b396ce4a461460835f7146ca37b96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register low byte reset value.  <a href="#gac8b396ce4a461460835f7146ca37b96c">More...</a><br /></td></tr>
<tr class="separator:gac8b396ce4a461460835f7146ca37b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40559425e5e3598a9fb3b6a4bde01d2d">_SYSTIM_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM clock prescaler register reset value.  <a href="#ga40559425e5e3598a9fb3b6a4bde01d2d">More...</a><br /></td></tr>
<tr class="separator:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2762b974f653c76a4be13bea619c51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2762b974f653c76a4be13bea619c51a">_SYSTIM_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaa2762b974f653c76a4be13bea619c51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register high byte reset value.  <a href="#gaa2762b974f653c76a4be13bea619c51a">More...</a><br /></td></tr>
<tr class="separator:gaa2762b974f653c76a4be13bea619c51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1baccc3fc413a2e8fbb3138d21707bfc">_SYSTIM_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register low byte reset value.  <a href="#ga1baccc3fc413a2e8fbb3138d21707bfc">More...</a><br /></td></tr>
<tr class="separator:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9064c199ddcadc366e04174a62f175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c9064c199ddcadc366e04174a62f175">_SYSTIM_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4c9064c199ddcadc366e04174a62f175"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Counter enable [0].  <a href="#ga4c9064c199ddcadc366e04174a62f175">More...</a><br /></td></tr>
<tr class="separator:ga4c9064c199ddcadc366e04174a62f175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434d32ad0d0a871a8914711e06021a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga434d32ad0d0a871a8914711e06021a95">_SYSTIM_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga434d32ad0d0a871a8914711e06021a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update disable [0].  <a href="#ga434d32ad0d0a871a8914711e06021a95">More...</a><br /></td></tr>
<tr class="separator:ga434d32ad0d0a871a8914711e06021a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb60cb812cca807819c04df1a3e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadddb60cb812cca807819c04df1a3e8f4">_SYSTIM_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadddb60cb812cca807819c04df1a3e8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update request source [0].  <a href="#gadddb60cb812cca807819c04df1a3e8f4">More...</a><br /></td></tr>
<tr class="separator:gadddb60cb812cca807819c04df1a3e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abce24144311387e64062231eefead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga79abce24144311387e64062231eefead">_SYSTIM_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga79abce24144311387e64062231eefead"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM One-pulse mode [0].  <a href="#ga79abce24144311387e64062231eefead">More...</a><br /></td></tr>
<tr class="separator:ga79abce24144311387e64062231eefead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae939830c0f44234b43e85e935e8fcf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae939830c0f44234b43e85e935e8fcf06">_SYSTIM_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae939830c0f44234b43e85e935e8fcf06"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Auto-reload preload enable [0].  <a href="#gae939830c0f44234b43e85e935e8fcf06">More...</a><br /></td></tr>
<tr class="separator:gae939830c0f44234b43e85e935e8fcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada38c2480dba660298741cb59f7340b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada38c2480dba660298741cb59f7340b2">_SYSTIM_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gada38c2480dba660298741cb59f7340b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update interrupt enable [0].  <a href="#gada38c2480dba660298741cb59f7340b2">More...</a><br /></td></tr>
<tr class="separator:gada38c2480dba660298741cb59f7340b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee206bf65916ee59af7e877685f31f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee206bf65916ee59af7e877685f31f5c">_SYSTIM_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee206bf65916ee59af7e877685f31f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update interrupt flag [0].  <a href="#gaee206bf65916ee59af7e877685f31f5c">More...</a><br /></td></tr>
<tr class="separator:gaee206bf65916ee59af7e877685f31f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7af0b1b73ee2597ccceb59aa6e97808f">_SYSTIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update generation [0].  <a href="#ga7af0b1b73ee2597ccceb59aa6e97808f">More...</a><br /></td></tr>
<tr class="separator:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1675c527a5b75755011d7fe593428ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1675c527a5b75755011d7fe593428ab8">_SYSTIM_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1675c527a5b75755011d7fe593428ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [2:0].  <a href="#ga1675c527a5b75755011d7fe593428ab8">More...</a><br /></td></tr>
<tr class="separator:ga1675c527a5b75755011d7fe593428ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60aba44b9ae4e0dbedf9cac22e92ac47">_SYSTIM_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [0].  <a href="#ga60aba44b9ae4e0dbedf9cac22e92ac47">More...</a><br /></td></tr>
<tr class="separator:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384dd52e74913f4447fd14c9271b71bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga384dd52e74913f4447fd14c9271b71bb">_SYSTIM_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga384dd52e74913f4447fd14c9271b71bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [1].  <a href="#ga384dd52e74913f4447fd14c9271b71bb">More...</a><br /></td></tr>
<tr class="separator:ga384dd52e74913f4447fd14c9271b71bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad11bcfcf72a2fb09b9a186b160e36eaf">_SYSTIM_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [2].  <a href="#gad11bcfcf72a2fb09b9a186b160e36eaf">More...</a><br /></td></tr>
<tr class="separator:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5b246e2aa8f94c87b6ce08b65872102">_DALI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI struct/bit access.  <a href="#gaa5b246e2aa8f94c87b6ce08b65872102">More...</a><br /></td></tr>
<tr class="separator:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2e7836644e490c06c15d2caa317b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf2e7836644e490c06c15d2caa317b44">_DALI_CLK_L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gadf2e7836644e490c06c15d2caa317b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte.  <a href="#gadf2e7836644e490c06c15d2caa317b44">More...</a><br /></td></tr>
<tr class="separator:gadf2e7836644e490c06c15d2caa317b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524b8b483923538997851b1293e36624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga524b8b483923538997851b1293e36624">_DALI_CLK_H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga524b8b483923538997851b1293e36624"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register high byte.  <a href="#ga524b8b483923538997851b1293e36624">More...</a><br /></td></tr>
<tr class="separator:ga524b8b483923538997851b1293e36624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc7a3c338ca13d6ab91f76e80a79e8ee">_DALI_FB0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register.  <a href="#gafc7a3c338ca13d6ab91f76e80a79e8ee">More...</a><br /></td></tr>
<tr class="separator:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6791bfc2564a1935ae33757d637eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef6791bfc2564a1935ae33757d637eac">_DALI_FB1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaef6791bfc2564a1935ae33757d637eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register.  <a href="#gaef6791bfc2564a1935ae33757d637eac">More...</a><br /></td></tr>
<tr class="separator:gaef6791bfc2564a1935ae33757d637eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d2d63d32a692c92083c72811470657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d2d63d32a692c92083c72811470657">_DALI_FB2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa1d2d63d32a692c92083c72811470657"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register.  <a href="#gaa1d2d63d32a692c92083c72811470657">More...</a><br /></td></tr>
<tr class="separator:gaa1d2d63d32a692c92083c72811470657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c95ebf03d9a898ae507f91bbeb5efd0">_DALI_BD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register.  <a href="#ga4c95ebf03d9a898ae507f91bbeb5efd0">More...</a><br /></td></tr>
<tr class="separator:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cb2fe8dab94c9144f16f00ca00acfed">_DALI_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register.  <a href="#ga6cb2fe8dab94c9144f16f00ca00acfed">More...</a><br /></td></tr>
<tr class="separator:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b1c73a86abe0db6fa53331f56f0dacb">_DALI_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register.  <a href="#ga8b1c73a86abe0db6fa53331f56f0dacb">More...</a><br /></td></tr>
<tr class="separator:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5890a6fbe6fdda5035816ad397a8076a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5890a6fbe6fdda5035816ad397a8076a">_DALI_CSR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga5890a6fbe6fdda5035816ad397a8076a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1.  <a href="#ga5890a6fbe6fdda5035816ad397a8076a">More...</a><br /></td></tr>
<tr class="separator:ga5890a6fbe6fdda5035816ad397a8076a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf6427f2649deee3c791db09d3d03b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2cf6427f2649deee3c791db09d3d03b8">_DALI_REVLN</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga2cf6427f2649deee3c791db09d3d03b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line.  <a href="#ga2cf6427f2649deee3c791db09d3d03b8">More...</a><br /></td></tr>
<tr class="separator:ga2cf6427f2649deee3c791db09d3d03b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b79944126755a54a343a3d7655af2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52b79944126755a54a343a3d7655af2c">_DALI_CLK_L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga52b79944126755a54a343a3d7655af2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte reset value.  <a href="#ga52b79944126755a54a343a3d7655af2c">More...</a><br /></td></tr>
<tr class="separator:ga52b79944126755a54a343a3d7655af2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627eeaf75c8511f780d333ac5beda525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga627eeaf75c8511f780d333ac5beda525">_DALI_CLK_H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga627eeaf75c8511f780d333ac5beda525"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register high byte reset value.  <a href="#ga627eeaf75c8511f780d333ac5beda525">More...</a><br /></td></tr>
<tr class="separator:ga627eeaf75c8511f780d333ac5beda525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17446adada82312558132174a5610986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17446adada82312558132174a5610986">_DALI_FB0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga17446adada82312558132174a5610986"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register reset value.  <a href="#ga17446adada82312558132174a5610986">More...</a><br /></td></tr>
<tr class="separator:ga17446adada82312558132174a5610986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9fd24edd52ea8df9840837b3b0c194f2">_DALI_FB1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register reset value.  <a href="#ga9fd24edd52ea8df9840837b3b0c194f2">More...</a><br /></td></tr>
<tr class="separator:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ffeb4c8126893e41e9e97aadac48bfa">_DALI_FB2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register reset value.  <a href="#ga9ffeb4c8126893e41e9e97aadac48bfa">More...</a><br /></td></tr>
<tr class="separator:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08a3790d2e0057b1c4300bb266e0fcc6">_DALI_BD_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register reset value.  <a href="#ga08a3790d2e0057b1c4300bb266e0fcc6">More...</a><br /></td></tr>
<tr class="separator:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91151375da64db30dfa74ddd0cb470d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91151375da64db30dfa74ddd0cb470d2">_DALI_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga91151375da64db30dfa74ddd0cb470d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register reset value.  <a href="#ga91151375da64db30dfa74ddd0cb470d2">More...</a><br /></td></tr>
<tr class="separator:ga91151375da64db30dfa74ddd0cb470d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c464f39a9818400e82d8f7fefe0c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11c464f39a9818400e82d8f7fefe0c25">_DALI_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11c464f39a9818400e82d8f7fefe0c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register reset value.  <a href="#ga11c464f39a9818400e82d8f7fefe0c25">More...</a><br /></td></tr>
<tr class="separator:ga11c464f39a9818400e82d8f7fefe0c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69cdd650d75e6c9d5d11808b6e3ad2f7">_DALI_CSR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1 reset value.  <a href="#ga69cdd650d75e6c9d5d11808b6e3ad2f7">More...</a><br /></td></tr>
<tr class="separator:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21d105bcb9fc79aa7e6e293e23117ded">_DALI_REVLN_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line reset value.  <a href="#ga21d105bcb9fc79aa7e6e293e23117ded">More...</a><br /></td></tr>
<tr class="separator:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79f81b5001300c57b6f060bff1b4b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab79f81b5001300c57b6f060bff1b4b8d">_DALI_CR_FTS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab79f81b5001300c57b6f060bff1b4b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI force transmit state [0].  <a href="#gab79f81b5001300c57b6f060bff1b4b8d">More...</a><br /></td></tr>
<tr class="separator:gab79f81b5001300c57b6f060bff1b4b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f4a79ae597b838d437a1aac89f98de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga56f4a79ae597b838d437a1aac89f98de">_DALI_CR_RTS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56f4a79ae597b838d437a1aac89f98de"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit state [0].  <a href="#ga56f4a79ae597b838d437a1aac89f98de">More...</a><br /></td></tr>
<tr class="separator:ga56f4a79ae597b838d437a1aac89f98de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8808427243b4d2ee8b9c285357bcf2a4">_DALI_CR_RTA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit acknowledge [0].  <a href="#ga8808427243b4d2ee8b9c285357bcf2a4">More...</a><br /></td></tr>
<tr class="separator:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6fa6b4114b605bf09ab0cc6c2965370">_DALI_CR_DCME</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI DALI communication enable [0].  <a href="#gae6fa6b4114b605bf09ab0cc6c2965370">More...</a><br /></td></tr>
<tr class="separator:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97386b2b76d3c890dfcf803c07899b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97386b2b76d3c890dfcf803c07899b05">_DALI_CR_MLN</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga97386b2b76d3c890dfcf803c07899b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [1:0].  <a href="#ga97386b2b76d3c890dfcf803c07899b05">More...</a><br /></td></tr>
<tr class="separator:ga97386b2b76d3c890dfcf803c07899b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02388328c6986dd768627ef3e17446eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02388328c6986dd768627ef3e17446eb">_DALI_CR_MLN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga02388328c6986dd768627ef3e17446eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [0].  <a href="#ga02388328c6986dd768627ef3e17446eb">More...</a><br /></td></tr>
<tr class="separator:ga02388328c6986dd768627ef3e17446eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9fc56868172cb329b552de92b0a1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9b9fc56868172cb329b552de92b0a1a8">_DALI_CR_MLN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9b9fc56868172cb329b552de92b0a1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [1].  <a href="#ga9b9fc56868172cb329b552de92b0a1a8">More...</a><br /></td></tr>
<tr class="separator:ga9b9fc56868172cb329b552de92b0a1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3641f95682e8ee1a0f1eeef6f4f2047c">_DALI_CR_SMK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI mask start bit [0].  <a href="#ga3641f95682e8ee1a0f1eeef6f4f2047c">More...</a><br /></td></tr>
<tr class="separator:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebafa79473f49907d82d83d0abc16a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ebafa79473f49907d82d83d0abc16a4">_DALI_CR_LNWDG_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7ebafa79473f49907d82d83d0abc16a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI monitor watchdog on receiver line [0].  <a href="#ga7ebafa79473f49907d82d83d0abc16a4">More...</a><br /></td></tr>
<tr class="separator:ga7ebafa79473f49907d82d83d0abc16a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95d775752a55a11aca1aecbbfabbf7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab95d775752a55a11aca1aecbbfabbf7f">_DALI_CSR_WDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab95d775752a55a11aca1aecbbfabbf7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog receiver line interrupt status flag [0].  <a href="#gab95d775752a55a11aca1aecbbfabbf7f">More...</a><br /></td></tr>
<tr class="separator:gab95d775752a55a11aca1aecbbfabbf7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714b7b94fa8e6072459af1f4828cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8714b7b94fa8e6072459af1f4828cceb">_DALI_CSR_WDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8714b7b94fa8e6072459af1f4828cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog receiver line interrupt enable [0].  <a href="#ga8714b7b94fa8e6072459af1f4828cceb">More...</a><br /></td></tr>
<tr class="separator:ga8714b7b94fa8e6072459af1f4828cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a803d4c5b21bc852a99a784ec24e8c">_DALI_CSR_RTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit flag [0].  <a href="#ga86a803d4c5b21bc852a99a784ec24e8c">More...</a><br /></td></tr>
<tr class="separator:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8c4f1c5f994a3626e486c64b91a6038">_DALI_CSR_EF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI error flag [0].  <a href="#gaa8c4f1c5f994a3626e486c64b91a6038">More...</a><br /></td></tr>
<tr class="separator:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe">_DALI_CSR_ITF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI interrupt flag [0].  <a href="#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe">More...</a><br /></td></tr>
<tr class="separator:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7a5053411309184f01735af955ccb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a7a5053411309184f01735af955ccb0">_DALI_CSR_IEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5a7a5053411309184f01735af955ccb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI interrupt enable [0].  <a href="#ga5a7a5053411309184f01735af955ccb0">More...</a><br /></td></tr>
<tr class="separator:ga5a7a5053411309184f01735af955ccb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ecb0f421fc325e2a89794ee8f940deb">_DALI_CSR1_WDG_PRSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [2:0].  <a href="#ga0ecb0f421fc325e2a89794ee8f940deb">More...</a><br /></td></tr>
<tr class="separator:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e0e6dcf96e7f7b4012b1671d7015ee6">_DALI_CSR1_WDG_PRSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [0].  <a href="#ga3e0e6dcf96e7f7b4012b1671d7015ee6">More...</a><br /></td></tr>
<tr class="separator:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99ba226a6131d0fa18586b7e2d22d04f">_DALI_CSR1_WDG_PRSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [1].  <a href="#ga99ba226a6131d0fa18586b7e2d22d04f">More...</a><br /></td></tr>
<tr class="separator:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d73e31fb625a0baa9463886273292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad8d73e31fb625a0baa9463886273292c">_DALI_CSR1_WDG_PRSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad8d73e31fb625a0baa9463886273292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [2].  <a href="#gad8d73e31fb625a0baa9463886273292c">More...</a><br /></td></tr>
<tr class="separator:gad8d73e31fb625a0baa9463886273292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6946cee26fc8131c826bdbf8fef129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a6946cee26fc8131c826bdbf8fef129">_DALI_CSR1_RDY_REC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4a6946cee26fc8131c826bdbf8fef129"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI ready to receive [0].  <a href="#ga4a6946cee26fc8131c826bdbf8fef129">More...</a><br /></td></tr>
<tr class="separator:ga4a6946cee26fc8131c826bdbf8fef129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71d29ca6af51f1b18114c4e2ab9665d1">_DALI_CSR1_CKS</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [3:0].  <a href="#ga71d29ca6af51f1b18114c4e2ab9665d1">More...</a><br /></td></tr>
<tr class="separator:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdea9a8da47fb3702c72b981966837e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdea9a8da47fb3702c72b981966837e4">_DALI_CSR1_CKS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabdea9a8da47fb3702c72b981966837e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [0].  <a href="#gabdea9a8da47fb3702c72b981966837e4">More...</a><br /></td></tr>
<tr class="separator:gabdea9a8da47fb3702c72b981966837e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad95031364f29182ed101010bc9395e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad95031364f29182ed101010bc9395e9">_DALI_CSR1_CKS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaad95031364f29182ed101010bc9395e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [1].  <a href="#gaad95031364f29182ed101010bc9395e9">More...</a><br /></td></tr>
<tr class="separator:gaad95031364f29182ed101010bc9395e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd569bfbb3d725f41c65f234bdd8936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccd569bfbb3d725f41c65f234bdd8936">_DALI_CSR1_CKS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaccd569bfbb3d725f41c65f234bdd8936"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [2].  <a href="#gaccd569bfbb3d725f41c65f234bdd8936">More...</a><br /></td></tr>
<tr class="separator:gaccd569bfbb3d725f41c65f234bdd8936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7f8ff9e20eb3ebc783bebef1e5af6f3">_DALI_CSR1_CKS3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [3].  <a href="#gad7f8ff9e20eb3ebc783bebef1e5af6f3">More...</a><br /></td></tr>
<tr class="separator:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6683286b657ccd240783e34915982dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6683286b657ccd240783e34915982dc3">_DALI_REVLN_EN_REV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6683286b657ccd240783e34915982dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI reverse signal line [0].  <a href="#ga6683286b657ccd240783e34915982dc3">More...</a><br /></td></tr>
<tr class="separator:ga6683286b657ccd240783e34915982dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e24eccb8a2ff5d177d5291f344328f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84e24eccb8a2ff5d177d5291f344328f">_DALI_REVLN_REV_DIN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga84e24eccb8a2ff5d177d5291f344328f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI_rx signal line [0].  <a href="#ga84e24eccb8a2ff5d177d5291f344328f">More...</a><br /></td></tr>
<tr class="separator:ga84e24eccb8a2ff5d177d5291f344328f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadaff4760db2f2fc1c91cf018b0206f1a">_DALI_REVLN_REVDOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI_tx signal line [0].  <a href="#gadaff4760db2f2fc1c91cf018b0206f1a">More...</a><br /></td></tr>
<tr class="separator:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca1f75b5fad6456dab05dcac35badc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafca1f75b5fad6456dab05dcac35badc7">_ADC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a>,    <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>)</td></tr>
<tr class="memdesc:gafca1f75b5fad6456dab05dcac35badc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC struct/bit access.  <a href="#gafca1f75b5fad6456dab05dcac35badc7">More...</a><br /></td></tr>
<tr class="separator:gafca1f75b5fad6456dab05dcac35badc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b22767eb9365bf46b11b46b4b2d9f1b">_ADC_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register.  <a href="#ga4b22767eb9365bf46b11b46b4b2d9f1b">More...</a><br /></td></tr>
<tr class="separator:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga784e8dfbcec2f09caa3ee70cad99fdf3">_ADC_SOC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion.  <a href="#ga784e8dfbcec2f09caa3ee70cad99fdf3">More...</a><br /></td></tr>
<tr class="separator:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1fc468e7083c35bdafe67e26f321a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada1fc468e7083c35bdafe67e26f321a5">_ADC_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gada1fc468e7083c35bdafe67e26f321a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register.  <a href="#gada1fc468e7083c35bdafe67e26f321a5">More...</a><br /></td></tr>
<tr class="separator:gada1fc468e7083c35bdafe67e26f321a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6342721e96384231d649e9aa6a817d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6342721e96384231d649e9aa6a817d86">_ADC_SEQ</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga6342721e96384231d649e9aa6a817d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register.  <a href="#ga6342721e96384231d649e9aa6a817d86">More...</a><br /></td></tr>
<tr class="separator:ga6342721e96384231d649e9aa6a817d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb23fa850059862e0ce75406796fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fb23fa850059862e0ce75406796fef3">_ADC_DATL_0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8fb23fa850059862e0ce75406796fef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte.  <a href="#ga8fb23fa850059862e0ce75406796fef3">More...</a><br /></td></tr>
<tr class="separator:ga8fb23fa850059862e0ce75406796fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9e26195c86bee2473fd9623d85aa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f9e26195c86bee2473fd9623d85aa68">_ADC_DATH_0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga3f9e26195c86bee2473fd9623d85aa68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte.  <a href="#ga3f9e26195c86bee2473fd9623d85aa68">More...</a><br /></td></tr>
<tr class="separator:ga3f9e26195c86bee2473fd9623d85aa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5acd41736f7611c4bbad6e2b2af2302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5acd41736f7611c4bbad6e2b2af2302">_ADC_DATL_1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab5acd41736f7611c4bbad6e2b2af2302"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte.  <a href="#gab5acd41736f7611c4bbad6e2b2af2302">More...</a><br /></td></tr>
<tr class="separator:gab5acd41736f7611c4bbad6e2b2af2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fcc141e4eb77f4367de3f06794946b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad0fcc141e4eb77f4367de3f06794946b">_ADC_DATH_1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad0fcc141e4eb77f4367de3f06794946b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte.  <a href="#gad0fcc141e4eb77f4367de3f06794946b">More...</a><br /></td></tr>
<tr class="separator:gad0fcc141e4eb77f4367de3f06794946b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e7de5a7638666cea18af5c43b41ea0a">_ADC_DATL_2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte.  <a href="#ga6e7de5a7638666cea18af5c43b41ea0a">More...</a><br /></td></tr>
<tr class="separator:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58045ddc7df77c9dec384a864b9d2a3c">_ADC_DATH_2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte.  <a href="#ga58045ddc7df77c9dec384a864b9d2a3c">More...</a><br /></td></tr>
<tr class="separator:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a1d681b92a3377032446892447fcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60a1d681b92a3377032446892447fcae">_ADC_DATL_3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga60a1d681b92a3377032446892447fcae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte.  <a href="#ga60a1d681b92a3377032446892447fcae">More...</a><br /></td></tr>
<tr class="separator:ga60a1d681b92a3377032446892447fcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cb1c5750f6c9ad1be83dffc3686370a">_ADC_DATH_3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte.  <a href="#ga5cb1c5750f6c9ad1be83dffc3686370a">More...</a><br /></td></tr>
<tr class="separator:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec908ddd4f55929735abd889b958e10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaec908ddd4f55929735abd889b958e10a">_ADC_DATL_4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaec908ddd4f55929735abd889b958e10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte.  <a href="#gaec908ddd4f55929735abd889b958e10a">More...</a><br /></td></tr>
<tr class="separator:gaec908ddd4f55929735abd889b958e10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8771eaa529893ffa8c2125e3b838b965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8771eaa529893ffa8c2125e3b838b965">_ADC_DATH_4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga8771eaa529893ffa8c2125e3b838b965"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte.  <a href="#ga8771eaa529893ffa8c2125e3b838b965">More...</a><br /></td></tr>
<tr class="separator:ga8771eaa529893ffa8c2125e3b838b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f5b2c536cd9f7ca61c74d77f3e32356">_ADC_DATL_5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte.  <a href="#ga2f5b2c536cd9f7ca61c74d77f3e32356">More...</a><br /></td></tr>
<tr class="separator:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95d81910b3ce67295e3eb5a6bbe97dfa">_ADC_DATH_5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte.  <a href="#ga95d81910b3ce67295e3eb5a6bbe97dfa">More...</a><br /></td></tr>
<tr class="separator:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e848a27fd94c84fbe48b48fedc13279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e848a27fd94c84fbe48b48fedc13279">_ADC_DATL_6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga0e848a27fd94c84fbe48b48fedc13279"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte.  <a href="#ga0e848a27fd94c84fbe48b48fedc13279">More...</a><br /></td></tr>
<tr class="separator:ga0e848a27fd94c84fbe48b48fedc13279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4543d7a5ab0f5d611743c708c29ff3e">_ADC_DATH_6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte.  <a href="#gaf4543d7a5ab0f5d611743c708c29ff3e">More...</a><br /></td></tr>
<tr class="separator:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5e7ddd140234cbb3537a3aa017277ed">_ADC_DATL_7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte.  <a href="#gaa5e7ddd140234cbb3537a3aa017277ed">More...</a><br /></td></tr>
<tr class="separator:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6874761633ce8efffad2effa6702cac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6874761633ce8efffad2effa6702cac4">_ADC_DATH_7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga6874761633ce8efffad2effa6702cac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte.  <a href="#ga6874761633ce8efffad2effa6702cac4">More...</a><br /></td></tr>
<tr class="separator:ga6874761633ce8efffad2effa6702cac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2b556e058ae2ac1766b1a7b2dee119">_ADC_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register.  <a href="#ga6e2b556e058ae2ac1766b1a7b2dee119">More...</a><br /></td></tr>
<tr class="separator:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1162cae75a39210df2aff58383c8dc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1162cae75a39210df2aff58383c8dc8d">_ADC_DLYCNT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga1162cae75a39210df2aff58383c8dc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SOC delay counter register.  <a href="#ga1162cae75a39210df2aff58383c8dc8d">More...</a><br /></td></tr>
<tr class="separator:ga1162cae75a39210df2aff58383c8dc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f4ee3173e49462bef9e1acbc6edaf41">_ADC_CFG_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register reset value.  <a href="#ga5f4ee3173e49462bef9e1acbc6edaf41">More...</a><br /></td></tr>
<tr class="separator:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54be223a6fb5b8330147940e0f95c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54be223a6fb5b8330147940e0f95c56">_ADC_SOC_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab54be223a6fb5b8330147940e0f95c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion reset value.  <a href="#gab54be223a6fb5b8330147940e0f95c56">More...</a><br /></td></tr>
<tr class="separator:gab54be223a6fb5b8330147940e0f95c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad6306760e7ef2122dbab6aa21d8fa3">_ADC_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register reset value.  <a href="#gadad6306760e7ef2122dbab6aa21d8fa3">More...</a><br /></td></tr>
<tr class="separator:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3f28857628925bb7b1f2bd60466c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe3f28857628925bb7b1f2bd60466c61">_ADC_SEQ_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabe3f28857628925bb7b1f2bd60466c61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register reset value.  <a href="#gabe3f28857628925bb7b1f2bd60466c61">More...</a><br /></td></tr>
<tr class="separator:gabe3f28857628925bb7b1f2bd60466c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1652f4c4092d59b2da9cac35ce254d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1652f4c4092d59b2da9cac35ce254d3">_ADC_DATL_0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae1652f4c4092d59b2da9cac35ce254d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte reset value.  <a href="#gae1652f4c4092d59b2da9cac35ce254d3">More...</a><br /></td></tr>
<tr class="separator:gae1652f4c4092d59b2da9cac35ce254d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab612dabe1affa8a4a2175fb69f804e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab612dabe1affa8a4a2175fb69f804e11">_ADC_DATH_0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab612dabe1affa8a4a2175fb69f804e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte reset value.  <a href="#gab612dabe1affa8a4a2175fb69f804e11">More...</a><br /></td></tr>
<tr class="separator:gab612dabe1affa8a4a2175fb69f804e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc73fd7506bebda52f24c2ba36a86dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc73fd7506bebda52f24c2ba36a86dea">_ADC_DATL_1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabc73fd7506bebda52f24c2ba36a86dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte reset value.  <a href="#gabc73fd7506bebda52f24c2ba36a86dea">More...</a><br /></td></tr>
<tr class="separator:gabc73fd7506bebda52f24c2ba36a86dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40de4af7dc0e5aa99229f96e7746585d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40de4af7dc0e5aa99229f96e7746585d">_ADC_DATH_1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40de4af7dc0e5aa99229f96e7746585d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte reset value.  <a href="#ga40de4af7dc0e5aa99229f96e7746585d">More...</a><br /></td></tr>
<tr class="separator:ga40de4af7dc0e5aa99229f96e7746585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b35e84bce4e34dba977711dbf858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga574b35e84bce4e34dba977711dbf858d">_ADC_DATL_2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga574b35e84bce4e34dba977711dbf858d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte reset value.  <a href="#ga574b35e84bce4e34dba977711dbf858d">More...</a><br /></td></tr>
<tr class="separator:ga574b35e84bce4e34dba977711dbf858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7347cd885156f1d8be6e0854c2652545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7347cd885156f1d8be6e0854c2652545">_ADC_DATH_2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7347cd885156f1d8be6e0854c2652545"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte reset value.  <a href="#ga7347cd885156f1d8be6e0854c2652545">More...</a><br /></td></tr>
<tr class="separator:ga7347cd885156f1d8be6e0854c2652545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef001d6412d983814e6c9f24f81c707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeef001d6412d983814e6c9f24f81c707">_ADC_DATL_3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaeef001d6412d983814e6c9f24f81c707"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte reset value.  <a href="#gaeef001d6412d983814e6c9f24f81c707">More...</a><br /></td></tr>
<tr class="separator:gaeef001d6412d983814e6c9f24f81c707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f61036ef055a9f215416bd6b756cbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4f61036ef055a9f215416bd6b756cbe5">_ADC_DATH_3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4f61036ef055a9f215416bd6b756cbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte reset value.  <a href="#ga4f61036ef055a9f215416bd6b756cbe5">More...</a><br /></td></tr>
<tr class="separator:ga4f61036ef055a9f215416bd6b756cbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e9780bc5bb569a9cbc3e759fe93a1c6">_ADC_DATL_4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte reset value.  <a href="#ga5e9780bc5bb569a9cbc3e759fe93a1c6">More...</a><br /></td></tr>
<tr class="separator:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d50bd804e16468d55d20ffcee7e08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4d50bd804e16468d55d20ffcee7e08d">_ADC_DATH_4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad4d50bd804e16468d55d20ffcee7e08d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte reset value.  <a href="#gad4d50bd804e16468d55d20ffcee7e08d">More...</a><br /></td></tr>
<tr class="separator:gad4d50bd804e16468d55d20ffcee7e08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de9fd01062b08fe339e25bdfb027541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de9fd01062b08fe339e25bdfb027541">_ADC_DATL_5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6de9fd01062b08fe339e25bdfb027541"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte reset value.  <a href="#ga6de9fd01062b08fe339e25bdfb027541">More...</a><br /></td></tr>
<tr class="separator:ga6de9fd01062b08fe339e25bdfb027541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b67d6379c84926ba40e1c7c0c6399c5">_ADC_DATH_5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte reset value.  <a href="#ga6b67d6379c84926ba40e1c7c0c6399c5">More...</a><br /></td></tr>
<tr class="separator:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bfa43cbbefb23be924f55d00df848c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga82bfa43cbbefb23be924f55d00df848c">_ADC_DATL_6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga82bfa43cbbefb23be924f55d00df848c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte reset value.  <a href="#ga82bfa43cbbefb23be924f55d00df848c">More...</a><br /></td></tr>
<tr class="separator:ga82bfa43cbbefb23be924f55d00df848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a6c7f60af93bee6151b4b0e890fc3cd">_ADC_DATH_6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte reset value.  <a href="#ga9a6c7f60af93bee6151b4b0e890fc3cd">More...</a><br /></td></tr>
<tr class="separator:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13122732efaec2c984e7e55b04caf39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13122732efaec2c984e7e55b04caf39f">_ADC_DATL_7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga13122732efaec2c984e7e55b04caf39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte reset value.  <a href="#ga13122732efaec2c984e7e55b04caf39f">More...</a><br /></td></tr>
<tr class="separator:ga13122732efaec2c984e7e55b04caf39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34e637b7c297e69bfe337a6ee4a5ac21">_ADC_DATH_7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte reset value.  <a href="#ga34e637b7c297e69bfe337a6ee4a5ac21">More...</a><br /></td></tr>
<tr class="separator:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382463c282fba1b7a1894657b8e45ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga382463c282fba1b7a1894657b8e45ea9">_ADC_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga382463c282fba1b7a1894657b8e45ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register reset value.  <a href="#ga382463c282fba1b7a1894657b8e45ea9">More...</a><br /></td></tr>
<tr class="separator:ga382463c282fba1b7a1894657b8e45ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fbc53f11d04fd3174c123def75cd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2fbc53f11d04fd3174c123def75cd19">_ADC_DLYCNT_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2fbc53f11d04fd3174c123def75cd19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SOC delay counter register reset value.  <a href="#gab2fbc53f11d04fd3174c123def75cd19">More...</a><br /></td></tr>
<tr class="separator:gab2fbc53f11d04fd3174c123def75cd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d8d59ef7d23770b086f28b566b1e9d">_ADC_CFG_PD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC power-down [0].  <a href="#ga51d8d59ef7d23770b086f28b566b1e9d">More...</a><br /></td></tr>
<tr class="separator:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8029395f4d82efceba8d9d9d38b65b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8029395f4d82efceba8d9d9d38b65b5">_ADC_CFG_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab8029395f4d82efceba8d9d9d38b65b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC stop sequencer [0].  <a href="#gab8029395f4d82efceba8d9d9d38b65b5">More...</a><br /></td></tr>
<tr class="separator:gab8029395f4d82efceba8d9d9d38b65b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318041f586f5377226bdfcf18fb05f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga318041f586f5377226bdfcf18fb05f36">_ADC_CFG_FIFO_FLUSH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga318041f586f5377226bdfcf18fb05f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC flush data buffer [0].  <a href="#ga318041f586f5377226bdfcf18fb05f36">More...</a><br /></td></tr>
<tr class="separator:ga318041f586f5377226bdfcf18fb05f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd85741e706448d46e9bf41ab730196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3dd85741e706448d46e9bf41ab730196">_ADC_CFG_CIRCULAR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3dd85741e706448d46e9bf41ab730196"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC circular sequencer mode [0].  <a href="#ga3dd85741e706448d46e9bf41ab730196">More...</a><br /></td></tr>
<tr class="separator:ga3dd85741e706448d46e9bf41ab730196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de8ed7ee2e637bdb33a11731c95e692">_ADC_CFG_DATA_FORMAT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC data aligment [0].  <a href="#ga6de8ed7ee2e637bdb33a11731c95e692">More...</a><br /></td></tr>
<tr class="separator:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10513cfb9c373a5e04773b6381438499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10513cfb9c373a5e04773b6381438499">_ADC_SOC_SOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10513cfb9c373a5e04773b6381438499"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion sequence [0].  <a href="#ga10513cfb9c373a5e04773b6381438499">More...</a><br /></td></tr>
<tr class="separator:ga10513cfb9c373a5e04773b6381438499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef77748243b80c342010b0994e06dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ef77748243b80c342010b0994e06dcd">_ADC_IER_EOC_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ef77748243b80c342010b0994e06dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of conversion mode interrupt enable [0].  <a href="#ga3ef77748243b80c342010b0994e06dcd">More...</a><br /></td></tr>
<tr class="separator:ga3ef77748243b80c342010b0994e06dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17119f7e69280139141726e0077502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad17119f7e69280139141726e0077502b">_ADC_IER_EOS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad17119f7e69280139141726e0077502b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of sequence mode interrupt enable [0].  <a href="#gad17119f7e69280139141726e0077502b">More...</a><br /></td></tr>
<tr class="separator:gad17119f7e69280139141726e0077502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab72a232d8c3d420461beb7d24c502f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab72a232d8c3d420461beb7d24c502f7">_ADC_IER_SEQ_FULL_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab72a232d8c3d420461beb7d24c502f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer buffer full interrupt enable [0].  <a href="#gaab72a232d8c3d420461beb7d24c502f7">More...</a><br /></td></tr>
<tr class="separator:gaab72a232d8c3d420461beb7d24c502f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c07bf570efa87262b9c250e3752b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96c07bf570efa87262b9c250e3752b82">_ADC_SEQ_CH</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga96c07bf570efa87262b9c250e3752b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [2:0].  <a href="#ga96c07bf570efa87262b9c250e3752b82">More...</a><br /></td></tr>
<tr class="separator:ga96c07bf570efa87262b9c250e3752b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab38c21c612d771e81c165a27912d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ab38c21c612d771e81c165a27912d36">_ADC_SEQ_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8ab38c21c612d771e81c165a27912d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [0].  <a href="#ga8ab38c21c612d771e81c165a27912d36">More...</a><br /></td></tr>
<tr class="separator:ga8ab38c21c612d771e81c165a27912d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468904c9d2bf356aab80674100061d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga468904c9d2bf356aab80674100061d3f">_ADC_SEQ_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga468904c9d2bf356aab80674100061d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [1].  <a href="#ga468904c9d2bf356aab80674100061d3f">More...</a><br /></td></tr>
<tr class="separator:ga468904c9d2bf356aab80674100061d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b88cbbb0c0264d99baf10516086ba0f">_ADC_SEQ_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [2].  <a href="#ga6b88cbbb0c0264d99baf10516086ba0f">More...</a><br /></td></tr>
<tr class="separator:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58d4dcce44cbd258e0c9de7b56bd25a2">_ADC_SEQ_GAIN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC gain for selected channel (0=x1; 1=x4) [0].  <a href="#ga58d4dcce44cbd258e0c9de7b56bd25a2">More...</a><br /></td></tr>
<tr class="separator:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4876bc4806f8d0ef9d7729ebc98d4c7f">_ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of conversion mode [0].  <a href="#ga4876bc4806f8d0ef9d7729ebc98d4c7f">More...</a><br /></td></tr>
<tr class="separator:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28d34eb44b27aebe764ba7d3266aefe7">_ADC_SR_EOS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of sequence mode [0].  <a href="#ga28d34eb44b27aebe764ba7d3266aefe7">More...</a><br /></td></tr>
<tr class="separator:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d966e0d11a19d3646a361a603c83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d966e0d11a19d3646a361a603c83b0">_ADC_SR_SEQ_FULL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51d966e0d11a19d3646a361a603c83b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer buffer full [0].  <a href="#ga51d966e0d11a19d3646a361a603c83b0">More...</a><br /></td></tr>
<tr class="separator:ga51d966e0d11a19d3646a361a603c83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7bce05d19bd84ce84acbba2a857f4fe">_SMED_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn struct/bit access reset value.  <a href="#gac7bce05d19bd84ce84acbba2a857f4fe">More...</a><br /></td></tr>
<tr class="separator:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf613640d177069a4da3f58d5abdc3b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf613640d177069a4da3f58d5abdc3b5b">_SMED_CTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaf613640d177069a4da3f58d5abdc3b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control register reset value.  <a href="#gaf613640d177069a4da3f58d5abdc3b5b">More...</a><br /></td></tr>
<tr class="separator:gaf613640d177069a4da3f58d5abdc3b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53fd9b582c33a9e05e0a8134ba0ffd8e">_SMED_CTR_TMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control timer register reset value.  <a href="#ga53fd9b582c33a9e05e0a8134ba0ffd8e">More...</a><br /></td></tr>
<tr class="separator:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f3849c9781bd5c7b127263e8a9b4060">_SMED_CTR_INP_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control input register reset value.  <a href="#ga9f3849c9781bd5c7b127263e8a9b4060">More...</a><br /></td></tr>
<tr class="separator:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a56dadfdc8104fb56d8589b555e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab65a56dadfdc8104fb56d8589b555e0f">_SMED_CTR_DTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab65a56dadfdc8104fb56d8589b555e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dithering register reset value.  <a href="#gab65a56dadfdc8104fb56d8589b555e0f">More...</a><br /></td></tr>
<tr class="separator:gab65a56dadfdc8104fb56d8589b555e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d4890a4f5e161e1ca60a2a942620b57">_SMED_TMR_T0L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 LSB register reset value.  <a href="#ga8d4890a4f5e161e1ca60a2a942620b57">More...</a><br /></td></tr>
<tr class="separator:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad517cdf928b90e4b061cc1eeaee2c4a1">_SMED_TMR_T0H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 MSB register reset value.  <a href="#gad517cdf928b90e4b061cc1eeaee2c4a1">More...</a><br /></td></tr>
<tr class="separator:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803fd397373038337638f3420eac79bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga803fd397373038337638f3420eac79bb">_SMED_TMR_T1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga803fd397373038337638f3420eac79bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 LSB register reset value.  <a href="#ga803fd397373038337638f3420eac79bb">More...</a><br /></td></tr>
<tr class="separator:ga803fd397373038337638f3420eac79bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a7e3377df1a188eb4c2c29d633d363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a7e3377df1a188eb4c2c29d633d363">_SMED_TMR_T1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga86a7e3377df1a188eb4c2c29d633d363"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 MSB register reset value.  <a href="#ga86a7e3377df1a188eb4c2c29d633d363">More...</a><br /></td></tr>
<tr class="separator:ga86a7e3377df1a188eb4c2c29d633d363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc569708c46a01a7d58d127290e03deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc569708c46a01a7d58d127290e03deb">_SMED_TMR_T2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gabc569708c46a01a7d58d127290e03deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 LSB register reset value.  <a href="#gabc569708c46a01a7d58d127290e03deb">More...</a><br /></td></tr>
<tr class="separator:gabc569708c46a01a7d58d127290e03deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8195450bfe42603dacacc71f9983860f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8195450bfe42603dacacc71f9983860f">_SMED_TMR_T2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8195450bfe42603dacacc71f9983860f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 MSB register reset value.  <a href="#ga8195450bfe42603dacacc71f9983860f">More...</a><br /></td></tr>
<tr class="separator:ga8195450bfe42603dacacc71f9983860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7756aedf6945b6ac254356c8214aadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae7756aedf6945b6ac254356c8214aadf">_SMED_TMR_T3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae7756aedf6945b6ac254356c8214aadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 LSB register reset value.  <a href="#gae7756aedf6945b6ac254356c8214aadf">More...</a><br /></td></tr>
<tr class="separator:gae7756aedf6945b6ac254356c8214aadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafbab09d5ed8ffc7b07b0cf7926f6ef71">_SMED_TMR_T3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 MSB register reset value.  <a href="#gafbab09d5ed8ffc7b07b0cf7926f6ef71">More...</a><br /></td></tr>
<tr class="separator:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534ecc479f08d54e3a202988a7125720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga534ecc479f08d54e3a202988a7125720">_SMED_PRM_ID0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga534ecc479f08d54e3a202988a7125720"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 IDLE register reset value.  <a href="#ga534ecc479f08d54e3a202988a7125720">More...</a><br /></td></tr>
<tr class="separator:ga534ecc479f08d54e3a202988a7125720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b6c3302018ea564e5776229bd3b3ba6">_SMED_PRM_ID1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 IDLE register reset value.  <a href="#ga0b6c3302018ea564e5776229bd3b3ba6">More...</a><br /></td></tr>
<tr class="separator:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b733f73eb7e811055c97df54abd756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57b733f73eb7e811055c97df54abd756">_SMED_PRM_ID2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga57b733f73eb7e811055c97df54abd756"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 IDLE register reset value.  <a href="#ga57b733f73eb7e811055c97df54abd756">More...</a><br /></td></tr>
<tr class="separator:ga57b733f73eb7e811055c97df54abd756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7c8755675a864054b949d11d9da04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c7c8755675a864054b949d11d9da04f">_SMED_PRM_S00_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1c7c8755675a864054b949d11d9da04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S0 register reset value.  <a href="#ga1c7c8755675a864054b949d11d9da04f">More...</a><br /></td></tr>
<tr class="separator:ga1c7c8755675a864054b949d11d9da04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345767ba2b13a81f8c92123da97b8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab345767ba2b13a81f8c92123da97b8f2">_SMED_PRM_S01_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab345767ba2b13a81f8c92123da97b8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S0 register reset value.  <a href="#gab345767ba2b13a81f8c92123da97b8f2">More...</a><br /></td></tr>
<tr class="separator:gab345767ba2b13a81f8c92123da97b8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64c4f50cc8dc17537b552b9ea3f93e7b">_SMED_PRM_S02_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S0 register reset value.  <a href="#ga64c4f50cc8dc17537b552b9ea3f93e7b">More...</a><br /></td></tr>
<tr class="separator:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04c1215bd8d1b38e996bb5055220013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad04c1215bd8d1b38e996bb5055220013">_SMED_PRM_S10_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad04c1215bd8d1b38e996bb5055220013"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S1 register reset value.  <a href="#gad04c1215bd8d1b38e996bb5055220013">More...</a><br /></td></tr>
<tr class="separator:gad04c1215bd8d1b38e996bb5055220013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3f9ece7e572d949f4c9825aec90eabf">_SMED_PRM_S11_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S1 register reset value.  <a href="#gaa3f9ece7e572d949f4c9825aec90eabf">More...</a><br /></td></tr>
<tr class="separator:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bda23d17633e09cdb02839ec48beb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9bda23d17633e09cdb02839ec48beb4">_SMED_PRM_S12_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae9bda23d17633e09cdb02839ec48beb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S1 register reset value.  <a href="#gae9bda23d17633e09cdb02839ec48beb4">More...</a><br /></td></tr>
<tr class="separator:gae9bda23d17633e09cdb02839ec48beb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7e8a42cddecbe811d578d8bd3d48f47">_SMED_PRM_S20_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S2 register reset value.  <a href="#gac7e8a42cddecbe811d578d8bd3d48f47">More...</a><br /></td></tr>
<tr class="separator:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cea3f5f69797086b051aa8254a1da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70cea3f5f69797086b051aa8254a1da8">_SMED_PRM_S21_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga70cea3f5f69797086b051aa8254a1da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S2 register reset value.  <a href="#ga70cea3f5f69797086b051aa8254a1da8">More...</a><br /></td></tr>
<tr class="separator:ga70cea3f5f69797086b051aa8254a1da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab897e13d9235647aa7ecf56a4f804a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab897e13d9235647aa7ecf56a4f804a04">_SMED_PRM_S22_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab897e13d9235647aa7ecf56a4f804a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S2 register reset value.  <a href="#gab897e13d9235647aa7ecf56a4f804a04">More...</a><br /></td></tr>
<tr class="separator:gab897e13d9235647aa7ecf56a4f804a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a01b3f5702673a1c435dc0ad7ed67a6">_SMED_PRM_S30_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S3 register reset value.  <a href="#ga9a01b3f5702673a1c435dc0ad7ed67a6">More...</a><br /></td></tr>
<tr class="separator:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6923623514ab2cd8038aa493b6f1d039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6923623514ab2cd8038aa493b6f1d039">_SMED_PRM_S31_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga6923623514ab2cd8038aa493b6f1d039"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S3 register reset value.  <a href="#ga6923623514ab2cd8038aa493b6f1d039">More...</a><br /></td></tr>
<tr class="separator:ga6923623514ab2cd8038aa493b6f1d039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d8b4ae7182360a48b9cfd461e132db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9d8b4ae7182360a48b9cfd461e132db">_SMED_PRM_S32_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab9d8b4ae7182360a48b9cfd461e132db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S3 register reset value.  <a href="#gab9d8b4ae7182360a48b9cfd461e132db">More...</a><br /></td></tr>
<tr class="separator:gab9d8b4ae7182360a48b9cfd461e132db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdc9e584cbd8242e4cd8237935c5d38">_SMED_CFG_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Timer configuration register reset value.  <a href="#ga8fdc9e584cbd8242e4cd8237935c5d38">More...</a><br /></td></tr>
<tr class="separator:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51427b76bb97c4af29518e7a64e009da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51427b76bb97c4af29518e7a64e009da">_SMED_DMP_L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga51427b76bb97c4af29518e7a64e009da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter LSB register reset value.  <a href="#ga51427b76bb97c4af29518e7a64e009da">More...</a><br /></td></tr>
<tr class="separator:ga51427b76bb97c4af29518e7a64e009da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29181a53007f3e27f6a32b765988489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab29181a53007f3e27f6a32b765988489">_SMED_DMP_H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab29181a53007f3e27f6a32b765988489"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter MSB register reset value.  <a href="#gab29181a53007f3e27f6a32b765988489">More...</a><br /></td></tr>
<tr class="separator:gab29181a53007f3e27f6a32b765988489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aff442a63e0d520de4a3de585d4b45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1aff442a63e0d520de4a3de585d4b45a">_SMED_GSTS_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1aff442a63e0d520de4a3de585d4b45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn General status register reset value.  <a href="#ga1aff442a63e0d520de4a3de585d4b45a">More...</a><br /></td></tr>
<tr class="separator:ga1aff442a63e0d520de4a3de585d4b45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdea483097f74f7e41d721ed80cd663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcdea483097f74f7e41d721ed80cd663">_SMED_IRQ_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gafcdea483097f74f7e41d721ed80cd663"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt regquest register reset value.  <a href="#gafcdea483097f74f7e41d721ed80cd663">More...</a><br /></td></tr>
<tr class="separator:gafcdea483097f74f7e41d721ed80cd663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c74b9a80446e5a826c43bced69e822b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c74b9a80446e5a826c43bced69e822b">_SMED_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9c74b9a80446e5a826c43bced69e822b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt enable register reset value.  <a href="#ga9c74b9a80446e5a826c43bced69e822b">More...</a><br /></td></tr>
<tr class="separator:ga9c74b9a80446e5a826c43bced69e822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074c782c2dd95558b39da9393a6813c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga074c782c2dd95558b39da9393a6813c1">_SMED_ISEL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga074c782c2dd95558b39da9393a6813c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Externalevent control register reset value.  <a href="#ga074c782c2dd95558b39da9393a6813c1">More...</a><br /></td></tr>
<tr class="separator:ga074c782c2dd95558b39da9393a6813c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5944133e136247b03de26527e470f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5944133e136247b03de26527e470f41">_SMED_DMP_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae5944133e136247b03de26527e470f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump enable register reset value.  <a href="#gae5944133e136247b03de26527e470f41">More...</a><br /></td></tr>
<tr class="separator:gae5944133e136247b03de26527e470f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54d5e6bdd93141f45b6075f55dde2bba">_SMED_FSM_STS_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn FSM status register reset value.  <a href="#ga54d5e6bdd93141f45b6075f55dde2bba">More...</a><br /></td></tr>
<tr class="separator:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f7620a232b5e20cacac56b2fb537c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36f7620a232b5e20cacac56b2fb537c8">_SMED_CTR_START_CNT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga36f7620a232b5e20cacac56b2fb537c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">start counter [0]  <a href="#ga36f7620a232b5e20cacac56b2fb537c8">More...</a><br /></td></tr>
<tr class="separator:ga36f7620a232b5e20cacac56b2fb537c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8059fdcec130f6d1386d9bdada0abd3c">_SMED_CTR_FSM_ENA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">synchronous FSM enable [0]  <a href="#ga8059fdcec130f6d1386d9bdada0abd3c">More...</a><br /></td></tr>
<tr class="separator:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1b2a8d8eb65bf247f937738efa093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba1b2a8d8eb65bf247f937738efa093b">_SMED_CTR_TMR_TIME_T0_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaba1b2a8d8eb65bf247f937738efa093b"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [0]  <a href="#gaba1b2a8d8eb65bf247f937738efa093b">More...</a><br /></td></tr>
<tr class="separator:gaba1b2a8d8eb65bf247f937738efa093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb93624417e0602cdeabda6e5354ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbb93624417e0602cdeabda6e5354ee1">_SMED_CTR_TMR_TIME_T1_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbb93624417e0602cdeabda6e5354ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T1 register [0]  <a href="#gabbb93624417e0602cdeabda6e5354ee1">More...</a><br /></td></tr>
<tr class="separator:gabbb93624417e0602cdeabda6e5354ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84abadf0b4efa5e590f35466d72fbe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84abadf0b4efa5e590f35466d72fbe08">_SMED_CTR_TMR_TIME_T2_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga84abadf0b4efa5e590f35466d72fbe08"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T2 register [0]  <a href="#ga84abadf0b4efa5e590f35466d72fbe08">More...</a><br /></td></tr>
<tr class="separator:ga84abadf0b4efa5e590f35466d72fbe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2516e17bb58e17ba06d0d1347014cd5b">_SMED_CTR_TMR_TIME_T3_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T3 register [0]  <a href="#ga2516e17bb58e17ba06d0d1347014cd5b">More...</a><br /></td></tr>
<tr class="separator:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9699aaf11a46e9caa430c09f56e6c3ba">_SMED_CTR_TMR_DITHER_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the CTR_DTHR register [0]  <a href="#ga9699aaf11a46e9caa430c09f56e6c3ba">More...</a><br /></td></tr>
<tr class="separator:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bf257f874d2ad8d455452ef646547e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac6bf257f874d2ad8d455452ef646547e">_SMED_CTR_INP_RS_INSIG</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac6bf257f874d2ad8d455452ef646547e"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [2:0]  <a href="#gac6bf257f874d2ad8d455452ef646547e">More...</a><br /></td></tr>
<tr class="separator:gac6bf257f874d2ad8d455452ef646547e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45f0f7c42d8351967036a94517bcee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad45f0f7c42d8351967036a94517bcee8">_SMED_CTR_INP_RS_INSIG0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad45f0f7c42d8351967036a94517bcee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [0]  <a href="#gad45f0f7c42d8351967036a94517bcee8">More...</a><br /></td></tr>
<tr class="separator:gad45f0f7c42d8351967036a94517bcee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a4956c5e5f68f72cd34033e7605466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10a4956c5e5f68f72cd34033e7605466">_SMED_CTR_INP_RS_INSIG1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10a4956c5e5f68f72cd34033e7605466"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [1]  <a href="#ga10a4956c5e5f68f72cd34033e7605466">More...</a><br /></td></tr>
<tr class="separator:ga10a4956c5e5f68f72cd34033e7605466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc149854826fdd61e8cfe05fa04f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacadc149854826fdd61e8cfe05fa04f92">_SMED_CTR_INP_RS_INSIG2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacadc149854826fdd61e8cfe05fa04f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [2]  <a href="#gacadc149854826fdd61e8cfe05fa04f92">More...</a><br /></td></tr>
<tr class="separator:gacadc149854826fdd61e8cfe05fa04f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26377352832eab44dcc89ba424ea837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac26377352832eab44dcc89ba424ea837">_SMED_CTR_INP_RAIS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac26377352832eab44dcc89ba424ea837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asy_Enable input polarity level definition [0].  <a href="#gac26377352832eab44dcc89ba424ea837">More...</a><br /></td></tr>
<tr class="separator:gac26377352832eab44dcc89ba424ea837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4505f0c1b1f2cf5f754a075d0f1f7fe8">_SMED_CTR_INP_EL_INSIG</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [2:0]  <a href="#ga4505f0c1b1f2cf5f754a075d0f1f7fe8">More...</a><br /></td></tr>
<tr class="separator:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d4590c750191f38cc88dd102540466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d4590c750191f38cc88dd102540466">_SMED_CTR_INP_EL_INSIG0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac9d4590c750191f38cc88dd102540466"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [0]  <a href="#gac9d4590c750191f38cc88dd102540466">More...</a><br /></td></tr>
<tr class="separator:gac9d4590c750191f38cc88dd102540466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d52f3cef1073d56732327cd74d03228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d52f3cef1073d56732327cd74d03228">_SMED_CTR_INP_EL_INSIG1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5d52f3cef1073d56732327cd74d03228"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [1]  <a href="#ga5d52f3cef1073d56732327cd74d03228">More...</a><br /></td></tr>
<tr class="separator:ga5d52f3cef1073d56732327cd74d03228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac282a453c0aad1f3e7f157871fdb9aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac282a453c0aad1f3e7f157871fdb9aad">_SMED_CTR_INP_EL_INSIG2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac282a453c0aad1f3e7f157871fdb9aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [2]  <a href="#gac282a453c0aad1f3e7f157871fdb9aad">More...</a><br /></td></tr>
<tr class="separator:gac282a453c0aad1f3e7f157871fdb9aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ff25c16d6f838d03b247603a15270f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27ff25c16d6f838d03b247603a15270f">_SMED_CTR_INP_EL_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga27ff25c16d6f838d03b247603a15270f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asy_Enable input characteristic definition [0].  <a href="#ga27ff25c16d6f838d03b247603a15270f">More...</a><br /></td></tr>
<tr class="separator:ga27ff25c16d6f838d03b247603a15270f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb682fca10efeb6d0f8a25e9e21d8df2">_SMED_PRM_ID0_NX_STAT</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#gadb682fca10efeb6d0f8a25e9e21d8df2">More...</a><br /></td></tr>
<tr class="separator:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c9afadfb36644224a3e384aa372b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0c9afadfb36644224a3e384aa372b2e">_SMED_PRM_ID0_NX_STAT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0c9afadfb36644224a3e384aa372b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#gaf0c9afadfb36644224a3e384aa372b2e">More...</a><br /></td></tr>
<tr class="separator:gaf0c9afadfb36644224a3e384aa372b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3125b5abb752d274a49740e573741611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3125b5abb752d274a49740e573741611">_SMED_PRM_ID0_NX_STAT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3125b5abb752d274a49740e573741611"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#ga3125b5abb752d274a49740e573741611">More...</a><br /></td></tr>
<tr class="separator:ga3125b5abb752d274a49740e573741611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaffca9fdc09a0a171baaf51b8bca210ac">_SMED_PRM_ID0_EDGE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#gaffca9fdc09a0a171baaf51b8bca210ac">More...</a><br /></td></tr>
<tr class="separator:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga346bd853fdfedef6d1f55ed9bbd3b183">_SMED_PRM_ID0_EDGE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#ga346bd853fdfedef6d1f55ed9bbd3b183">More...</a><br /></td></tr>
<tr class="separator:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c06919c9a531d3bc4618d953508a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b8c06919c9a531d3bc4618d953508a3">_SMED_PRM_ID0_EDGE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b8c06919c9a531d3bc4618d953508a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#ga8b8c06919c9a531d3bc4618d953508a3">More...</a><br /></td></tr>
<tr class="separator:ga8b8c06919c9a531d3bc4618d953508a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f0070b83421d061db03486b37e2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17f0070b83421d061db03486b37e2819">_SMED_PRM_ID0_CNT_RSTE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga17f0070b83421d061db03486b37e2819"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter reset definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#ga17f0070b83421d061db03486b37e2819">More...</a><br /></td></tr>
<tr class="separator:ga17f0070b83421d061db03486b37e2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f0afcd13f71f367ec790fa85059269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf6f0afcd13f71f367ec790fa85059269">_SMED_PRM_ID0_PULS_EDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf6f0afcd13f71f367ec790fa85059269"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM pulse out level definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#gaf6f0afcd13f71f367ec790fa85059269">More...</a><br /></td></tr>
<tr class="separator:gaf6f0afcd13f71f367ec790fa85059269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08ecb6ebe6076fa3ec0757aac96a714d">_SMED_PRM_ID0_HOLD_JMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="mdescLeft">&#160;</td><td class="mdescRight">hold state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#ga08ecb6ebe6076fa3ec0757aac96a714d">More...</a><br /></td></tr>
<tr class="separator:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b17681e01137ba430423189e0921ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6b17681e01137ba430423189e0921ee">_SMED_PRM_ID0_AND_OR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab6b17681e01137ba430423189e0921ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">jumping Boolean function definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="#gab6b17681e01137ba430423189e0921ee">More...</a><br /></td></tr>
<tr class="separator:gab6b17681e01137ba430423189e0921ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga105b4cc1ca060a6d8d95acee6096fd78">_SMED_PRM_ID1_CEDGE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [1:0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga105b4cc1ca060a6d8d95acee6096fd78">More...</a><br /></td></tr>
<tr class="separator:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5b961e0454a85725263b806b1ab070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d5b961e0454a85725263b806b1ab070">_SMED_PRM_ID1_CEDGE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5d5b961e0454a85725263b806b1ab070"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga5d5b961e0454a85725263b806b1ab070">More...</a><br /></td></tr>
<tr class="separator:ga5d5b961e0454a85725263b806b1ab070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a721246613cc390cf80b6abe5b4b967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a721246613cc390cf80b6abe5b4b967">_SMED_PRM_ID1_CEDGE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6a721246613cc390cf80b6abe5b4b967"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [1] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga6a721246613cc390cf80b6abe5b4b967">More...</a><br /></td></tr>
<tr class="separator:ga6a721246613cc390cf80b6abe5b4b967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c07df307bff51acbd411250ce309f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c07df307bff51acbd411250ce309f7d">_SMED_PRM_ID1_CNT_RSTC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c07df307bff51acbd411250ce309f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T1 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga3c07df307bff51acbd411250ce309f7d">More...</a><br /></td></tr>
<tr class="separator:ga3c07df307bff51acbd411250ce309f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8067a5f467e29c3b445b9fda35d211a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8067a5f467e29c3b445b9fda35d211a5">_SMED_PRM_ID1_PULS_CMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8067a5f467e29c3b445b9fda35d211a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T2 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga8067a5f467e29c3b445b9fda35d211a5">More...</a><br /></td></tr>
<tr class="separator:ga8067a5f467e29c3b445b9fda35d211a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5297994f69b1e3e277e46a23e8f5c292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5297994f69b1e3e277e46a23e8f5c292">_SMED_PRM_ID1_HOLD_EXIT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5297994f69b1e3e277e46a23e8f5c292"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T3 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="#ga5297994f69b1e3e277e46a23e8f5c292">More...</a><br /></td></tr>
<tr class="separator:ga5297994f69b1e3e277e46a23e8f5c292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abb7ed4710612ff6efe74595580828f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8abb7ed4710612ff6efe74595580828f">_SMED_PRM_ID2_LATCH_RS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8abb7ed4710612ff6efe74595580828f"><td class="mdescLeft">&#160;</td><td class="mdescRight">latch reset definition [0] (in _SMEDn_PRM_ID2, _SMEDn_PRM_Sx2)  <a href="#ga8abb7ed4710612ff6efe74595580828f">More...</a><br /></td></tr>
<tr class="separator:ga8abb7ed4710612ff6efe74595580828f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01a2871efcb1510e3d19e8204f45d3eb">_SMED_PRM_ID2_QCOUP_ST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">idle quad couple start mode configuration [0] (in _SMEDn_PRM_ID2)  <a href="#ga01a2871efcb1510e3d19e8204f45d3eb">More...</a><br /></td></tr>
<tr class="separator:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6a19a5637e79069548a85431619042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d6a19a5637e79069548a85431619042">_SMED_CFG_TIM_NUM</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d6a19a5637e79069548a85431619042"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [1:0]  <a href="#ga8d6a19a5637e79069548a85431619042">More...</a><br /></td></tr>
<tr class="separator:ga8d6a19a5637e79069548a85431619042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f78608f72185528ab61b9ec93cf425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9f78608f72185528ab61b9ec93cf425">_SMED_CFG_TIM_NUM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad9f78608f72185528ab61b9ec93cf425"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [0]  <a href="#gad9f78608f72185528ab61b9ec93cf425">More...</a><br /></td></tr>
<tr class="separator:gad9f78608f72185528ab61b9ec93cf425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f7c5a2337a58775ee8175d1f349487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9f7c5a2337a58775ee8175d1f349487">_SMED_CFG_TIM_NUM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa9f7c5a2337a58775ee8175d1f349487"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [1]  <a href="#gaa9f7c5a2337a58775ee8175d1f349487">More...</a><br /></td></tr>
<tr class="separator:gaa9f7c5a2337a58775ee8175d1f349487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeac7c2412a171cf438ba3e0d66c89cc1">_SMED_CFG_TIM_UPD</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [1:0]  <a href="#gaeac7c2412a171cf438ba3e0d66c89cc1">More...</a><br /></td></tr>
<tr class="separator:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1005cdf18011d995abbb2739e53845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd1005cdf18011d995abbb2739e53845">_SMED_CFG_TIM_UPD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd1005cdf18011d995abbb2739e53845"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [0]  <a href="#gadd1005cdf18011d995abbb2739e53845">More...</a><br /></td></tr>
<tr class="separator:gadd1005cdf18011d995abbb2739e53845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a668fa80d5b6d87c3135cffad7e459f">_SMED_CFG_TIM_UPD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [1]  <a href="#ga7a668fa80d5b6d87c3135cffad7e459f">More...</a><br /></td></tr>
<tr class="separator:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fda477fb0817512ab403e4912e54cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4fda477fb0817512ab403e4912e54cff">_SMED_GSTS_EX0_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4fda477fb0817512ab403e4912e54cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[0] [0]  <a href="#ga4fda477fb0817512ab403e4912e54cff">More...</a><br /></td></tr>
<tr class="separator:ga4fda477fb0817512ab403e4912e54cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae257f01c9a7daf04e444065fa902c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae257f01c9a7daf04e444065fa902c806">_SMED_GSTS_EX1_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae257f01c9a7daf04e444065fa902c806"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[1] [0]  <a href="#gae257f01c9a7daf04e444065fa902c806">More...</a><br /></td></tr>
<tr class="separator:gae257f01c9a7daf04e444065fa902c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6009af0ae2b6781ed4b5206fd7905c20">_SMED_GSTS_EX2_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[2] [0]  <a href="#ga6009af0ae2b6781ed4b5206fd7905c20">More...</a><br /></td></tr>
<tr class="separator:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee6e0448286f8c34e783ba696315345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ee6e0448286f8c34e783ba696315345">_SMED_GSTS_CNT_FLAG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6ee6e0448286f8c34e783ba696315345"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter reset flag when dump is enabled [0]  <a href="#ga6ee6e0448286f8c34e783ba696315345">More...</a><br /></td></tr>
<tr class="separator:ga6ee6e0448286f8c34e783ba696315345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2a830776ebdbc3bdeee43979be2fbcf">_SMED_GSTS_DMP_LK</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [1:0]  <a href="#gac2a830776ebdbc3bdeee43979be2fbcf">More...</a><br /></td></tr>
<tr class="separator:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e7e9bffd6df9365bbbed8880f471c57">_SMED_GSTS_DMP_LK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [0]  <a href="#ga4e7e9bffd6df9365bbbed8880f471c57">More...</a><br /></td></tr>
<tr class="separator:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac629c633df6d3a3b89021dd051b7bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac629c633df6d3a3b89021dd051b7bf39">_SMED_GSTS_DMP_LK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac629c633df6d3a3b89021dd051b7bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [1]  <a href="#gac629c633df6d3a3b89021dd051b7bf39">More...</a><br /></td></tr>
<tr class="separator:gac629c633df6d3a3b89021dd051b7bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744746bc3e720770abbb394ca73d041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2744746bc3e720770abbb394ca73d041">_SMED_GSTS_EVENT_OV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2744746bc3e720770abbb394ca73d041"><td class="mdescLeft">&#160;</td><td class="mdescRight">event overflow flag [0]  <a href="#ga2744746bc3e720770abbb394ca73d041">More...</a><br /></td></tr>
<tr class="separator:ga2744746bc3e720770abbb394ca73d041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadfea9fadc98968ffc01e3ac2bdd43e25">_SMED_IRQ_CNT_OVER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter overflow interrupt request [0]  <a href="#gadfea9fadc98968ffc01e3ac2bdd43e25">More...</a><br /></td></tr>
<tr class="separator:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84c059fa11aa0af68bf05d38808664f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab84c059fa11aa0af68bf05d38808664f">_SMED_IRQ_EXT0_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab84c059fa11aa0af68bf05d38808664f"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] capture interrupt request [0].  <a href="#gab84c059fa11aa0af68bf05d38808664f">More...</a><br /></td></tr>
<tr class="separator:gab84c059fa11aa0af68bf05d38808664f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3beeab24540e5dd767109b4c0b934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadcb3beeab24540e5dd767109b4c0b934">_SMED_IRQ_EXT1_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadcb3beeab24540e5dd767109b4c0b934"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] capture interrupt request [0].  <a href="#gadcb3beeab24540e5dd767109b4c0b934">More...</a><br /></td></tr>
<tr class="separator:gadcb3beeab24540e5dd767109b4c0b934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6dc82cc15a8a5854428775288a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacc6dc82cc15a8a5854428775288a48e6">_SMED_IRQ_EXT2_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacc6dc82cc15a8a5854428775288a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] capture interrupt request [0].  <a href="#gacc6dc82cc15a8a5854428775288a48e6">More...</a><br /></td></tr>
<tr class="separator:gacc6dc82cc15a8a5854428775288a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9168cb315810777332e759806a9f924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9168cb315810777332e759806a9f924">_SMED_IRQ_STA_S0_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa9168cb315810777332e759806a9f924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(0) transition interrupt request [0].  <a href="#gaa9168cb315810777332e759806a9f924">More...</a><br /></td></tr>
<tr class="separator:gaa9168cb315810777332e759806a9f924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c06abc52c78b58de024c240a639013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27c06abc52c78b58de024c240a639013">_SMED_IRQ_STA_S1_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga27c06abc52c78b58de024c240a639013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(1) transition interrupt request [0].  <a href="#ga27c06abc52c78b58de024c240a639013">More...</a><br /></td></tr>
<tr class="separator:ga27c06abc52c78b58de024c240a639013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae886a860c060b6a879b9ed5a1e4f430b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae886a860c060b6a879b9ed5a1e4f430b">_SMED_IRQ_STA_S2_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae886a860c060b6a879b9ed5a1e4f430b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(2) transition interrupt request [0].  <a href="#gae886a860c060b6a879b9ed5a1e4f430b">More...</a><br /></td></tr>
<tr class="separator:gae886a860c060b6a879b9ed5a1e4f430b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaecc2f78f962177b78bd8a5e6502f94fa">_SMED_IRQ_STA_S3_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(3) transition interrupt request [0].  <a href="#gaecc2f78f962177b78bd8a5e6502f94fa">More...</a><br /></td></tr>
<tr class="separator:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad9dfe54583436d27f15549070d135a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad9dfe54583436d27f15549070d135a">_SMED_IER_CNT_OV_E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadad9dfe54583436d27f15549070d135a"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter overflow interrupt enable [0]  <a href="#gadad9dfe54583436d27f15549070d135a">More...</a><br /></td></tr>
<tr class="separator:gadad9dfe54583436d27f15549070d135a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87091d72961521238a06a36c1ef620ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87091d72961521238a06a36c1ef620ad">_SMED_IER_IT_EN_EX0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga87091d72961521238a06a36c1ef620ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] capture interrupt enable [0].  <a href="#ga87091d72961521238a06a36c1ef620ad">More...</a><br /></td></tr>
<tr class="separator:ga87091d72961521238a06a36c1ef620ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeae0b070c24e6bfbf33dbba0949f43ce">_SMED_IER_IT_EN_EX1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] capture interrupt enable [0].  <a href="#gaeae0b070c24e6bfbf33dbba0949f43ce">More...</a><br /></td></tr>
<tr class="separator:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad61517a8c9d1cb8d77d49a06c7f58be3">_SMED_IER_IT_EN_EX2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] capture interrupt enable [0].  <a href="#gad61517a8c9d1cb8d77d49a06c7f58be3">More...</a><br /></td></tr>
<tr class="separator:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbd3cd1f45371a6d47881c14fb8016a">_SMED_IER_IT_STA_S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(0) transition interrupt enable [0].  <a href="#gaafbd3cd1f45371a6d47881c14fb8016a">More...</a><br /></td></tr>
<tr class="separator:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8dbffba046fdf573049044c6e37480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c8dbffba046fdf573049044c6e37480">_SMED_IER_IT_STA_S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3c8dbffba046fdf573049044c6e37480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(1) transition interrupt enable [0].  <a href="#ga3c8dbffba046fdf573049044c6e37480">More...</a><br /></td></tr>
<tr class="separator:ga3c8dbffba046fdf573049044c6e37480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4469e85848549197fdcbf681c1779993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4469e85848549197fdcbf681c1779993">_SMED_IER_IT_STA_S2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4469e85848549197fdcbf681c1779993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(2) transition interrupt enable [0].  <a href="#ga4469e85848549197fdcbf681c1779993">More...</a><br /></td></tr>
<tr class="separator:ga4469e85848549197fdcbf681c1779993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a11584290742be5e1cfc92f250536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02a11584290742be5e1cfc92f250536e">_SMED_IER_IT_STA_S3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga02a11584290742be5e1cfc92f250536e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(3) transition interrupt enable [0].  <a href="#ga02a11584290742be5e1cfc92f250536e">More...</a><br /></td></tr>
<tr class="separator:ga02a11584290742be5e1cfc92f250536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf14efcb1bb694a1d3fa905f1d9f5a43">_SMED_ISEL_INPUT0_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] input enable [0].  <a href="#gacf14efcb1bb694a1d3fa905f1d9f5a43">More...</a><br /></td></tr>
<tr class="separator:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cd827aadaea4080aa4d49ab3157911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3cd827aadaea4080aa4d49ab3157911">_SMED_ISEL_INPUT1_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3cd827aadaea4080aa4d49ab3157911"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] input enable [0].  <a href="#gae3cd827aadaea4080aa4d49ab3157911">More...</a><br /></td></tr>
<tr class="separator:gae3cd827aadaea4080aa4d49ab3157911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472f10a6ef6bb830690a7243379e99ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga472f10a6ef6bb830690a7243379e99ae">_SMED_ISEL_INPUT2_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga472f10a6ef6bb830690a7243379e99ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] input enable [0].  <a href="#ga472f10a6ef6bb830690a7243379e99ae">More...</a><br /></td></tr>
<tr class="separator:ga472f10a6ef6bb830690a7243379e99ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c806d23d16d8fa964e25586a6c7b326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c806d23d16d8fa964e25586a6c7b326">_SMED_ISEL_INPUT_LAT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5c806d23d16d8fa964e25586a6c7b326"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable latch function on InSig[0] input [0]  <a href="#ga5c806d23d16d8fa964e25586a6c7b326">More...</a><br /></td></tr>
<tr class="separator:ga5c806d23d16d8fa964e25586a6c7b326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a747fa2b466980976281efc9dc4f059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a747fa2b466980976281efc9dc4f059">_SMED_DMP_DMPE_EX0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1a747fa2b466980976281efc9dc4f059"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[0] event [0]  <a href="#ga1a747fa2b466980976281efc9dc4f059">More...</a><br /></td></tr>
<tr class="separator:ga1a747fa2b466980976281efc9dc4f059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8661d4080670bf9b290a2964ebf85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff8661d4080670bf9b290a2964ebf85a">_SMED_DMP_DMPE_EX1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaff8661d4080670bf9b290a2964ebf85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[1] event [0]  <a href="#gaff8661d4080670bf9b290a2964ebf85a">More...</a><br /></td></tr>
<tr class="separator:gaff8661d4080670bf9b290a2964ebf85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0023cc1c54733b4bd2acc4525467052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0023cc1c54733b4bd2acc4525467052f">_SMED_DMP_DMPE_EX2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0023cc1c54733b4bd2acc4525467052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[2] event [0]  <a href="#ga0023cc1c54733b4bd2acc4525467052f">More...</a><br /></td></tr>
<tr class="separator:ga0023cc1c54733b4bd2acc4525467052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef695b26cae9f7e7833cd1a55dfb4540">_SMED_DMP_DMP_EVER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode all [0]  <a href="#gaef695b26cae9f7e7833cd1a55dfb4540">More...</a><br /></td></tr>
<tr class="separator:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe317f37dce8b621f658724f9ef0a9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe317f37dce8b621f658724f9ef0a9e3">_SMED_DMP_CPL_IT_GE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabe317f37dce8b621f658724f9ef0a9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock together SMEDn_GSTS and SMEDn_IRQ reset signal [0]  <a href="#gabe317f37dce8b621f658724f9ef0a9e3">More...</a><br /></td></tr>
<tr class="separator:gabe317f37dce8b621f658724f9ef0a9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4">_SMED_FSM_STS_FSM</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [2:0]  <a href="#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4">More...</a><br /></td></tr>
<tr class="separator:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7220872aed1f5ea3dca7618c8064c5f3">_SMED_FSM_STS_FSM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [0]  <a href="#ga7220872aed1f5ea3dca7618c8064c5f3">More...</a><br /></td></tr>
<tr class="separator:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969a0311ae3b543713ada8e777dc597e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga969a0311ae3b543713ada8e777dc597e">_SMED_FSM_STS_FSM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga969a0311ae3b543713ada8e777dc597e"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [1]  <a href="#ga969a0311ae3b543713ada8e777dc597e">More...</a><br /></td></tr>
<tr class="separator:ga969a0311ae3b543713ada8e777dc597e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a">_SMED_FSM_STS_FSM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [2]  <a href="#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a">More...</a><br /></td></tr>
<tr class="separator:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8c2ad28bd396d04f147710d8a86103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d8c2ad28bd396d04f147710d8a86103">_SMED_FSM_STS_PWM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7d8c2ad28bd396d04f147710d8a86103"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM output signal [0].  <a href="#ga7d8c2ad28bd396d04f147710d8a86103">More...</a><br /></td></tr>
<tr class="separator:ga7d8c2ad28bd396d04f147710d8a86103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0731ce55753645c026500c285767a3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0731ce55753645c026500c285767a3b1">_SMED_FSM_STS_EVINP</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0731ce55753645c026500c285767a3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [2:0]  <a href="#ga0731ce55753645c026500c285767a3b1">More...</a><br /></td></tr>
<tr class="separator:ga0731ce55753645c026500c285767a3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420f803788a63007e2af709be8508979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420f803788a63007e2af709be8508979">_SMED_FSM_STS_EVINP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga420f803788a63007e2af709be8508979"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [0]  <a href="#ga420f803788a63007e2af709be8508979">More...</a><br /></td></tr>
<tr class="separator:ga420f803788a63007e2af709be8508979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd3d4facc20c55928298f61f5d55803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaedd3d4facc20c55928298f61f5d55803">_SMED_FSM_STS_EVINP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaedd3d4facc20c55928298f61f5d55803"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [1]  <a href="#gaedd3d4facc20c55928298f61f5d55803">More...</a><br /></td></tr>
<tr class="separator:gaedd3d4facc20c55928298f61f5d55803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3d9debe30320f5b9f5f88332d3b6f86">_SMED_FSM_STS_EVINP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [2]  <a href="#gaf3d9debe30320f5b9f5f88332d3b6f86">More...</a><br /></td></tr>
<tr class="separator:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register.  <a href="#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1ac998e464bee8246900227f404dd76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register reset value.  <a href="#ga1ac998e464bee8246900227f404dd76a">More...</a><br /></td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0700f3c22f626ab13f7111d2d27e397e">_CFG_GCR_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0700f3c22f626ab13f7111d2d27e397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="#ga0700f3c22f626ab13f7111d2d27e397e">More...</a><br /></td></tr>
<tr class="separator:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ce51b7addc9df6bac66f471e26616d9">_CFG_GCR_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3ce51b7addc9df6bac66f471e26616d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="#ga3ce51b7addc9df6bac66f471e26616d9">More...</a><br /></td></tr>
<tr class="separator:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ace980770d607eeb1a511ca51704709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ace980770d607eeb1a511ca51704709">_CFG_GCR_HSIT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6ace980770d607eeb1a511ca51704709"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed oscillator trimmed [0].  <a href="#ga6ace980770d607eeb1a511ca51704709">More...</a><br /></td></tr>
<tr class="separator:ga6ace980770d607eeb1a511ca51704709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad984265b3948c89c960e83662bb34186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad984265b3948c89c960e83662bb34186">_DEVID0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad984265b3948c89c960e83662bb34186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identifier byte 0.  <a href="#gad984265b3948c89c960e83662bb34186">More...</a><br /></td></tr>
<tr class="separator:gad984265b3948c89c960e83662bb34186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90095a47257c6b94a44a419764710b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90095a47257c6b94a44a419764710b42">_NDEVID0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga90095a47257c6b94a44a419764710b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary Device Identifier byte 0.  <a href="#ga90095a47257c6b94a44a419764710b42">More...</a><br /></td></tr>
<tr class="separator:ga90095a47257c6b94a44a419764710b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77bc173a9d199fbceeaedaaf1eb180af">_DEVID1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identifier byte 1.  <a href="#ga77bc173a9d199fbceeaedaaf1eb180af">More...</a><br /></td></tr>
<tr class="separator:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4caca933fe53d95300912e922459f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4caca933fe53d95300912e922459f2b">_NDEVID1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac4caca933fe53d95300912e922459f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ComplementaryDevice Identifier byte 1.  <a href="#gac4caca933fe53d95300912e922459f2b">More...</a><br /></td></tr>
<tr class="separator:gac4caca933fe53d95300912e922459f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20b3f2fc312c3c2a4a587933d3a2456e">_ITC_SPR1_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0].  <a href="#ga20b3f2fc312c3c2a4a587933d3a2456e">More...</a><br /></td></tr>
<tr class="separator:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga684c8ef814e8d92ebde894ed8e2f26ee">_ITC_SPR1_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0].  <a href="#ga684c8ef814e8d92ebde894ed8e2f26ee">More...</a><br /></td></tr>
<tr class="separator:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c42a8de663194ab4fe73e672b55963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c42a8de663194ab4fe73e672b55963f">_ITC_SPR1_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3c42a8de663194ab4fe73e672b55963f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1].  <a href="#ga3c42a8de663194ab4fe73e672b55963f">More...</a><br /></td></tr>
<tr class="separator:ga3c42a8de663194ab4fe73e672b55963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e01c187e0733153b06d27add42122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad80e01c187e0733153b06d27add42122">_ITC_SPR1_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad80e01c187e0733153b06d27add42122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0].  <a href="#gad80e01c187e0733153b06d27add42122">More...</a><br /></td></tr>
<tr class="separator:gad80e01c187e0733153b06d27add42122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cc670aeb2e09d3a92234f613e03bace">_ITC_SPR1_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc670aeb2e09d3a92234f613e03bace"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0].  <a href="#ga9cc670aeb2e09d3a92234f613e03bace">More...</a><br /></td></tr>
<tr class="separator:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477957244846dfd69e3eeb845797755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4477957244846dfd69e3eeb845797755">_ITC_SPR1_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4477957244846dfd69e3eeb845797755"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1].  <a href="#ga4477957244846dfd69e3eeb845797755">More...</a><br /></td></tr>
<tr class="separator:ga4477957244846dfd69e3eeb845797755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69">_ITC_SPR1_VECT3SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1:0].  <a href="#gad6f38cc55f6c4fd2f70fbcb3189f3c69">More...</a><br /></td></tr>
<tr class="separator:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b3b55d6bdd093a98b28cb2e89925d0">_ITC_SPR1_VECT3SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [0].  <a href="#ga88b3b55d6bdd093a98b28cb2e89925d0">More...</a><br /></td></tr>
<tr class="separator:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634055355d59fb0456fce42200051068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga634055355d59fb0456fce42200051068">_ITC_SPR1_VECT3SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga634055355d59fb0456fce42200051068"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1].  <a href="#ga634055355d59fb0456fce42200051068">More...</a><br /></td></tr>
<tr class="separator:ga634055355d59fb0456fce42200051068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a740f514634089ee3cb04fa985c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb5a740f514634089ee3cb04fa985c5d">_ITC_SPR2_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb5a740f514634089ee3cb04fa985c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0].  <a href="#gabb5a740f514634089ee3cb04fa985c5d">More...</a><br /></td></tr>
<tr class="separator:gabb5a740f514634089ee3cb04fa985c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1539c97921a10240573de8595527338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf1539c97921a10240573de8595527338">_ITC_SPR2_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf1539c97921a10240573de8595527338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0].  <a href="#gaf1539c97921a10240573de8595527338">More...</a><br /></td></tr>
<tr class="separator:gaf1539c97921a10240573de8595527338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c61b6c73086e891b241ad47cd2737a7">_ITC_SPR2_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8c61b6c73086e891b241ad47cd2737a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1].  <a href="#ga8c61b6c73086e891b241ad47cd2737a7">More...</a><br /></td></tr>
<tr class="separator:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc75f2f22414ea1ccd03d6e008627e22">_ITC_SPR2_VECT5SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc75f2f22414ea1ccd03d6e008627e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1:0].  <a href="#gabc75f2f22414ea1ccd03d6e008627e22">More...</a><br /></td></tr>
<tr class="separator:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">_ITC_SPR2_VECT5SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [0].  <a href="#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">More...</a><br /></td></tr>
<tr class="separator:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea96978fb947098ac1569bf12753283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ea96978fb947098ac1569bf12753283">_ITC_SPR2_VECT5SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2ea96978fb947098ac1569bf12753283"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1].  <a href="#ga2ea96978fb947098ac1569bf12753283">More...</a><br /></td></tr>
<tr class="separator:ga2ea96978fb947098ac1569bf12753283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c91deffcd4776dd71dee8ca38aecb99">_ITC_SPR2_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0].  <a href="#ga9c91deffcd4776dd71dee8ca38aecb99">More...</a><br /></td></tr>
<tr class="separator:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7741807231037b413a5af4dbc5f3a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7741807231037b413a5af4dbc5f3a513">_ITC_SPR2_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7741807231037b413a5af4dbc5f3a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0].  <a href="#ga7741807231037b413a5af4dbc5f3a513">More...</a><br /></td></tr>
<tr class="separator:ga7741807231037b413a5af4dbc5f3a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5ab75c9fbb51272edbe71faddb1335e">_ITC_SPR2_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac5ab75c9fbb51272edbe71faddb1335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1].  <a href="#gac5ab75c9fbb51272edbe71faddb1335e">More...</a><br /></td></tr>
<tr class="separator:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5703611bae568ed4e46d770aa6e9bb64">_ITC_SPR2_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5703611bae568ed4e46d770aa6e9bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0].  <a href="#ga5703611bae568ed4e46d770aa6e9bb64">More...</a><br /></td></tr>
<tr class="separator:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5728d5bb45962853e42e6ed007ffd6c">_ITC_SPR2_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0].  <a href="#gaa5728d5bb45962853e42e6ed007ffd6c">More...</a><br /></td></tr>
<tr class="separator:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">_ITC_SPR2_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1].  <a href="#ga3f8edaa494acb78b2f2f15b3c9edf74d">More...</a><br /></td></tr>
<tr class="separator:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10fdbc731fa381539d260d263267d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e10fdbc731fa381539d260d263267d5">_ITC_SPR3_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e10fdbc731fa381539d260d263267d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0].  <a href="#ga4e10fdbc731fa381539d260d263267d5">More...</a><br /></td></tr>
<tr class="separator:ga4e10fdbc731fa381539d260d263267d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfafa9ce773617f414c2f4f8627bede">_ITC_SPR3_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfafa9ce773617f414c2f4f8627bede"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0].  <a href="#ga8dfafa9ce773617f414c2f4f8627bede">More...</a><br /></td></tr>
<tr class="separator:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef977e61be38ee567e548b8dd85af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ef977e61be38ee567e548b8dd85af37">_ITC_SPR3_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ef977e61be38ee567e548b8dd85af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1].  <a href="#ga2ef977e61be38ee567e548b8dd85af37">More...</a><br /></td></tr>
<tr class="separator:ga2ef977e61be38ee567e548b8dd85af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81103aca38189a00e03fc69eed40fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81103aca38189a00e03fc69eed40fb9a">_ITC_SPR3_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81103aca38189a00e03fc69eed40fb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0].  <a href="#ga81103aca38189a00e03fc69eed40fb9a">More...</a><br /></td></tr>
<tr class="separator:ga81103aca38189a00e03fc69eed40fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">_ITC_SPR3_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0].  <a href="#gaf5b1aeefc0dc2f21f6f2beafbab70050">More...</a><br /></td></tr>
<tr class="separator:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657bd48c1982a779ff09413893883649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga657bd48c1982a779ff09413893883649">_ITC_SPR3_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga657bd48c1982a779ff09413893883649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1].  <a href="#ga657bd48c1982a779ff09413893883649">More...</a><br /></td></tr>
<tr class="separator:ga657bd48c1982a779ff09413893883649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d46eb9d96707d2013613a2a39d64783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d46eb9d96707d2013613a2a39d64783">_ITC_SPR3_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2d46eb9d96707d2013613a2a39d64783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0].  <a href="#ga2d46eb9d96707d2013613a2a39d64783">More...</a><br /></td></tr>
<tr class="separator:ga2d46eb9d96707d2013613a2a39d64783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eeafc047c880119c1d5ef669d98e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39eeafc047c880119c1d5ef669d98e50">_ITC_SPR3_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39eeafc047c880119c1d5ef669d98e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0].  <a href="#ga39eeafc047c880119c1d5ef669d98e50">More...</a><br /></td></tr>
<tr class="separator:ga39eeafc047c880119c1d5ef669d98e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8048512d5900e6dad02e1a59f4f23a96">_ITC_SPR3_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8048512d5900e6dad02e1a59f4f23a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1].  <a href="#ga8048512d5900e6dad02e1a59f4f23a96">More...</a><br /></td></tr>
<tr class="separator:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686adf2602c3496df317ae70d56ac869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga686adf2602c3496df317ae70d56ac869">_ITC_SPR3_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga686adf2602c3496df317ae70d56ac869"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0].  <a href="#ga686adf2602c3496df317ae70d56ac869">More...</a><br /></td></tr>
<tr class="separator:ga686adf2602c3496df317ae70d56ac869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf91c8e599db8fb13d834e92bb246e1f0">_ITC_SPR3_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0].  <a href="#gaf91c8e599db8fb13d834e92bb246e1f0">More...</a><br /></td></tr>
<tr class="separator:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b7fec6ca31586d8de402ecf0cc08e89">_ITC_SPR3_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1].  <a href="#ga6b7fec6ca31586d8de402ecf0cc08e89">More...</a><br /></td></tr>
<tr class="separator:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c12947e79fc99755f78be561cc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga788c12947e79fc99755f78be561cc6da">_ITC_SPR4_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga788c12947e79fc99755f78be561cc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0].  <a href="#ga788c12947e79fc99755f78be561cc6da">More...</a><br /></td></tr>
<tr class="separator:ga788c12947e79fc99755f78be561cc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507faf88fd2e5528f88851ac9fb58640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga507faf88fd2e5528f88851ac9fb58640">_ITC_SPR4_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga507faf88fd2e5528f88851ac9fb58640"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0].  <a href="#ga507faf88fd2e5528f88851ac9fb58640">More...</a><br /></td></tr>
<tr class="separator:ga507faf88fd2e5528f88851ac9fb58640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde8839face988174f38c5c129ccdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bde8839face988174f38c5c129ccdf3">_ITC_SPR4_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8bde8839face988174f38c5c129ccdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1].  <a href="#ga8bde8839face988174f38c5c129ccdf3">More...</a><br /></td></tr>
<tr class="separator:ga8bde8839face988174f38c5c129ccdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e876f3eb0392f94bd278a2569d922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga255e876f3eb0392f94bd278a2569d922">_ITC_SPR4_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga255e876f3eb0392f94bd278a2569d922"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0].  <a href="#ga255e876f3eb0392f94bd278a2569d922">More...</a><br /></td></tr>
<tr class="separator:ga255e876f3eb0392f94bd278a2569d922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6d4c84b06c8ce434e28ab2f418090aa3">_ITC_SPR4_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0].  <a href="#ga6d4c84b06c8ce434e28ab2f418090aa3">More...</a><br /></td></tr>
<tr class="separator:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9590854ab8fffbaaa0eaead3565d529c">_ITC_SPR4_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9590854ab8fffbaaa0eaead3565d529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1].  <a href="#ga9590854ab8fffbaaa0eaead3565d529c">More...</a><br /></td></tr>
<tr class="separator:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">_ITC_SPR4_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0].  <a href="#ga3bf8c36061ce0d799cdb68b9a7ef3f12">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc018c6829fd741532d8ed28c354547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacc018c6829fd741532d8ed28c354547">_ITC_SPR4_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaacc018c6829fd741532d8ed28c354547"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0].  <a href="#gaacc018c6829fd741532d8ed28c354547">More...</a><br /></td></tr>
<tr class="separator:gaacc018c6829fd741532d8ed28c354547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1643f99876955751bab330299befc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cf1643f99876955751bab330299befc">_ITC_SPR4_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6cf1643f99876955751bab330299befc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1].  <a href="#ga6cf1643f99876955751bab330299befc">More...</a><br /></td></tr>
<tr class="separator:ga6cf1643f99876955751bab330299befc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a9034b7a1a6a326df6134c73436941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69a9034b7a1a6a326df6134c73436941">_ITC_SPR4_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga69a9034b7a1a6a326df6134c73436941"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0].  <a href="#ga69a9034b7a1a6a326df6134c73436941">More...</a><br /></td></tr>
<tr class="separator:ga69a9034b7a1a6a326df6134c73436941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf885ca8b9d889f0294871dd2cec5dbe5">_ITC_SPR4_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0].  <a href="#gaf885ca8b9d889f0294871dd2cec5dbe5">More...</a><br /></td></tr>
<tr class="separator:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7eb8122c0b04795b530cd3005fd861c8">_ITC_SPR4_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7eb8122c0b04795b530cd3005fd861c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1].  <a href="#ga7eb8122c0b04795b530cd3005fd861c8">More...</a><br /></td></tr>
<tr class="separator:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2de3df8f8d88d23bfb71059d1713c3">_ITC_SPR5_VECT16SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1:0].  <a href="#ga5a2de3df8f8d88d23bfb71059d1713c3">More...</a><br /></td></tr>
<tr class="separator:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268d6ed248eb1ed81e1bd818711e5f8d">_ITC_SPR5_VECT16SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [0].  <a href="#ga268d6ed248eb1ed81e1bd818711e5f8d">More...</a><br /></td></tr>
<tr class="separator:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6b00a79c12da800655bd1276d01937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad6b00a79c12da800655bd1276d01937">_ITC_SPR5_VECT16SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad6b00a79c12da800655bd1276d01937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1].  <a href="#gaad6b00a79c12da800655bd1276d01937">More...</a><br /></td></tr>
<tr class="separator:gaad6b00a79c12da800655bd1276d01937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759a2875dd529810ede5ec8c5c21932f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga759a2875dd529810ede5ec8c5c21932f">_ITC_SPR5_VECT17SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga759a2875dd529810ede5ec8c5c21932f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1:0].  <a href="#ga759a2875dd529810ede5ec8c5c21932f">More...</a><br /></td></tr>
<tr class="separator:ga759a2875dd529810ede5ec8c5c21932f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07d5501fbb235d68a4a0b492f530431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07d5501fbb235d68a4a0b492f530431">_ITC_SPR5_VECT17SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac07d5501fbb235d68a4a0b492f530431"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [0].  <a href="#gac07d5501fbb235d68a4a0b492f530431">More...</a><br /></td></tr>
<tr class="separator:gac07d5501fbb235d68a4a0b492f530431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02bfd10746dd009972eb818d7332b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae02bfd10746dd009972eb818d7332b54">_ITC_SPR5_VECT17SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae02bfd10746dd009972eb818d7332b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1].  <a href="#gae02bfd10746dd009972eb818d7332b54">More...</a><br /></td></tr>
<tr class="separator:gae02bfd10746dd009972eb818d7332b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088e27958d83586a89a4f9895f36d5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga088e27958d83586a89a4f9895f36d5d2">_ITC_SPR5_VECT18SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga088e27958d83586a89a4f9895f36d5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1:0].  <a href="#ga088e27958d83586a89a4f9895f36d5d2">More...</a><br /></td></tr>
<tr class="separator:ga088e27958d83586a89a4f9895f36d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d37257ce80cc6947cdb12369f4778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga363d37257ce80cc6947cdb12369f4778">_ITC_SPR5_VECT18SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga363d37257ce80cc6947cdb12369f4778"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [0].  <a href="#ga363d37257ce80cc6947cdb12369f4778">More...</a><br /></td></tr>
<tr class="separator:ga363d37257ce80cc6947cdb12369f4778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3ed820ec7f9bcbd679c8e79990d0baa">_ITC_SPR5_VECT18SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1].  <a href="#gaf3ed820ec7f9bcbd679c8e79990d0baa">More...</a><br /></td></tr>
<tr class="separator:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91553df8bba8e364881ba05b3e5dfd74">_ITC_SPR5_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga91553df8bba8e364881ba05b3e5dfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0].  <a href="#ga91553df8bba8e364881ba05b3e5dfd74">More...</a><br /></td></tr>
<tr class="separator:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0a0a367a7ec947969ace1b22aa341e98">_ITC_SPR5_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0a0a367a7ec947969ace1b22aa341e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0].  <a href="#ga0a0a367a7ec947969ace1b22aa341e98">More...</a><br /></td></tr>
<tr class="separator:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3c79ab702fa418cc5345acf5666a05c">_ITC_SPR5_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3c79ab702fa418cc5345acf5666a05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1].  <a href="#gaa3c79ab702fa418cc5345acf5666a05c">More...</a><br /></td></tr>
<tr class="separator:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45220e487702efe5e4e62b2c22a3e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga45220e487702efe5e4e62b2c22a3e286">_ITC_SPR6_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga45220e487702efe5e4e62b2c22a3e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0].  <a href="#ga45220e487702efe5e4e62b2c22a3e286">More...</a><br /></td></tr>
<tr class="separator:ga45220e487702efe5e4e62b2c22a3e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">_ITC_SPR6_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0].  <a href="#gab3f9d1e7094ac9e05c619bd4f6ae552c">More...</a><br /></td></tr>
<tr class="separator:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752e4a664caa59118f628dcef7d81f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga752e4a664caa59118f628dcef7d81f92">_ITC_SPR6_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga752e4a664caa59118f628dcef7d81f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1].  <a href="#ga752e4a664caa59118f628dcef7d81f92">More...</a><br /></td></tr>
<tr class="separator:ga752e4a664caa59118f628dcef7d81f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e1bf9b062d181ea7ec6ce464de84042">_ITC_SPR6_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0].  <a href="#ga7e1bf9b062d181ea7ec6ce464de84042">More...</a><br /></td></tr>
<tr class="separator:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31c818420132f1c1252ab6a16964d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa31c818420132f1c1252ab6a16964d31">_ITC_SPR6_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa31c818420132f1c1252ab6a16964d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0].  <a href="#gaa31c818420132f1c1252ab6a16964d31">More...</a><br /></td></tr>
<tr class="separator:gaa31c818420132f1c1252ab6a16964d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga891e8bbd278220ec0c119f6f1c72a515">_ITC_SPR6_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga891e8bbd278220ec0c119f6f1c72a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1].  <a href="#ga891e8bbd278220ec0c119f6f1c72a515">More...</a><br /></td></tr>
<tr class="separator:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5d6f192bd1ae0d9dc343c6f9593be09">_ITC_SPR6_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0].  <a href="#gae5d6f192bd1ae0d9dc343c6f9593be09">More...</a><br /></td></tr>
<tr class="separator:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07922029668d1e5cd7b54327c6d8bd5c">_ITC_SPR6_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0].  <a href="#ga07922029668d1e5cd7b54327c6d8bd5c">More...</a><br /></td></tr>
<tr class="separator:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ead1d02078362b22810b9877b3494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8ead1d02078362b22810b9877b3494a">_ITC_SPR6_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8ead1d02078362b22810b9877b3494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1].  <a href="#gaa8ead1d02078362b22810b9877b3494a">More...</a><br /></td></tr>
<tr class="separator:gaa8ead1d02078362b22810b9877b3494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21ad56c63ae8107acfd54a69f52e2a33">_ITC_SPR6_VECT23SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1:0].  <a href="#ga21ad56c63ae8107acfd54a69f52e2a33">More...</a><br /></td></tr>
<tr class="separator:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ffe1f4bd8b7ebc2d760701022da7a93">_ITC_SPR6_VECT23SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [0].  <a href="#ga1ffe1f4bd8b7ebc2d760701022da7a93">More...</a><br /></td></tr>
<tr class="separator:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01b8eb9904c07541ec46c597c7ee7e25">_ITC_SPR6_VECT23SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1].  <a href="#ga01b8eb9904c07541ec46c597c7ee7e25">More...</a><br /></td></tr>
<tr class="separator:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2453e9dafc4d4b90eea20c60960419ec">_ITC_SPR7_VECT24SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2453e9dafc4d4b90eea20c60960419ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1:0].  <a href="#ga2453e9dafc4d4b90eea20c60960419ec">More...</a><br /></td></tr>
<tr class="separator:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab860872d61419911026b12435f3a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab860872d61419911026b12435f3a83">_ITC_SPR7_VECT24SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabab860872d61419911026b12435f3a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [0].  <a href="#gabab860872d61419911026b12435f3a83">More...</a><br /></td></tr>
<tr class="separator:gabab860872d61419911026b12435f3a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a410d993db3634c310b7fb149b0d447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a410d993db3634c310b7fb149b0d447">_ITC_SPR7_VECT24SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7a410d993db3634c310b7fb149b0d447"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1].  <a href="#ga7a410d993db3634c310b7fb149b0d447">More...</a><br /></td></tr>
<tr class="separator:ga7a410d993db3634c310b7fb149b0d447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ac28cf8e66e23e0d775ebdcf18d434">_ITC_SPR7_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0].  <a href="#ga94ac28cf8e66e23e0d775ebdcf18d434">More...</a><br /></td></tr>
<tr class="separator:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80fc7db3c7e8118820177475b3f0b9e">_ITC_SPR7_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0].  <a href="#gaf80fc7db3c7e8118820177475b3f0b9e">More...</a><br /></td></tr>
<tr class="separator:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">_ITC_SPR7_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1].  <a href="#ga0b8ffb6f75c3a95de74a9eb2fff26829">More...</a><br /></td></tr>
<tr class="separator:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d9205ba54d2cc25816c100d6c4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga558d9205ba54d2cc25816c100d6c4823">_ITC_SPR7_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga558d9205ba54d2cc25816c100d6c4823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0].  <a href="#ga558d9205ba54d2cc25816c100d6c4823">More...</a><br /></td></tr>
<tr class="separator:ga558d9205ba54d2cc25816c100d6c4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga61d41a1cd2c283edebbe43c9ad85fb00">_ITC_SPR7_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0].  <a href="#ga61d41a1cd2c283edebbe43c9ad85fb00">More...</a><br /></td></tr>
<tr class="separator:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bc96be209517a3af3c348fc3482fdcf">_ITC_SPR7_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9bc96be209517a3af3c348fc3482fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1].  <a href="#ga9bc96be209517a3af3c348fc3482fdcf">More...</a><br /></td></tr>
<tr class="separator:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga42e55c11a1eae803624c4a7e38cd79c6">_ITC_SPR7_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0].  <a href="#ga42e55c11a1eae803624c4a7e38cd79c6">More...</a><br /></td></tr>
<tr class="separator:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7e8395146065c304f285ee6fb7b3a8a">_ITC_SPR7_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad7e8395146065c304f285ee6fb7b3a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0].  <a href="#gad7e8395146065c304f285ee6fb7b3a8a">More...</a><br /></td></tr>
<tr class="separator:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b12f2779e9bd3a72087a505c5f0460">_ITC_SPR7_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga95b12f2779e9bd3a72087a505c5f0460"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1].  <a href="#ga95b12f2779e9bd3a72087a505c5f0460">More...</a><br /></td></tr>
<tr class="separator:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64405073e520d2492ad07763a778632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac64405073e520d2492ad07763a778632">_ITC_SPR8_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac64405073e520d2492ad07763a778632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0].  <a href="#gac64405073e520d2492ad07763a778632">More...</a><br /></td></tr>
<tr class="separator:gac64405073e520d2492ad07763a778632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94072efe17587735b616c44e4995cf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94072efe17587735b616c44e4995cf9f">_ITC_SPR8_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94072efe17587735b616c44e4995cf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0].  <a href="#ga94072efe17587735b616c44e4995cf9f">More...</a><br /></td></tr>
<tr class="separator:ga94072efe17587735b616c44e4995cf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1d74a148e3d49fd15d34daec2647ecdc">_ITC_SPR8_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1].  <a href="#ga1d74a148e3d49fd15d34daec2647ecdc">More...</a><br /></td></tr>
<tr class="separator:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7b05aaf18f65b0246dea0362ac8beffe">_ITC_SPR8_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0].  <a href="#ga7b05aaf18f65b0246dea0362ac8beffe">More...</a><br /></td></tr>
<tr class="separator:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac167fd77d4dfc0efbb2de61b482e2a2d">_ITC_SPR8_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0].  <a href="#gac167fd77d4dfc0efbb2de61b482e2a2d">More...</a><br /></td></tr>
<tr class="separator:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8380bb80a46ecbec30708acab512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fd8380bb80a46ecbec30708acab512f">_ITC_SPR8_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fd8380bb80a46ecbec30708acab512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1].  <a href="#ga5fd8380bb80a46ecbec30708acab512f">More...</a><br /></td></tr>
<tr class="separator:ga5fd8380bb80a46ecbec30708acab512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e17110436606b71f56b6bcf6916df13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e17110436606b71f56b6bcf6916df13">_ITC_SPR8_VECT30SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3e17110436606b71f56b6bcf6916df13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [1:0].  <a href="#ga3e17110436606b71f56b6bcf6916df13">More...</a><br /></td></tr>
<tr class="separator:ga3e17110436606b71f56b6bcf6916df13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d09f152bc0a54cdb74000cc1c69761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3d09f152bc0a54cdb74000cc1c69761">_ITC_SPR8_VECT30SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad3d09f152bc0a54cdb74000cc1c69761"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [0].  <a href="#gad3d09f152bc0a54cdb74000cc1c69761">More...</a><br /></td></tr>
<tr class="separator:gad3d09f152bc0a54cdb74000cc1c69761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ee459ac6bdd06cb0daa4e13fe4f1552">_ITC_SPR8_VECT30SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [1].  <a href="#ga0ee459ac6bdd06cb0daa4e13fe4f1552">More...</a><br /></td></tr>
<tr class="separator:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa41fad7add50c09e6179ceb93b738a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa41fad7add50c09e6179ceb93b738a">_ITC_SPR8_VECT31SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2fa41fad7add50c09e6179ceb93b738a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [1:0].  <a href="#ga2fa41fad7add50c09e6179ceb93b738a">More...</a><br /></td></tr>
<tr class="separator:ga2fa41fad7add50c09e6179ceb93b738a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga796d9a0a83ca5c79294b6a69f185b7eb">_ITC_SPR8_VECT31SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [0].  <a href="#ga796d9a0a83ca5c79294b6a69f185b7eb">More...</a><br /></td></tr>
<tr class="separator:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb358ed16af989538f5fb702d61b9ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb358ed16af989538f5fb702d61b9ffb">_ITC_SPR8_VECT31SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabb358ed16af989538f5fb702d61b9ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [1].  <a href="#gabb358ed16af989538f5fb702d61b9ffb">More...</a><br /></td></tr>
<tr class="separator:gabb358ed16af989538f5fb702d61b9ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct___p_o_r_t__t" id="struct___p_o_r_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t">&#9670;&nbsp;</a></span>_PORT_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>structure for controlling pins in port mode (_PORTx, x=0..1) </p>
<p>structure for controlling pins in PORT mode (_PORTx</p>
<p>structure for controlling pins in PORT mode (_PORTx) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00290">290</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa8429380d3e6f8d3bbdc30688061ca7a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
PORTx control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a95ee2dbb08e76c78b1abbd9f7573d5dd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="ac61ba316644db4c77f7c478e35df7ec1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="adf3e153c34ad0348b19f918fa32e43f2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a34c981d1533f6bc55abeadf4d05eaab2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
PORTx control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="ad973ca1b50cdb6ea62b02e06a04718f1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a60d15fcbc791d136f6573c5bc71558af"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a2ef589a32fbcd6c220ead06afe311be9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Port x control register 1 (_PORTx_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a0b91d39a24675030313c698b6827bef9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
PORTx data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="a94465b9af106fe47508619123b62f1d4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="aac3b920b242ce4ad73fe752b0b468ec6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="ac8e4be230e9dd37e43f56a370299615d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t</a></td>
<td class="fieldname">
DDR</td>
<td class="fielddoc">
Port x data direction data register (_PORTx_DDR) </td></tr>
<tr><td class="fieldtype">
<a id="a698c475cbed86071a2e5e024f69c5c40"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
PORTx input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="a11abb4d11f7b610e640cc10c7e8fb38f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="a97bc30538ac5352a2048e345904c8977"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="ae46261484ba14fc6f30aa13c452512a6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t</a></td>
<td class="fieldname">
IDR</td>
<td class="fielddoc">
Port x input data register (_PORTx_IDR) </td></tr>
<tr><td class="fieldtype">
<a id="aa6758a5b1f5464755b9b7e7cea44df39"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
PORTx output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="abdbc3664306d4c14c6d47431bb4636db"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="adbafba35c0de1e6a9f88ea137b56863e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
<tr><td class="fieldtype">
<a id="a7052fc53647316ab6c81fdd0d923407e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t</a></td>
<td class="fieldname">
ODR</td>
<td class="fielddoc">
Port x output data register (_PORTx_ODR) </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_o_d_r" id="struct___p_o_r_t__t_8_o_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_o_d_r">&#9670;&nbsp;</a></span>_PORT_t.ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx output data register (_PORTx_ODR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00293">293</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 output control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 output control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 output control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 output control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 output control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 output control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 output control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 output control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_i_d_r" id="struct___p_o_r_t__t_8_i_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_i_d_r">&#9670;&nbsp;</a></span>_PORT_t.IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx input data register (_PORTx_IDR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00305">305</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 input control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 input control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 input control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 input control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 input control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 input control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 input control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 input control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_d_d_r" id="struct___p_o_r_t__t_8_d_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_d_d_r">&#9670;&nbsp;</a></span>_PORT_t.DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.DDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx data direction data register (_PORTx_DDR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00317">317</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 direction control </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 direction control </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_c_r1" id="struct___p_o_r_t__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_c_r1">&#9670;&nbsp;</a></span>_PORT_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx control register 1 (_PORTx_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00329">329</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 control register 1 </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 control register 1 </td></tr>
</table>

</div>
</div>
<a name="struct___p_o_r_t__t_8_c_r2" id="struct___p_o_r_t__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___p_o_r_t__t_8_c_r2">&#9670;&nbsp;</a></span>_PORT_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _PORT_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PORTx control register 1 (_PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00341">341</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22b41a764e95491761ae0fe74456d3a7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN0: 1</td>
<td class="fielddoc">
pin 0 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a2fa6efecd89d8b5949389c86bc1cd0a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN1: 1</td>
<td class="fielddoc">
pin 1 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a4cbf4c576415baba066d2fd1b3b7ce97"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN2: 1</td>
<td class="fielddoc">
pin 2 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a21cc01bc3632b60e1d3e8f3e949ff1fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN3: 1</td>
<td class="fielddoc">
pin 3 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a4dc7ac02f6c1ce1ddab422ba4f080c86"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN4: 1</td>
<td class="fielddoc">
pin 4 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a78547537a0d6dab1c57995a628016d33"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN5: 1</td>
<td class="fielddoc">
pin 5 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a17c6f14d82722cb6d5cb1611f451dec7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN6: 1</td>
<td class="fielddoc">
pin 6 control register 2 </td></tr>
<tr><td class="fieldtype">
<a id="a2ef516da14668b67ac7b219fb46e04eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIN7: 1</td>
<td class="fielddoc">
pin 7 control register 2 </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t" id="struct___m_s_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t">&#9670;&nbsp;</a></span>_MSC_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for miscellaneous direct register access (_MSC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00402">402</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a763a7b2b24af80ce6b7bee0f51c3a934"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0">_MSC_t</a></td>
<td class="fieldname">
CBOXS0</td>
<td class="fielddoc">
connection matrix selection for SMED0 (_MSC_CBOXS0) </td></tr>
<tr><td class="fieldtype">
<a id="a7218f8bab6c189d99c65783adcaf21cd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1">_MSC_t</a></td>
<td class="fieldname">
CBOXS1</td>
<td class="fielddoc">
connection matrix selection for SMED1 (_MSC_CBOXS1) </td></tr>
<tr><td class="fieldtype">
<a id="ad233e89eaec0910a0a517116bbc93b01"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2">_MSC_t</a></td>
<td class="fieldname">
CBOXS2</td>
<td class="fielddoc">
connection matrix selection for SMED2 (_MSC_CBOXS2) </td></tr>
<tr><td class="fieldtype">
<a id="a7d9659102068cd7fc3995fc1bce30f9f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3">_MSC_t</a></td>
<td class="fieldname">
CBOXS3</td>
<td class="fielddoc">
connection matrix selection for SMED3 (_MSC_CBOXS3) </td></tr>
<tr><td class="fieldtype">
<a id="a675cd0f311077b0f876398c8e4a683e2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4">_MSC_t</a></td>
<td class="fieldname">
CBOXS4</td>
<td class="fielddoc">
connection matrix selection for SMED4 (_MSC_CBOXS4) </td></tr>
<tr><td class="fieldtype">
<a id="a4a522882f25707162d357be71ab18567"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5">_MSC_t</a></td>
<td class="fieldname">
CBOXS5</td>
<td class="fielddoc">
connection matrix selection for SMED5 (_MSC_CBOXS5) </td></tr>
<tr><td class="fieldtype">
<a id="a6366129f79479785386a3b14cfb56af2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00">_MSC_t</a></td>
<td class="fieldname">
CFGP00</td>
<td class="fielddoc">
port 0 interrupt control 0 (_MSC_CFGP00) </td></tr>
<tr><td class="fieldtype">
<a id="a03187197b95d014c0363178eabab5381"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01">_MSC_t</a></td>
<td class="fieldname">
CFGP01</td>
<td class="fielddoc">
port 0 interrupt control 1 (_MSC_CFGP01) </td></tr>
<tr><td class="fieldtype">
<a id="aa2b6b2bd2a2d53a1614c94206532ea7b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02">_MSC_t</a></td>
<td class="fieldname">
CFGP02</td>
<td class="fielddoc">
port 0 interrupt control 2 (_MSC_CFGP02) </td></tr>
<tr><td class="fieldtype">
<a id="a639b816b343e2eae2268580a85861e8e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03">_MSC_t</a></td>
<td class="fieldname">
CFGP03</td>
<td class="fielddoc">
port 0 interrupt control 3 (_MSC_CFGP03) </td></tr>
<tr><td class="fieldtype">
<a id="a944892e2a8790438af2b3aea6ebcf658"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04">_MSC_t</a></td>
<td class="fieldname">
CFGP04</td>
<td class="fielddoc">
port 0 interrupt control 4 (_MSC_CFGP04) </td></tr>
<tr><td class="fieldtype">
<a id="a79e408a390f8db3e99b3a18fb9a1b6d2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05">_MSC_t</a></td>
<td class="fieldname">
CFGP05</td>
<td class="fielddoc">
port 0 interrupt control 5 (_MSC_CFGP05) </td></tr>
<tr><td class="fieldtype">
<a id="ac2ce15829633c6ae1194d5d298b84e68"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15">_MSC_t</a></td>
<td class="fieldname">
CFGP15</td>
<td class="fielddoc">
port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15) </td></tr>
<tr><td class="fieldtype">
<a id="a017f677719e73de326e49658d3335d00"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20">_MSC_t</a></td>
<td class="fieldname">
CFGP20</td>
<td class="fielddoc">
port 2 interrupt control 0 (_MSC_CFGP20) </td></tr>
<tr><td class="fieldtype">
<a id="a399fa0a7ea986692b18fcf918955cf41"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21">_MSC_t</a></td>
<td class="fieldname">
CFGP21</td>
<td class="fielddoc">
port 2 interrupt control 1 (_MSC_CFGP21) </td></tr>
<tr><td class="fieldtype">
<a id="ac05c6221f399740b48fbbea7e9131853"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22">_MSC_t</a></td>
<td class="fieldname">
CFGP22</td>
<td class="fielddoc">
port 2 interrupt control 2 (_MSC_CFGP22) </td></tr>
<tr><td class="fieldtype">
<a id="a081f3f35992079f4afbe128c2e6df5ab"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23">_MSC_t</a></td>
<td class="fieldname">
CFGP23</td>
<td class="fielddoc">
port 2 interrupt control 3 (_MSC_CFGP23) </td></tr>
<tr><td class="fieldtype">
<a id="a61d8e76c2de9ac813e26af9b69b0a346"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24">_MSC_t</a></td>
<td class="fieldname">
CFGP24</td>
<td class="fielddoc">
port 2 interrupt control 4 (_MSC_CFGP24) </td></tr>
<tr><td class="fieldtype">
<a id="a2778b98b2ac3938a5490327de1997e6c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25">_MSC_t</a></td>
<td class="fieldname">
CFGP25</td>
<td class="fielddoc">
port 2 interrupt control 5 (_MSC_CFGP25) </td></tr>
<tr><td class="fieldtype">
<a id="a3e7da00450acdc6b523a96586a7ef27e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r">_MSC_t</a></td>
<td class="fieldname">
DACCTR</td>
<td class="fielddoc">
DAC &amp; comparator control register (_MSC_DACCTR) </td></tr>
<tr><td class="fieldtype">
<a id="a5cd664d265b1ad28a8c1d89b8d00128b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0">_MSC_t</a></td>
<td class="fieldname">
DACIN0</td>
<td class="fielddoc">
DAC0 input data register (_MSC_DACIN0) </td></tr>
<tr><td class="fieldtype">
<a id="aaf56cc45d120b249284b93e2f45146e7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1">_MSC_t</a></td>
<td class="fieldname">
DACIN1</td>
<td class="fielddoc">
DAC1 input data register (_MSC_DACIN1) </td></tr>
<tr><td class="fieldtype">
<a id="adf8d9d514bbcac003d4db6a3cfffa407"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2">_MSC_t</a></td>
<td class="fieldname">
DACIN2</td>
<td class="fielddoc">
DAC2 input data register (_MSC_DACIN2) </td></tr>
<tr><td class="fieldtype">
<a id="afac52c58b62b9335546e550f0f58e9c0"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3">_MSC_t</a></td>
<td class="fieldname">
DACIN3</td>
<td class="fielddoc">
DAC3 input data register (_MSC_DACIN3) </td></tr>
<tr><td class="fieldtype">
<a id="a82886d81fb1e879dae28a02adee246d2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d">_MSC_t</a></td>
<td class="fieldname">
IDXADD</td>
<td class="fielddoc">
MSC indirect address register (_MSC_IDXADD) </td></tr>
<tr><td class="fieldtype">
<a id="aa4f854ccddda3f584a734b736660096a"></a>union <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t">_MSC_t</a></td>
<td class="fieldname">
IDXDAT</td>
<td class="fielddoc">
MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD. </td></tr>
<tr><td class="fieldtype">
<a id="a436dbfbbddb810fce8c4a9942d7a3bc1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2">_MSC_t</a></td>
<td class="fieldname">
INPP2</td>
<td class="fielddoc">
port 2 input data register (_MSC_INPP2) </td></tr>
<tr><td class="fieldtype">
<a id="a47ecd05a0ad68f62ed517eae832648d1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3">_MSC_t</a></td>
<td class="fieldname">
INPP3</td>
<td class="fielddoc">
port 3 (COMP) input register (_MSC_INPP3) </td></tr>
<tr><td class="fieldtype">
<a id="a4c2007d7fda80497e571da15835c1277"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0">_MSC_t</a></td>
<td class="fieldname">
IOMXP0</td>
<td class="fielddoc">
port P0 alternate function MUX control register (_MSC_IOMXP0) </td></tr>
<tr><td class="fieldtype">
<a id="a3d44d2c5d832ac70b52c6866907cb03c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1">_MSC_t</a></td>
<td class="fieldname">
IOMXP1</td>
<td class="fielddoc">
port P1 alternate function MUX control register (_MSC_IOMXP1) </td></tr>
<tr><td class="fieldtype">
<a id="abeb6edea37a0e061ea7a05ed07ba1dd8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d">_MSC_t</a></td>
<td class="fieldname">
IOMXSMD</td>
<td class="fielddoc">
SMED I/O MUX control register (_MSC_IOMXSMD) </td></tr>
<tr><td class="fieldtype">
<a id="ad718b31a7f5391671608cc70c719d1b8"></a>uint8_t</td>
<td class="fieldname">
res[1]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac2e220a2d09b27aa9119a535e131910c"></a>uint8_t</td>
<td class="fieldname">
res2[5]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a35e6ecca9b2226ad5461865459a90dc6"></a>uint8_t</td>
<td class="fieldname">
res3[1]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a52070c387497fa2961a742ee5593c2c9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01">_MSC_t</a></td>
<td class="fieldname">
SMDCFG01</td>
<td class="fielddoc">
SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01) </td></tr>
<tr><td class="fieldtype">
<a id="a7cb3c773e158d16ae5a8084b322b0d53"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23">_MSC_t</a></td>
<td class="fieldname">
SMDCFG23</td>
<td class="fielddoc">
SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23) </td></tr>
<tr><td class="fieldtype">
<a id="af946d7085267a20e2cbcca674c66e2d9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45">_MSC_t</a></td>
<td class="fieldname">
SMDCFG45</td>
<td class="fielddoc">
SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45) </td></tr>
<tr><td class="fieldtype">
<a id="a2d4df7d7452bed7926fccebaa088aa87"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v">_MSC_t</a></td>
<td class="fieldname">
SMSWEV</td>
<td class="fielddoc">
SMEDs software events (_MSC_SMSWEV) </td></tr>
<tr><td class="fieldtype">
<a id="aa1560d87c70a6800c46863299afeb27d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">_MSC_t</a></td>
<td class="fieldname">
SMUNLOCK</td>
<td class="fielddoc">
SMEDs unlock register (_MSC_SMUNLOCK) </td></tr>
<tr><td class="fieldtype">
<a id="a1666efc3fa3e14147e24dabba77c646e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0">_MSC_t</a></td>
<td class="fieldname">
STSP0</td>
<td class="fielddoc">
port 0 interrupt status (_MSC_STSP0) </td></tr>
<tr><td class="fieldtype">
<a id="af5fea0d72b02893497739edf28f0f55c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1">_MSC_t</a></td>
<td class="fieldname">
STSP1</td>
<td class="fielddoc">
port 1 &amp; AUX timer interrupt status register (_MSC_STSP1) </td></tr>
<tr><td class="fieldtype">
<a id="a558a462b838db50dd7a7cc563eb15fb6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2">_MSC_t</a></td>
<td class="fieldname">
STSP2</td>
<td class="fielddoc">
port 2 interrupt status (_MSC_STSP2) </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p00" id="struct___m_s_c__t_8_c_f_g_p00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p00">&#9670;&nbsp;</a></span>_MSC_t.CFGP00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP00</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 0 (_MSC_CFGP00) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00405">405</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p01" id="struct___m_s_c__t_8_c_f_g_p01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p01">&#9670;&nbsp;</a></span>_MSC_t.CFGP01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP01</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 1 (_MSC_CFGP01) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00415">415</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p02" id="struct___m_s_c__t_8_c_f_g_p02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p02">&#9670;&nbsp;</a></span>_MSC_t.CFGP02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP02</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 2 (_MSC_CFGP02) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00425">425</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p03" id="struct___m_s_c__t_8_c_f_g_p03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p03">&#9670;&nbsp;</a></span>_MSC_t.CFGP03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP03</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 3 (_MSC_CFGP03) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00435">435</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p04" id="struct___m_s_c__t_8_c_f_g_p04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p04">&#9670;&nbsp;</a></span>_MSC_t.CFGP04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP04</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 4 (_MSC_CFGP04) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00445">445</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p05" id="struct___m_s_c__t_8_c_f_g_p05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p05">&#9670;&nbsp;</a></span>_MSC_t.CFGP05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP05</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt control 5 (_MSC_CFGP05) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00455">455</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p20" id="struct___m_s_c__t_8_c_f_g_p20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p20">&#9670;&nbsp;</a></span>_MSC_t.CFGP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP20</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 0 (_MSC_CFGP20) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00465">465</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p21" id="struct___m_s_c__t_8_c_f_g_p21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p21">&#9670;&nbsp;</a></span>_MSC_t.CFGP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP21</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 1 (_MSC_CFGP21) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00475">475</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p22" id="struct___m_s_c__t_8_c_f_g_p22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p22">&#9670;&nbsp;</a></span>_MSC_t.CFGP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP22</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 2 (_MSC_CFGP22) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00485">485</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p23" id="struct___m_s_c__t_8_c_f_g_p23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p23">&#9670;&nbsp;</a></span>_MSC_t.CFGP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP23</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 3 (_MSC_CFGP23) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00495">495</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p24" id="struct___m_s_c__t_8_c_f_g_p24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p24">&#9670;&nbsp;</a></span>_MSC_t.CFGP24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP24</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 4 (_MSC_CFGP24) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00505">505</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p25" id="struct___m_s_c__t_8_c_f_g_p25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p25">&#9670;&nbsp;</a></span>_MSC_t.CFGP25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP25</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt control 5 (_MSC_CFGP25) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00515">515</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_t_s_p0" id="struct___m_s_c__t_8_s_t_s_p0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_t_s_p0">&#9670;&nbsp;</a></span>_MSC_t.STSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.STSP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 0 interrupt status (_MSC_STSP0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00525">525</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab12e5db2d48e1faa356b65449be77879"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_0: 1</td>
<td class="fielddoc">
interrupt pending for port0[0] or timer 0 </td></tr>
<tr><td class="fieldtype">
<a id="a50fa389cd7d183d7c7991f2c46859bff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_1: 1</td>
<td class="fielddoc">
interrupt pending for port0[1] or timer 1 </td></tr>
<tr><td class="fieldtype">
<a id="a9aeb09ecb324ef6c1616c690cdecffe8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_2: 1</td>
<td class="fielddoc">
interrupt pending for port0[2] </td></tr>
<tr><td class="fieldtype">
<a id="a4ff97cd14cae2e9b5a1c7e3399364ed2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_3: 1</td>
<td class="fielddoc">
interrupt pending for port0[3] </td></tr>
<tr><td class="fieldtype">
<a id="a248fe3f2f6628a7f0d4b906ffff7e1b5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_4: 1</td>
<td class="fielddoc">
interrupt pending for port0[4] </td></tr>
<tr><td class="fieldtype">
<a id="a9aefde66c39975310db06f8285812b96"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_5: 1</td>
<td class="fielddoc">
interrupt pending for port0[5] or CCO aux timer </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_t_s_p2" id="struct___m_s_c__t_8_s_t_s_p2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_t_s_p2">&#9670;&nbsp;</a></span>_MSC_t.STSP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.STSP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 interrupt status (_MSC_STSP2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00537">537</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab12e5db2d48e1faa356b65449be77879"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_0: 1</td>
<td class="fielddoc">
interrupt pending for port2[0] or timer 0 </td></tr>
<tr><td class="fieldtype">
<a id="a50fa389cd7d183d7c7991f2c46859bff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_1: 1</td>
<td class="fielddoc">
interrupt pending for port2[1] or timer 1 </td></tr>
<tr><td class="fieldtype">
<a id="a9aeb09ecb324ef6c1616c690cdecffe8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_2: 1</td>
<td class="fielddoc">
interrupt pending for port2[2] </td></tr>
<tr><td class="fieldtype">
<a id="a4ff97cd14cae2e9b5a1c7e3399364ed2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_3: 1</td>
<td class="fielddoc">
interrupt pending for port2[3] </td></tr>
<tr><td class="fieldtype">
<a id="a248fe3f2f6628a7f0d4b906ffff7e1b5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_4: 1</td>
<td class="fielddoc">
interrupt pending for port2[4] </td></tr>
<tr><td class="fieldtype">
<a id="a9aefde66c39975310db06f8285812b96"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_5: 1</td>
<td class="fielddoc">
interrupt pending for port2[5] or CCO aux timer </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_n_p_p2" id="struct___m_s_c__t_8_i_n_p_p2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_n_p_p2">&#9670;&nbsp;</a></span>_MSC_t.INPP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.INPP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 2 input data register (_MSC_INPP2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00549">549</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6be962671b01b6aef10116ad55ef3c78"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_0: 1</td>
<td class="fielddoc">
port 2 [0] input signal </td></tr>
<tr><td class="fieldtype">
<a id="a6528556f3d9a3c656ae378177fde7615"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_1: 1</td>
<td class="fielddoc">
port 2 [1] input signal </td></tr>
<tr><td class="fieldtype">
<a id="a47368f4a25190c287da5b5581ece062d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_2: 1</td>
<td class="fielddoc">
port 2 [2] input signal </td></tr>
<tr><td class="fieldtype">
<a id="adf7afc969dcb98d1f12f2819cc0d0f6a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_3: 1</td>
<td class="fielddoc">
port 2 [3] input signal </td></tr>
<tr><td class="fieldtype">
<a id="a3aa9c2b5565e178e1813d8df7de70d7d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_4: 1</td>
<td class="fielddoc">
port 2 [4] input signal </td></tr>
<tr><td class="fieldtype">
<a id="ade6a5d17787e21aee892ced849397875"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IN_5: 1</td>
<td class="fielddoc">
port 2 [5] input signal </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_d_a_c_c_t_r" id="struct___m_s_c__t_8_d_a_c_c_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_d_a_c_c_t_r">&#9670;&nbsp;</a></span>_MSC_t.DACCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.DACCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DAC &amp; comparator control register (_MSC_DACCTR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00568">568</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abce8b0ee3f9a9cce35b9c929e4c25f84"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CP3_EN: 1</td>
<td class="fielddoc">
enable COMP3 </td></tr>
<tr><td class="fieldtype">
<a id="a9b5cf10770a31efeb6fda1fe67df87ce"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CP3_SEL: 1</td>
<td class="fielddoc">
COMP3 reference voltage selection. </td></tr>
<tr><td class="fieldtype">
<a id="a174628fbadaccf37698b95caac1976ee"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC0_EN: 1</td>
<td class="fielddoc">
enable DAC0 and COMP0 </td></tr>
<tr><td class="fieldtype">
<a id="a3ef332619d34d90d94a091d478c0e6ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC1_EN: 1</td>
<td class="fielddoc">
enable DAC1 and COMP1 </td></tr>
<tr><td class="fieldtype">
<a id="a83e5bc6acec54e9f8f4070e8c01056bf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC2_EN: 1</td>
<td class="fielddoc">
enable DAC2 and COMP2 </td></tr>
<tr><td class="fieldtype">
<a id="a3f2d693e87766ad489d2818e2b9a06d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC3_EN: 1</td>
<td class="fielddoc">
enable DAC3 </td></tr>
<tr><td class="fieldtype">
<a id="ad66c953848d72afa4d8adb4e0ef2f4f2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC_BIAS_EN: 1</td>
<td class="fielddoc">
DAC bias enable. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_d_a_c_i_n0" id="struct___m_s_c__t_8_d_a_c_i_n0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_d_a_c_i_n0">&#9670;&nbsp;</a></span>_MSC_t.DACIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.DACIN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DAC0 input data register (_MSC_DACIN0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00597">597</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7ec09214906a869b9e6e2526ca48e3cb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC_IN: 4</td>
<td class="fielddoc">
DAC input value. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_d_a_c_i_n1" id="struct___m_s_c__t_8_d_a_c_i_n1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_d_a_c_i_n1">&#9670;&nbsp;</a></span>_MSC_t.DACIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.DACIN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DAC1 input data register (_MSC_DACIN1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00604">604</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7ec09214906a869b9e6e2526ca48e3cb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC_IN: 4</td>
<td class="fielddoc">
DAC input value. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_d_a_c_i_n2" id="struct___m_s_c__t_8_d_a_c_i_n2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_d_a_c_i_n2">&#9670;&nbsp;</a></span>_MSC_t.DACIN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.DACIN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DAC2 input data register (_MSC_DACIN2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00611">611</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7ec09214906a869b9e6e2526ca48e3cb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC_IN: 4</td>
<td class="fielddoc">
DAC input value. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_d_a_c_i_n3" id="struct___m_s_c__t_8_d_a_c_i_n3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_d_a_c_i_n3">&#9670;&nbsp;</a></span>_MSC_t.DACIN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.DACIN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DAC3 input data register (_MSC_DACIN3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00618">618</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7ec09214906a869b9e6e2526ca48e3cb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DAC_IN: 4</td>
<td class="fielddoc">
DAC input value. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_m_d_c_f_g01" id="struct___m_s_c__t_8_s_m_d_c_f_g01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_m_d_c_f_g01">&#9670;&nbsp;</a></span>_MSC_t.SMDCFG01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.SMDCFG01</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00625">625</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a27e3dcca41b27524e4b9308b69c66bb8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD0_DRVOUT: 1</td>
<td class="fielddoc">
PWM0 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="afedbf633eeee99a5d492a83e1a6b779d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD0_GLBCONF: 3</td>
<td class="fielddoc">
SMED0 global configuration. </td></tr>
<tr><td class="fieldtype">
<a id="a9e9ae6d376b0152cc1742c5d511ffb87"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD1_DRVOUT: 1</td>
<td class="fielddoc">
PWM1 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="a25ba1ac508e26cb3619ef72bdde451ba"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD1_GLBCONF: 3</td>
<td class="fielddoc">
SMED1 global configuration. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_m_d_c_f_g23" id="struct___m_s_c__t_8_s_m_d_c_f_g23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_m_d_c_f_g23">&#9670;&nbsp;</a></span>_MSC_t.SMDCFG23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.SMDCFG23</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00634">634</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a49f512495c440ca4071c1277be95cde0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD2_DRVOUT: 1</td>
<td class="fielddoc">
PWM2 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="a12b7feda8783c228664201675813c97f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD2_GLBCONF: 3</td>
<td class="fielddoc">
SMED2 global configuration. </td></tr>
<tr><td class="fieldtype">
<a id="aed95173a339bd7899bb2d3a09246cbde"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD3_DRVOUT: 1</td>
<td class="fielddoc">
PWM3 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad5bf4fdf5709b382a39e7d8d9c50ea2d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD3_GLBCONF: 3</td>
<td class="fielddoc">
SMED3 global configuration. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_m_d_c_f_g45" id="struct___m_s_c__t_8_s_m_d_c_f_g45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_m_d_c_f_g45">&#9670;&nbsp;</a></span>_MSC_t.SMDCFG45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.SMDCFG45</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00643">643</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="acd0c74f4c6053137f0ca69c577facecf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD4_DRVOUT: 1</td>
<td class="fielddoc">
PWM4 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="a2f6edd1755c787dc5818e6c3ecc21238"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD4_GLBCONF: 3</td>
<td class="fielddoc">
SMED4 global configuration. </td></tr>
<tr><td class="fieldtype">
<a id="aa0fa9baf1e349bff0f172556a1a07719"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD5_DRVOUT: 1</td>
<td class="fielddoc">
PWM5 control merge output signal in coupled mode. </td></tr>
<tr><td class="fieldtype">
<a id="a914bc342b4973579dd0d9fb03dd72e84"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD5_GLBCONF: 3</td>
<td class="fielddoc">
SMED5 global configuration. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_m_s_w_e_v" id="struct___m_s_c__t_8_s_m_s_w_e_v"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_m_s_w_e_v">&#9670;&nbsp;</a></span>_MSC_t.SMSWEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.SMSWEV</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDs software events (_MSC_SMSWEV) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00652">652</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a35b1f6f8b4c515bb935ad8033a368808"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW0: 1</td>
<td class="fielddoc">
software event on SMED0 </td></tr>
<tr><td class="fieldtype">
<a id="ae7e94083c39dab7994ba8bcbd56c407c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW1: 1</td>
<td class="fielddoc">
software event on SMED1 </td></tr>
<tr><td class="fieldtype">
<a id="a215eecc15cf9f4a776b330eea13c24f4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW2: 1</td>
<td class="fielddoc">
software event on SMED2 </td></tr>
<tr><td class="fieldtype">
<a id="a89fb3d5d2f7d3d657bff299d0eb4e4fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW3: 1</td>
<td class="fielddoc">
software event on SMED3 </td></tr>
<tr><td class="fieldtype">
<a id="a88e0f332a09384242b90f9e92087f014"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW4: 1</td>
<td class="fielddoc">
software event on SMED4 </td></tr>
<tr><td class="fieldtype">
<a id="a579cdeb7827e4a881924ffc689b51409"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SW5: 1</td>
<td class="fielddoc">
software event on SMED5 </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_m_u_n_l_o_c_k" id="struct___m_s_c__t_8_s_m_u_n_l_o_c_k"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">&#9670;&nbsp;</a></span>_MSC_t.SMUNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.SMUNLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDs unlock register (_MSC_SMUNLOCK) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00664">664</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7dc78dd7727d5c57fa28f249428f8223"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UNLOCK_01: 1</td>
<td class="fielddoc">
unlock SMED0/1 (only in coupled mode) </td></tr>
<tr><td class="fieldtype">
<a id="a5af8de806e7ffc7a8fb7509cd44b4a55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UNLOCK_23: 1</td>
<td class="fielddoc">
unlock SMED2/3 (only in coupled mode) </td></tr>
<tr><td class="fieldtype">
<a id="ad62dd517fefc00c9f9607bded92850df"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UNLOCK_45: 1</td>
<td class="fielddoc">
unlock SMED4/5 (only in coupled mode) </td></tr>
<tr><td class="fieldtype">
<a id="ac6b0aff7a76e8a3f7582eb50968d01de"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
USE_UNLOCK_01: 1</td>
<td class="fielddoc">
enable unlock for SMED0/1 (only in coupled mode) </td></tr>
<tr><td class="fieldtype">
<a id="a1b122abd40eabae1751f46d3027a2d08"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
USE_UNLOCK_23: 1</td>
<td class="fielddoc">
enable unlock for SMED2/3 (only in coupled mode) </td></tr>
<tr><td class="fieldtype">
<a id="a2887d05c9b7bb3cdebaf6c2f6a31016a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
USE_UNLOCK_45: 1</td>
<td class="fielddoc">
enable unlock for SMED4/5 (only in coupled mode) </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s0" id="struct___m_s_c__t_8_c_b_o_x_s0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s0">&#9670;&nbsp;</a></span>_MSC_t.CBOXS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED0 (_MSC_CBOXS0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00676">676</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae4bf2e9afba2f3eac673c5dc4f975648"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S0_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED0 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a7f6ef32d2d23f1db2e8cdbbc9dd0fa2d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S0_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED0 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="a7962a0347e536380bbae37351c7a1fe8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S0_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED0 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s1" id="struct___m_s_c__t_8_c_b_o_x_s1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s1">&#9670;&nbsp;</a></span>_MSC_t.CBOXS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED1 (_MSC_CBOXS1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00685">685</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa829607b8544946f6d509e809496d3c2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S1_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED1 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a881d9850e7114f306cb5ce1fe4c5a631"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S1_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED1 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="ac907e791d28c65126e9e75a46b5fae9d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S1_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED1 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s2" id="struct___m_s_c__t_8_c_b_o_x_s2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s2">&#9670;&nbsp;</a></span>_MSC_t.CBOXS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED2 (_MSC_CBOXS2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00694">694</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad3571eb67749b3483335bdfebf0e1b84"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S2_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED2 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a4d74beeb71d10b1ef2c58beb016d933a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S2_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED2 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="a4524963e3cc60f231a43c4343c9ccb5e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S2_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED2 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s3" id="struct___m_s_c__t_8_c_b_o_x_s3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s3">&#9670;&nbsp;</a></span>_MSC_t.CBOXS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED3 (_MSC_CBOXS3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00703">703</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a65c3203c0e8d8012f3bb08054637b8e5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S3_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED3 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a7a0116799c17e3a87e5f37acd0cefe7c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S3_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED3 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="a2c21fe417c69f6cc0697d2b8c0e6ddf8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S3_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED3 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s4" id="struct___m_s_c__t_8_c_b_o_x_s4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s4">&#9670;&nbsp;</a></span>_MSC_t.CBOXS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED4 (_MSC_CBOXS4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00712">712</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac98c57dc9df9572ff642c2735078702a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S4_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED4 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a03750676b5ae10aca025e9eead10e30c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S4_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED4 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="ac37aaec2683c71794f8aaded7d563523"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S4_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED4 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_b_o_x_s5" id="struct___m_s_c__t_8_c_b_o_x_s5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_b_o_x_s5">&#9670;&nbsp;</a></span>_MSC_t.CBOXS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CBOXS5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>connection matrix selection for SMED5 (_MSC_CBOXS5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00721">721</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abd402ea235bb3f29f91e1e45590993f4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S5_0: 2</td>
<td class="fielddoc">
connection box selection line for SMED5 input InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="a135a1190ad26145d99260f7c78fc329e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S5_1: 2</td>
<td class="fielddoc">
connection box selection line for SMED5 input InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="a23f7b860119238b6a00aa2b156d63136"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CONB_S5_2: 2</td>
<td class="fielddoc">
connection box selection line for SMED5 input InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_o_m_x_s_m_d" id="struct___m_s_c__t_8_i_o_m_x_s_m_d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_o_m_x_s_m_d">&#9670;&nbsp;</a></span>_MSC_t.IOMXSMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IOMXSMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED I/O MUX control register (_MSC_IOMXSMD) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00730">730</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa7ccfae89a4386163c29018c1195cde5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_FSMEN0: 1</td>
<td class="fielddoc">
enable SMED FSM status signals multiplexing on P0[2:0] </td></tr>
<tr><td class="fieldtype">
<a id="aa323068bcc32e27d9921837fd9492a8a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_FSMEN1: 1</td>
<td class="fielddoc">
enable SMED FSM status signals multiplexing on P0[5:3] </td></tr>
<tr><td class="fieldtype">
<a id="a390cee3fa92cc6ee4f3904a139f35cfe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD_FSMSL0: 3</td>
<td class="fielddoc">
SMED FSM status multiplexing output selection line for P0[2:0]. </td></tr>
<tr><td class="fieldtype">
<a id="ab1dec275869b0533b0b0fa4ae04697c1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMD_FSMSL1: 3</td>
<td class="fielddoc">
SMED FSM status multiplexing output selection line for P0[5:3]. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_c_f_g_p15" id="struct___m_s_c__t_8_c_f_g_p15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_c_f_g_p15">&#9670;&nbsp;</a></span>_MSC_t.CFGP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.CFGP15</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00795">795</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
<tr><td class="fieldtype">
<a id="a22cdabe204292939fb536608f6e9840c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_TYPE: 1</td>
<td class="fielddoc">
interrupt type configuration IRQ/NMI </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_s_t_s_p1" id="struct___m_s_c__t_8_s_t_s_p1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_s_t_s_p1">&#9670;&nbsp;</a></span>_MSC_t.STSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.STSP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 1 &amp; AUX timer interrupt status register (_MSC_STSP1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00805">805</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab12e5db2d48e1faa356b65449be77879"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_0: 1</td>
<td class="fielddoc">
interrupt pending for port1[0] or timer 0 </td></tr>
<tr><td class="fieldtype">
<a id="a50fa389cd7d183d7c7991f2c46859bff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_1: 1</td>
<td class="fielddoc">
interrupt pending for port1[1] or timer 1 </td></tr>
<tr><td class="fieldtype">
<a id="a9aeb09ecb324ef6c1616c690cdecffe8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_2: 1</td>
<td class="fielddoc">
interrupt pending for port1[2] </td></tr>
<tr><td class="fieldtype">
<a id="a4ff97cd14cae2e9b5a1c7e3399364ed2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_3: 1</td>
<td class="fielddoc">
interrupt pending for port1[3] </td></tr>
<tr><td class="fieldtype">
<a id="a248fe3f2f6628a7f0d4b906ffff7e1b5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_4: 1</td>
<td class="fielddoc">
interrupt pending for port1[4] </td></tr>
<tr><td class="fieldtype">
<a id="a9aefde66c39975310db06f8285812b96"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_5: 1</td>
<td class="fielddoc">
interrupt pending for port1[5] or CCO aux timer </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_n_p_p3" id="struct___m_s_c__t_8_i_n_p_p3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_n_p_p3">&#9670;&nbsp;</a></span>_MSC_t.INPP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.INPP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port 3 (COMP) input register (_MSC_INPP3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00821">821</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a653e106bd6b830cf0e4ac7f151a9de3f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
COMP_0: 1</td>
<td class="fielddoc">
COMP0 output signal. </td></tr>
<tr><td class="fieldtype">
<a id="af4f4d1c3159c3cff2c20ec51866144a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
COMP_1: 1</td>
<td class="fielddoc">
COMP1 output signal. </td></tr>
<tr><td class="fieldtype">
<a id="aff4f2a73734e171c53a818135a9b386b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
COMP_2: 1</td>
<td class="fielddoc">
COMP2 output signal. </td></tr>
<tr><td class="fieldtype">
<a id="a0f0a5896310a9c5b83ba8441a3205b57"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
COMP_3: 1</td>
<td class="fielddoc">
COMP3 output signal. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_o_m_x_p0" id="struct___m_s_c__t_8_i_o_m_x_p0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_o_m_x_p0">&#9670;&nbsp;</a></span>_MSC_t.IOMXP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IOMXP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port P0 alternate function MUX control register (_MSC_IOMXP0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00831">831</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb9e62624afde77a1ac8a148b45de91b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P010: 2</td>
<td class="fielddoc">
Port0 [1:0] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="ab55628b9ab1f5f4e3230687ba08225cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P032: 2</td>
<td class="fielddoc">
Port0 [3:2] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a84b309d2f717ccfa18d225f530a61081"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P054: 2</td>
<td class="fielddoc">
Port0 [5:4] I/O multiplexing scheme. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_o_m_x_p1" id="struct___m_s_c__t_8_i_o_m_x_p1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_o_m_x_p1">&#9670;&nbsp;</a></span>_MSC_t.IOMXP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IOMXP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>port P1 alternate function MUX control register (_MSC_IOMXP1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00840">840</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a16e4365e52491cb1cf6e725f6d13d159"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P10: 1</td>
<td class="fielddoc">
Port1 [0] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="afa6ad1066df2530c00685df5b6a0a817"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P11: 1</td>
<td class="fielddoc">
Port1 [1] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="ac64d15a0a241ee87391d67b58406da37"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P12: 1</td>
<td class="fielddoc">
Port1 [2] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a2cb2ebc0d976d1de2b3193052dd8fac3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P13: 1</td>
<td class="fielddoc">
Port1 [3] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a3fb05c2e6d5cc884c8e9781ca2dc4ace"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P14: 1</td>
<td class="fielddoc">
Port1 [4] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a694dc0a0083a8698a798d1ff23818e39"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P15: 1</td>
<td class="fielddoc">
Port1 [5] I/O multiplexing scheme. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_a_d_d" id="struct___m_s_c__t_8_i_d_x_a_d_d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_a_d_d">&#9670;&nbsp;</a></span>_MSC_t.IDXADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MSC indirect address register (_MSC_IDXADD) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00852">852</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae9c57f970b06b5e4e71eb298eb76a70b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDR: 8</td>
<td class="fielddoc">
indirect address for _MSC_IDXDAT </td></tr>
</table>

</div>
</div>
<a name="union___m_s_c__t_8_i_d_x_d_a_t" id="union___m_s_c__t_8_i_d_x_d_a_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#union___m_s_c__t_8_i_d_x_d_a_t">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union _MSC_t.IDXDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00858">858</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af74a914b702a450c765162ec2853b9be"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">IDXDAT</a></td>
<td class="fieldname">
CFGP30</td>
<td class="fielddoc">
P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E) </td></tr>
<tr><td class="fieldtype">
<a id="aa337435c78b4ef3732d25e224a439488"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">IDXDAT</a></td>
<td class="fieldname">
CFGP31</td>
<td class="fielddoc">
P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F) </td></tr>
<tr><td class="fieldtype">
<a id="ac624468bef41dc3f79c41b2fbb2c402c"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">IDXDAT</a></td>
<td class="fieldname">
CFGP32</td>
<td class="fielddoc">
P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10) </td></tr>
<tr><td class="fieldtype">
<a id="a840063449a634b1160b9b29d44eeabd5"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">IDXDAT</a></td>
<td class="fieldname">
CFGP33</td>
<td class="fielddoc">
P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11) </td></tr>
<tr><td class="fieldtype">
<a id="a8436f8e707faf558b24857cd73615d93"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">IDXDAT</a></td>
<td class="fieldname">
DALICKDIV</td>
<td class="fielddoc">
DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06) </td></tr>
<tr><td class="fieldtype">
<a id="af636c996181eb1ced2d9819d92e63e84"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">IDXDAT</a></td>
<td class="fieldname">
DALICKSEL</td>
<td class="fielddoc">
DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05) </td></tr>
<tr><td class="fieldtype">
<a id="ae56baada772c35cb23eccc35b6538e74"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">IDXDAT</a></td>
<td class="fieldname">
DALICONF</td>
<td class="fielddoc">
DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07) </td></tr>
<tr><td class="fieldtype">
<a id="a96559617e4abd91916e37243e321de4f"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">IDXDAT</a></td>
<td class="fieldname">
INPP2AUX1</td>
<td class="fielddoc">
INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08) </td></tr>
<tr><td class="fieldtype">
<a id="acdc65d3a93dbc67c8f4e8f7ef0b8de0f"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">IDXDAT</a></td>
<td class="fieldname">
INPP2AUX2</td>
<td class="fielddoc">
INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09) </td></tr>
<tr><td class="fieldtype">
<a id="a220c9657e6ea33f05ca2ce7d37aa3858"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">IDXDAT</a></td>
<td class="fieldname">
IOMXP2</td>
<td class="fielddoc">
Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1. </td></tr>
<tr><td class="fieldtype">
<a id="a0394492fa01520425e242ec960315db5"></a><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">IDXDAT</a></td>
<td class="fieldname">
STSP3</td>
<td class="fielddoc">
Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12) </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.DALICKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.DALICKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00902">902</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1952d8964a3d8b06bae0c7a5929b3796"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADC_TRGSEL: 4</td>
<td class="fielddoc">
DALI configure ADC trigger sources. </td></tr>
<tr><td class="fieldtype">
<a id="ad2ef6ea1272739a57d49fd16baa2c1a1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CLK_SEL: 3</td>
<td class="fielddoc">
DALI filter clock source configuration. </td></tr>
<tr><td class="fieldtype">
<a id="aaa85f1840e282d8a8304dbc2c0d7c9b2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EN: 1</td>
<td class="fielddoc">
DALI filter logic enable. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.DALICKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.DALICKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00910">910</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a29bbf66f7f8529ec47e394fb5a36c646"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV: 8</td>
<td class="fielddoc">
DALI filter clock division factor (CLKFLT = CLK(CLK_SEL) / (DIV + 1)) </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.DALICONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.DALICONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00916">916</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4905ac9d6a22bdfc1ae096094ce6248d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
COUNT: 6</td>
<td class="fielddoc">
DALI filter counter timer value. </td></tr>
<tr><td class="fieldtype">
<a id="ab742db58b16f1d7de716d5e8a8afabbb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MODE: 2</td>
<td class="fielddoc">
DALI filter mode selection. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.INPP2AUX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.INPP2AUX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00923">923</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ada7b11d8b9a4ce0ae97b6b4ab9f61ef3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP0: 1</td>
<td class="fielddoc">
INPP2[0] pull-up enable. </td></tr>
<tr><td class="fieldtype">
<a id="a29c93025d4133d53f2aeaebd5cb45c80"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP1: 1</td>
<td class="fielddoc">
INPP2[1] pull-up enable. </td></tr>
<tr><td class="fieldtype">
<a id="a57b49a2416342f671f3466728f48770f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP2: 1</td>
<td class="fielddoc">
INPP2[2] pull-up enable. </td></tr>
<tr><td class="fieldtype">
<a id="aeb6fa43f0a2dc59b5a9840db9f03b639"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP3: 1</td>
<td class="fielddoc">
INPP2[3] pull-up enable. </td></tr>
<tr><td class="fieldtype">
<a id="abcfad0bed85ee71bfa938bd8d78e2692"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP4: 1</td>
<td class="fielddoc">
INPP2[4] pull-up enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2afa3dcb99e720b223681f55dfda598b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULLUP5: 1</td>
<td class="fielddoc">
INPP2[5] pull-up enable. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.INPP2AUX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.INPP2AUX2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00940">940</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af604a4b02b3ccda664455e88eb929472"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP0_IMSK: 1</td>
<td class="fielddoc">
INPP0 interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="a292ff21f35068e43825b43458c1ebb53"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK0: 1</td>
<td class="fielddoc">
INPP2[0] interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="aa7c51e11298621afb06273826136890c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK1: 1</td>
<td class="fielddoc">
INPP2[1] interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae29f5aec855b0a87f4146b71318fd9c9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK2: 1</td>
<td class="fielddoc">
INPP2[2] interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="af53cd8aa5939538b5499faa068964118"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK3: 1</td>
<td class="fielddoc">
INPP2[3] interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae8dbcd2f4f37e2fb86bc7bf3bba3b545"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK4: 1</td>
<td class="fielddoc">
INPP2[4] interrupt mask enable. </td></tr>
<tr><td class="fieldtype">
<a id="a3c68c833e0061956cc8914193017e469"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPP2_IMSK5: 1</td>
<td class="fielddoc">
INPP2[5] interrupt mask enable. </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.CFGP30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.CFGP30</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00993">993</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a331de66c48ca67479d06d24cd5694daa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_MSK: 1</td>
<td class="fielddoc">
interrupt mask enable for polling </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.CFGP31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.CFGP31</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01003">1003</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a331de66c48ca67479d06d24cd5694daa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_MSK: 1</td>
<td class="fielddoc">
interrupt mask enable for polling </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.CFGP32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.CFGP32</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01013">1013</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a331de66c48ca67479d06d24cd5694daa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_MSK: 1</td>
<td class="fielddoc">
interrupt mask enable for polling </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.CFGP33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.CFGP33</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01023">1023</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ae87357d946eba561ff3f7fc4a398d0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_ENB: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="aa15c7beedfbb313905370517be7611b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_LEV: 1</td>
<td class="fielddoc">
interrupt request active level </td></tr>
<tr><td class="fieldtype">
<a id="a331de66c48ca67479d06d24cd5694daa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_MSK: 1</td>
<td class="fielddoc">
interrupt mask enable for polling </td></tr>
<tr><td class="fieldtype">
<a id="a9ba06d8d0ba15dfa3bc706429a998e55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_SEL: 2</td>
<td class="fielddoc">
interrupt source configuration </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.STSP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.STSP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01033">1033</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab12e5db2d48e1faa356b65449be77879"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_0: 1</td>
<td class="fielddoc">
interrupt pending for port0[0] </td></tr>
<tr><td class="fieldtype">
<a id="a50fa389cd7d183d7c7991f2c46859bff"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_1: 1</td>
<td class="fielddoc">
interrupt pending for port0[1] </td></tr>
<tr><td class="fieldtype">
<a id="a9aeb09ecb324ef6c1616c690cdecffe8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_2: 1</td>
<td class="fielddoc">
interrupt pending for port0[2] </td></tr>
<tr><td class="fieldtype">
<a id="a4ff97cd14cae2e9b5a1c7e3399364ed2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INT_3: 1</td>
<td class="fielddoc">
interrupt pending for port0[3] </td></tr>
</table>

</div>
</div>
<a name="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2" id="struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">&#9670;&nbsp;</a></span>_MSC_t.IDXDAT.IOMXP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _MSC_t.IDXDAT.IOMXP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01043">1043</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a328b3f6925b008f701a8e0b28f69866e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P20: 1</td>
<td class="fielddoc">
Port2 [0] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a3e02d428d2dd95d0add64b5f0925aa2c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P21: 1</td>
<td class="fielddoc">
Port2 [1] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="aa12cfd462c38d309eb5d922c2bd41332"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P22: 1</td>
<td class="fielddoc">
Port2 [2] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="ac8f417075cf25fc306f7f06bf6d88920"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P23: 1</td>
<td class="fielddoc">
Port2 [3] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a470bfc80e9f18c8290a15c9432fd14f0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P24: 1</td>
<td class="fielddoc">
Port2 [4] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="a1f735ceee08f6ef88ab3a232f8de899c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P25: 1</td>
<td class="fielddoc">
Port2 [5] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="ae27a7cdd08c96bcdca94e8db27ed64ee"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P26: 1</td>
<td class="fielddoc">
Port2 [6] I/O multiplexing scheme. </td></tr>
<tr><td class="fieldtype">
<a id="af9af34c1aab80c55521fbdf2ba474c0a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL_P27: 1</td>
<td class="fielddoc">
Port2 [7] I/O multiplexing scheme. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t" id="struct___f_l_a_s_h__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t">&#9670;&nbsp;</a></span>_FLASH_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct to control write/erase of flash memory (_FLASH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01363">1363</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1399a16ab49e3b8e1f12d2bc7693ba66"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a87c0f37d91a094f0617c6569db547486"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a24f94269730ca6454ead3d15b51a571e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a2a330633eabbeae6d51adb434019367e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
Flash control register 1 (_FLASH_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a911ee14c6a2cc3fdc7080ed25dda77ff"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="aca53cf5ee6af15b1d26af06a4a641593"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a160365b8002d3697a937220876b396ab"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="af03533657b01df8e193c586b0ad36dfd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
Flash control register 2 (_FLASH_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a1d2647950e41f0e5eae5c0d6f8e15f30"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="af847a5d93f7eaa0ec6a1f7549025b43a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a10bb9996ee3d87a9ce15dc27e43f8a0f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a23a5e130845733edce9e0db3edebd8e4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
DUKR</td>
<td class="fielddoc">
Data EEPROM unprotection key register (_FLASH_DUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a80be81ed6623c3d0201cdcb902011a48"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
FPR</td>
<td class="fielddoc">
Flash protection register (_FLASH_FPR) </td></tr>
<tr><td class="fieldtype">
<a id="a62fb4bed1f614b31c1b6fa279e461a7e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
FPR</td>
<td class="fielddoc">
Flash protection register (_FLASH_FPR) </td></tr>
<tr><td class="fieldtype">
<a id="af105e73a6c8000f7c430c3f93faa01f7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="ab051abda307247fec83851c5e3fcdb12"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="ab472e43cc72a54beff08f4473941acc8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="a93d07c25b4f84802c44d40053729ef44"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t</a></td>
<td class="fieldname">
IAPSR</td>
<td class="fielddoc">
Flash status register (_FLASH_IAPSR) </td></tr>
<tr><td class="fieldtype">
<a id="a9554e327c194a724de65c37254822280"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t</a></td>
<td class="fieldname">
NCR2</td>
<td class="fielddoc">
Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr><td class="fieldtype">
<a id="ad69dd7f274589d29bc50d0b6489869eb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t</a></td>
<td class="fieldname">
NCR2</td>
<td class="fielddoc">
Complementary flash control register 2 (_FLASH_NCR2) </td></tr>
<tr><td class="fieldtype">
<a id="a914b5bc37e25dd6823931564612fc388"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
NFPR</td>
<td class="fielddoc">
Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr><td class="fieldtype">
<a id="aff51a327590f21424f5ab805e20683f4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t</a></td>
<td class="fieldname">
NFPR</td>
<td class="fielddoc">
Complementary flash protection register (_FLASH_NFPR) </td></tr>
<tr><td class="fieldtype">
<a id="adf381a40de5013fc11f0aff3d6695706"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a80f4b499e70f6f7195d11b7fe3b63688"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a0b1d5aef0fa343c5f92c94e2759a0fdc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="a541c72b6bbd765c7a878e0e58b1ddad3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t</a></td>
<td class="fieldname">
PUKR</td>
<td class="fielddoc">
Flash program memory unprotecting key register (_FLASH_PUKR) </td></tr>
<tr><td class="fieldtype">
<a id="add2bf628463e42e924cfd4caceda608e"></a>uint8_t</td>
<td class="fieldname">
res[2]</td>
<td class="fielddoc">
Reserved registers (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a76549939ee6762e16d8c18d7f73e6c2c"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a57c28571bf180eb575c5afb0a1b713ec"></a>uint8_t</td>
<td class="fieldname">
res3[2]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a01043a68271da82763b6e55af3b7d2fe"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">_FLASH_t</a></td>
<td class="fieldname">
WAIT</td>
<td class="fielddoc">
Flash wait state register (_FLASH_WAIT) </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_c_r1" id="struct___f_l_a_s_h__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_c_r1">&#9670;&nbsp;</a></span>_FLASH_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash control register 1 (_FLASH_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a89aba13baf0a988c089a5a1fbdeeb447"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AHALT: 1</td>
<td class="fielddoc">
Power-down in Active-halt mode. </td></tr>
<tr><td class="fieldtype">
<a id="a6aaac758332a8320840ac0e5f8fc28e2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FIX: 1</td>
<td class="fielddoc">
Fixed Byte programming time. </td></tr>
<tr><td class="fieldtype">
<a id="abf2d798abfe8267da4f101692b6cfecd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HALT: 1</td>
<td class="fielddoc">
Power-down in Halt mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad2cb7bbc0d23f34c4255d924076e902f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IE: 1</td>
<td class="fielddoc">
Flash Interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_c_r2" id="struct___f_l_a_s_h__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_c_r2">&#9670;&nbsp;</a></span>_FLASH_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash control register 2 (_FLASH_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01376">1376</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab6e3cc3e31aee770c3fb88b25fc68b6e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ERASE: 1</td>
<td class="fielddoc">
Block erasing. </td></tr>
<tr><td class="fieldtype">
<a id="ab03aa3586d77efb6bc635d187f736241"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FPRG: 1</td>
<td class="fielddoc">
Fast block programming. </td></tr>
<tr><td class="fieldtype">
<a id="ad64669882d28591f1a0fe0926f80e751"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPT: 1</td>
<td class="fielddoc">
Write option bytes. </td></tr>
<tr><td class="fieldtype">
<a id="addad6c0b99dde50514e9cccf3e56e8e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PRG: 1</td>
<td class="fielddoc">
Standard block programming. </td></tr>
<tr><td class="fieldtype">
<a id="a52e4453befa56668b063ab3913e2f37c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WPRG: 1</td>
<td class="fielddoc">
Word programming. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_n_c_r2" id="struct___f_l_a_s_h__t_8_n_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_n_c_r2">&#9670;&nbsp;</a></span>_FLASH_t.NCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.NCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Complementary flash control register 2 (_FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae258d764ffacc40c5a1b79f2855cc93e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NERASE: 1</td>
<td class="fielddoc">
Block erasing. </td></tr>
<tr><td class="fieldtype">
<a id="aab2327b74dac43e0c89f4240f48560dc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NFPRG: 1</td>
<td class="fielddoc">
Fast block programming. </td></tr>
<tr><td class="fieldtype">
<a id="ab48560e9e77c7919775615914c475a36"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOPT: 1</td>
<td class="fielddoc">
Write option bytes. </td></tr>
<tr><td class="fieldtype">
<a id="a51244ce497ab3d4cc16c195899246c82"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NPRG: 1</td>
<td class="fielddoc">
Standard block programming. </td></tr>
<tr><td class="fieldtype">
<a id="af5bb899cd67f619fcb086b53a471c681"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NWPRG: 1</td>
<td class="fielddoc">
Word programming. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_f_p_r" id="struct___f_l_a_s_h__t_8_f_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_f_p_r">&#9670;&nbsp;</a></span>_FLASH_t.FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.FPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash protection register (_FLASH_FPR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01398">1398</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7002fe929ab66ae17b75c25e49325e31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WPB: 8</td>
<td class="fielddoc">
User boot code area protection. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_n_f_p_r" id="struct___f_l_a_s_h__t_8_n_f_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_n_f_p_r">&#9670;&nbsp;</a></span>_FLASH_t.NFPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.NFPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Complementary flash protection register (_FLASH_NFPR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01404">1404</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a35e75306d088c8a1fd2a8cd15633979d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NWPB: 8</td>
<td class="fielddoc">
User boot code area protection. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_i_a_p_s_r" id="struct___f_l_a_s_h__t_8_i_a_p_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_i_a_p_s_r">&#9670;&nbsp;</a></span>_FLASH_t.IAPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.IAPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash status register (_FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01410">1410</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abfa22b2f9321a4663b7aa14dd9fa620a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DUL: 1</td>
<td class="fielddoc">
Data EEPROM area unlocked flag. </td></tr>
<tr><td class="fieldtype">
<a id="a79dd6578a06740bc2e0d72f5e2a3729a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOP: 1</td>
<td class="fielddoc">
End of programming (write or erase operation) flag. </td></tr>
<tr><td class="fieldtype">
<a id="af4099d6a2dfd2fdea501918858fa3a8c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HVOFF: 1</td>
<td class="fielddoc">
End of high voltage flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1b840cc787310b2aeec1c8111d0dbbdf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PUL: 1</td>
<td class="fielddoc">
Flash Program memory unlocked flag. </td></tr>
<tr><td class="fieldtype">
<a id="a673095e26aee9c199f6877822f44fa90"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WR_PG_DIS: 1</td>
<td class="fielddoc">
Write attempted to protected page flag. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_p_u_k_r" id="struct___f_l_a_s_h__t_8_p_u_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_p_u_k_r">&#9670;&nbsp;</a></span>_FLASH_t.PUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.PUKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash program memory unprotecting key register (_FLASH_PUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01426">1426</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a84aee62cd1bc3644a3a81a8352b36d4f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WP: 8</td>
<td class="fielddoc">
Program memory write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_d_u_k_r" id="struct___f_l_a_s_h__t_8_d_u_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_d_u_k_r">&#9670;&nbsp;</a></span>_FLASH_t.DUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.DUKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Data EEPROM unprotection key register (_FLASH_DUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01436">1436</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa8522b770693a6c14a26f3aeeec134a9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WD: 8</td>
<td class="fielddoc">
Data EEPROM write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___f_l_a_s_h__t_8_w_a_i_t" id="struct___f_l_a_s_h__t_8_w_a_i_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___f_l_a_s_h__t_8_w_a_i_t">&#9670;&nbsp;</a></span>_FLASH_t.WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _FLASH_t.WAIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Flash wait state register (_FLASH_WAIT) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01446">1446</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5cc6a0064b5c25ba37826aa3fda910c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WAIT: 2</td>
<td class="fielddoc">
Data EEPROM write unlock key. </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t" id="struct___r_s_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t">&#9670;&nbsp;</a></span>_RST_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for determining reset source (_RST) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01521">1521</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a99e9e943bff434f571bb947aacaec36d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
Reset pin configuration register (_RST_CR) </td></tr>
<tr><td class="fieldtype">
<a id="ab229f532d660c4728f32ea384dce71bd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
Reset pin configuration register (_RST_CR) </td></tr>
<tr><td class="fieldtype">
<a id="a22eaf625a59a3d34b7c4accbd19aff10"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a0b9e3f26dd71e82c9e8f4569ef718722"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="ab77e3aa9cea99d86df986e9363b46677"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
<tr><td class="fieldtype">
<a id="a1d735821b86dcf405bc210f09686f849"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
Reset status register (_RST_SR) </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t_8_s_r" id="struct___r_s_t__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t_8_s_r">&#9670;&nbsp;</a></span>_RST_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reset status register (_RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a508bb1e251308614fe00506dd0bc2f8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EMCF: 1</td>
<td class="fielddoc">
EMC reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a450f2faae4b65482c6b00f250c204fe5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILLOPF: 1</td>
<td class="fielddoc">
Illegal opcode reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="adfa9cb623e462fab0abe964e916f95f6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IWDGF: 1</td>
<td class="fielddoc">
Independent Watchdog reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab7a284065b89bef9144e4a4ee803cf45"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMF: 1</td>
<td class="fielddoc">
SWIM reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a51cf4ff49c63b09034b0044c84dda17a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WWDGF: 1</td>
<td class="fielddoc">
Window Watchdog reset flag. </td></tr>
</table>

</div>
</div>
<a name="struct___r_s_t__t_8_c_r" id="struct___r_s_t__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___r_s_t__t_8_c_r">&#9670;&nbsp;</a></span>_RST_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _RST_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Reset status register (_RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a508bb1e251308614fe00506dd0bc2f8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EMCF: 1</td>
<td class="fielddoc">
EMC reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a450f2faae4b65482c6b00f250c204fe5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILLOPF: 1</td>
<td class="fielddoc">
Illegal opcode reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="adfa9cb623e462fab0abe964e916f95f6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IWDGF: 1</td>
<td class="fielddoc">
Independent Watchdog reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab7a284065b89bef9144e4a4ee803cf45"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMF: 1</td>
<td class="fielddoc">
SWIM reset flag. </td></tr>
<tr><td class="fieldtype">
<a id="a51cf4ff49c63b09034b0044c84dda17a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WWDGF: 1</td>
<td class="fielddoc">
Window Watchdog reset flag. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t" id="struct_c_l_k__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t">&#9670;&nbsp;</a></span>CLK_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for configuring/monitoring clock module (_CLK) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01557">1557</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a42da7e7626c564b18e64b3ea2fb2c0b7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r">CLK_t</a></td>
<td class="fieldname">
ADCR</td>
<td class="fielddoc">
ADC clock configuration register (_CLK_ADCR) </td></tr>
<tr><td class="fieldtype">
<a id="aeb8262e1f28d6bb54650bb86a0f51ff4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v">CLK_t</a></td>
<td class="fieldname">
AWUDIV</td>
<td class="fielddoc">
AWU clock prescaler configuration (_CLK_AWUDIV) </td></tr>
<tr><td class="fieldtype">
<a id="ad60afa4f0fa304d190b658d2ce2b0533"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r">CLK_t</a></td>
<td class="fieldname">
CCODIVR</td>
<td class="fielddoc">
CCO divider register (_CLK_CCODIVR) </td></tr>
<tr><td class="fieldtype">
<a id="a717313b9e9fb07df7ab4e8b44ebf8f5d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">CLK_t</a></td>
<td class="fieldname">
CCOR</td>
<td class="fielddoc">
Configurable clock output register (_CLK_CCOR) </td></tr>
<tr><td class="fieldtype">
<a id="a09da888e43ef6aff683a8b193e291d26"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">CLK_t</a></td>
<td class="fieldname">
CCOR</td>
<td class="fielddoc">
Configurable clock output register (_CLK_CCOR) </td></tr>
<tr><td class="fieldtype">
<a id="ab9a82b07de9b2591458faa41a15e8e41"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">CLK_t</a></td>
<td class="fieldname">
CKDIVR</td>
<td class="fielddoc">
Internal clock register (_CLK_ICKR) </td></tr>
<tr><td class="fieldtype">
<a id="af692849fdeb0bc427aa119262f57da6c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">CLK_t</a></td>
<td class="fieldname">
CKDIVR</td>
<td class="fielddoc">
Clock divider register (_CLK_CKDIVR) </td></tr>
<tr><td class="fieldtype">
<a id="af54d615f2c0e25df10dce79b1a02689d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r">CLK_t</a></td>
<td class="fieldname">
CMSR</td>
<td class="fielddoc">
Clock master status register (_CLK_CMSR) </td></tr>
<tr><td class="fieldtype">
<a id="adafb01f45b79abf0b6caded81c031e34"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r">CLK_t</a></td>
<td class="fieldname">
CSSR</td>
<td class="fielddoc">
Clock security system register (_CLK_CSSR) </td></tr>
<tr><td class="fieldtype">
<a id="ad58bf0851af5a42e8e2e90a1e113d117"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r">CLK_t</a></td>
<td class="fieldname">
ECKR</td>
<td class="fielddoc">
External clock register (_CLK_ECKR) </td></tr>
<tr><td class="fieldtype">
<a id="a25c8e71e3a88ab81ee5ab5f33c27557b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">CLK_t</a></td>
<td class="fieldname">
HSITRIMR</td>
<td class="fielddoc">
HSI clock calibration trimming register (_CLK_HSITRIMR) </td></tr>
<tr><td class="fieldtype">
<a id="ac7790a55774a8574d1cbf8522ac657f8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r">CLK_t</a></td>
<td class="fieldname">
ICKR</td>
<td class="fielddoc">
Internal clock register (_CLK_ICKR) </td></tr>
<tr><td class="fieldtype">
<a id="a15ac293ce43a9f86feae8ad937787278"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">CLK_t</a></td>
<td class="fieldname">
PCKENR1</td>
<td class="fielddoc">
Peripheral clock gating register (_CLK_PCKENR1) </td></tr>
<tr><td class="fieldtype">
<a id="a5d3d40df058b628be285b6213052e0fc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">CLK_t</a></td>
<td class="fieldname">
PCKENR1</td>
<td class="fielddoc">
Peripheral clock gating register 1 (_CLK_PCKENR1) </td></tr>
<tr><td class="fieldtype">
<a id="a2559569ffafa255aeeaf0351792a066e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2">CLK_t</a></td>
<td class="fieldname">
PCKENR2</td>
<td class="fielddoc">
Peripheral clock gating register 2 (_CLK_PCKENR2) </td></tr>
<tr><td class="fieldtype">
<a id="a72ab67197ef22f8e3dd5708911fb982c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v">CLK_t</a></td>
<td class="fieldname">
PLLDIV</td>
<td class="fielddoc">
PLL divider/prescaler register (_CLK_PLLDIV) </td></tr>
<tr><td class="fieldtype">
<a id="a2e47948d95d65441b49df9e65c13abb8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r">CLK_t</a></td>
<td class="fieldname">
PLLR</td>
<td class="fielddoc">
PLL status register (_CLK_PLLR) </td></tr>
<tr><td class="fieldtype">
<a id="a4378127e361b1aab36b3ce868cc6d928"></a>uint8_t</td>
<td class="fieldname">
res[4]</td>
<td class="fielddoc">
Reserved register (2B) </td></tr>
<tr><td class="fieldtype">
<a id="a133c83fbf4820d4f997b238637c52c88"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="ae560c2bbd2715bce76aeca981e86569e"></a>uint8_t</td>
<td class="fieldname">
res3[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a5ecc864cc80b7d3be66a86378a819c74"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0">CLK_t</a></td>
<td class="fieldname">
SMD0</td>
<td class="fielddoc">
SMED0 clock configiguration (_CLK_SMD0) </td></tr>
<tr><td class="fieldtype">
<a id="aec31ba704f076e673aa3cdd557708d9a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1">CLK_t</a></td>
<td class="fieldname">
SMD1</td>
<td class="fielddoc">
SMED1 clock configiguration (_CLK_SMD1) </td></tr>
<tr><td class="fieldtype">
<a id="ae1c2dcfa8a3a40fea7662d45842ff18b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2">CLK_t</a></td>
<td class="fieldname">
SMD2</td>
<td class="fielddoc">
SMED2 clock configiguration (_CLK_SMD2) </td></tr>
<tr><td class="fieldtype">
<a id="a849d85de0d7098046cd7fd49edd47fd9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3">CLK_t</a></td>
<td class="fieldname">
SMD3</td>
<td class="fielddoc">
SMED3 clock configiguration (_CLK_SMD3) </td></tr>
<tr><td class="fieldtype">
<a id="a153fa4d8d1d6e57bb20aaacd826c70cf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4">CLK_t</a></td>
<td class="fieldname">
SMD4</td>
<td class="fielddoc">
SMED4 clock configiguration (_CLK_SMD4) </td></tr>
<tr><td class="fieldtype">
<a id="aaa74ba856601b50c2f40f5b816040314"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5">CLK_t</a></td>
<td class="fieldname">
SMD5</td>
<td class="fielddoc">
SMED5 clock configiguration (_CLK_SMD5) </td></tr>
<tr><td class="fieldtype">
<a id="ade78fb455fccb5a8fadb9b35a6a80a17"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r">CLK_t</a></td>
<td class="fieldname">
SWCR</td>
<td class="fielddoc">
Switch control register (_CLK_SWCR) </td></tr>
<tr><td class="fieldtype">
<a id="a882207ce38a9db58802715eeed136663"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r">CLK_t</a></td>
<td class="fieldname">
SWIMCCR</td>
<td class="fielddoc">
SWIM clock control register (_CLK_SWIMCCR) </td></tr>
<tr><td class="fieldtype">
<a id="a5231ec41100b8bd7b0c01ac4d56ff616"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r">CLK_t</a></td>
<td class="fieldname">
SWR</td>
<td class="fielddoc">
Clock master switch register (_CLK_SWR) </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d0" id="struct_c_l_k__t_8_s_m_d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d0">&#9670;&nbsp;</a></span>CLK_t.SMD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED0 clock configiguration (_CLK_SMD0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01560">1560</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d1" id="struct_c_l_k__t_8_s_m_d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d1">&#9670;&nbsp;</a></span>CLK_t.SMD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED1 clock configiguration (_CLK_SMD1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01569">1569</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d2" id="struct_c_l_k__t_8_s_m_d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d2">&#9670;&nbsp;</a></span>CLK_t.SMD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED2 clock configiguration (_CLK_SMD2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01578">1578</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d3" id="struct_c_l_k__t_8_s_m_d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d3">&#9670;&nbsp;</a></span>CLK_t.SMD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED3 clock configiguration (_CLK_SMD3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01587">1587</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d4" id="struct_c_l_k__t_8_s_m_d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d4">&#9670;&nbsp;</a></span>CLK_t.SMD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED4 clock configiguration (_CLK_SMD4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01596">1596</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_m_d5" id="struct_c_l_k__t_8_s_m_d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_m_d5">&#9670;&nbsp;</a></span>CLK_t.SMD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SMD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMED5 clock configiguration (_CLK_SMD5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01605">1605</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a88a86281bad938d86524bb57e714fb71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CK_SW: 2</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a6dd9b8ed7278497349b3f09d83d67efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMED_DIV: 3</td>
<td class="fielddoc">
SMED division factor. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_p_l_l_d_i_v" id="struct_c_l_k__t_8_p_l_l_d_i_v"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_p_l_l_d_i_v">&#9670;&nbsp;</a></span>CLK_t.PLLDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.PLLDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PLL divider/prescaler register (_CLK_PLLDIV) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01618">1618</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af89b3ad124d4822349b678ba6f00cff3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PLL_DIV: 2</td>
<td class="fielddoc">
PLL at 96 MHz clock division factor (CLK PLL_DIV = CLK PLL/(4+n)) </td></tr>
<tr><td class="fieldtype">
<a id="a4b2a3e8026637d3a2c766432bd56a1b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PLL_PRES_DIV: 2</td>
<td class="fielddoc">
PLL clock prescaled factor (CLK PLL_PRES_DIV = CLK PLL_DIV/2^n) </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_a_w_u_d_i_v" id="struct_c_l_k__t_8_a_w_u_d_i_v"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_a_w_u_d_i_v">&#9670;&nbsp;</a></span>CLK_t.AWUDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.AWUDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU clock prescaler configuration (_CLK_AWUDIV) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01627">1627</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="acfbed4824503de9572342f0d517be545"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUDIV: 4</td>
<td class="fielddoc">
AWU clock post divider. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_i_c_k_r" id="struct_c_l_k__t_8_i_c_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_i_c_k_r">&#9670;&nbsp;</a></span>CLK_t.ICKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.ICKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Internal clock register (_CLK_ICKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01634">1634</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9e391700c2f3a79a7864e4db0e986531"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FHWU: 1</td>
<td class="fielddoc">
Fast wakeup from Halt/Active-halt modes enable. </td></tr>
<tr><td class="fieldtype">
<a id="a9c0ac9112709e203f7c2708403be15c2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIEN: 1</td>
<td class="fielddoc">
High speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="aa4e2ddd7ba7da80bf51c585b1ad073dc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIRDY: 1</td>
<td class="fielddoc">
High speed internal oscillator ready flag. </td></tr>
<tr><td class="fieldtype">
<a id="a76e7803a4309cfb65b5f0cce31757a6e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LSIEN: 1</td>
<td class="fielddoc">
Low speed internal RC oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae33f31534a46bbba915a236e95600026"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LSIRDY: 1</td>
<td class="fielddoc">
Low speed internal oscillator ready flag. </td></tr>
<tr><td class="fieldtype">
<a id="aa4ad644c7bdc40d1a4963e16504f2303"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REGAH: 1</td>
<td class="fielddoc">
Regulator power off in Active-halt mode enable. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_e_c_k_r" id="struct_c_l_k__t_8_e_c_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_e_c_k_r">&#9670;&nbsp;</a></span>CLK_t.ECKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.ECKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>External clock register (_CLK_ECKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01646">1646</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a280a6c0cca9e6ac0162666a60e89f917"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSEEN: 1</td>
<td class="fielddoc">
High speed external crystal oscillator enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2cde17c2747297f240dddd231e855c7f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSERDY: 1</td>
<td class="fielddoc">
High speed external crystal oscillator ready. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_p_l_l_r" id="struct_c_l_k__t_8_p_l_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_p_l_l_r">&#9670;&nbsp;</a></span>CLK_t.PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.PLLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>PLL status register (_CLK_PLLR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01654">1654</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eb9f378b4e4b7b1079ba068cfef75a8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BYPASS: 1</td>
<td class="fielddoc">
PLL bypass. </td></tr>
<tr><td class="fieldtype">
<a id="a3f39c897ab26c014a6e7463dc47aefd5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LOCKP: 1</td>
<td class="fielddoc">
PLL lock signal. </td></tr>
<tr><td class="fieldtype">
<a id="afaaee547fc783d63244bf684d25df689"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PLL_LOCK_INT: 1</td>
<td class="fielddoc">
PLL unlock interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae1ba725a1c31cefedd7b3347d9958aac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PLLON: 1</td>
<td class="fielddoc">
PLL power-down. </td></tr>
<tr><td class="fieldtype">
<a id="aeea25ce7846de406a2e90e3d9e6f6456"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REF_SEL: 1</td>
<td class="fielddoc">
PLL clock input reference clock selection. </td></tr>
<tr><td class="fieldtype">
<a id="a0ccd92219a1697b94b3d07c18f163a08"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SPREAD_CTRL: 1</td>
<td class="fielddoc">
PLL spread input. </td></tr>
<tr><td class="fieldtype">
<a id="a774b1c139d15d6c5004877bdf0d6da08"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SSCG_CTRL: 1</td>
<td class="fielddoc">
Spread spectrum control modulation. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_c_m_s_r" id="struct_c_l_k__t_8_c_m_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_c_m_s_r">&#9670;&nbsp;</a></span>CLK_t.CMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.CMSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock master status register (_CLK_CMSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01667">1667</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a72988a19811bc5d99b6bbf5750783e50"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CKM: 4</td>
<td class="fielddoc">
Clock master status. </td></tr>
<tr><td class="fieldtype">
<a id="a42687573477ffa4a37e7756f50ccf2a3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NCKM: 4</td>
<td class="fielddoc">
Complementary clock master status. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_w_r" id="struct_c_l_k__t_8_s_w_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_w_r">&#9670;&nbsp;</a></span>CLK_t.SWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock master switch register (_CLK_SWR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01674">1674</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac2457035de9f3dfe5f5e4a3aa7500271"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NSWI: 4</td>
<td class="fielddoc">
Complementary clock master selection. </td></tr>
<tr><td class="fieldtype">
<a id="a9088dd63dc503fab6949a52da00f0190"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWI: 4</td>
<td class="fielddoc">
Clock master selection. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_w_c_r" id="struct_c_l_k__t_8_s_w_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_w_c_r">&#9670;&nbsp;</a></span>CLK_t.SWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Switch control register (_CLK_SWCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01681">1681</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a793b78053145a43a3bd161674286c70c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWBSY: 1</td>
<td class="fielddoc">
Switch busy flag. </td></tr>
<tr><td class="fieldtype">
<a id="a33ffcd84173bc0ed35368acba8408a13"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWEN: 1</td>
<td class="fielddoc">
Switch start/stop enable. </td></tr>
<tr><td class="fieldtype">
<a id="ac57d83056e06d479476ed3c69be131ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIEN: 1</td>
<td class="fielddoc">
Clock switch interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2bbb794684935c17f7bc204448d12277"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIF: 1</td>
<td class="fielddoc">
Clock switch interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_c_k_d_i_v_r" id="struct_c_l_k__t_8_c_k_d_i_v_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_c_k_d_i_v_r">&#9670;&nbsp;</a></span>CLK_t.CKDIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.CKDIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock divider register (_CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01691">1691</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2990737ef3b989dd878417c650f8be12"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPUDIV: 3</td>
<td class="fielddoc">
CPU clock prescaler. </td></tr>
<tr><td class="fieldtype">
<a id="a6e73b9bff7d671d1c60c0df374f47344"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIDIV: 2</td>
<td class="fielddoc">
High speed internal clock prescaler. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_p_c_k_e_n_r1" id="struct_c_l_k__t_8_p_c_k_e_n_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_p_c_k_e_n_r1">&#9670;&nbsp;</a></span>CLK_t.PCKENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.PCKENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Peripheral clock gating register 1 (_CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01699">1699</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8fbce4e25b4acb0f68434c4bba297c1a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_ADC: 1</td>
<td class="fielddoc">
clock enable ADC </td></tr>
<tr><td class="fieldtype">
<a id="a1ac49471d5cda1acafc9d254e412518e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_AWU: 1</td>
<td class="fielddoc">
clock enable AWU </td></tr>
<tr><td class="fieldtype">
<a id="abff4ec0d4015cc73a89730651d16d0ec"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_DALI: 1</td>
<td class="fielddoc">
clock enable DALI </td></tr>
<tr><td class="fieldtype">
<a id="a1b6c67930c465a1a972f26a74609e91a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_I2C: 1</td>
<td class="fielddoc">
clock enable I2C </td></tr>
<tr><td class="fieldtype">
<a id="acd7488dbf61949086cd7d57ec42b397b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_PORT0: 1</td>
<td class="fielddoc">
clock enable PORT0 </td></tr>
<tr><td class="fieldtype">
<a id="a42392cd02978b3157eda958a2ce66648"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_PORT1: 1</td>
<td class="fielddoc">
clock enable PORT1 </td></tr>
<tr><td class="fieldtype">
<a id="a63cd3c0c62fd02d8979f44f3b614f6c9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_STMR: 1</td>
<td class="fielddoc">
clock enable STMR </td></tr>
<tr><td class="fieldtype">
<a id="a3fb6a6c9527ed7a6eb30285df21f1517"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_UART: 1</td>
<td class="fielddoc">
clock enable UART </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_c_s_s_r" id="struct_c_l_k__t_8_c_s_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_c_s_s_r">&#9670;&nbsp;</a></span>CLK_t.CSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.CSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Clock security system register (_CLK_CSSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01712">1712</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad22b2d6890a5e46ef1adfd9a5b631097"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AUX: 1</td>
<td class="fielddoc">
Auxiliary oscillator connected to master clock. </td></tr>
<tr><td class="fieldtype">
<a id="a2c6f3a9df509175fc33847add1faf6a6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSD: 1</td>
<td class="fielddoc">
Clock security system detection. </td></tr>
<tr><td class="fieldtype">
<a id="a1a51fa981cbf12586c609b1e42f6e4e8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSDIE: 1</td>
<td class="fielddoc">
Clock security system detection interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a7b452cda2ed7571c186cb64b9c6141f3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CSSEN: 1</td>
<td class="fielddoc">
Clock security system enable. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_c_c_o_r" id="struct_c_l_k__t_8_c_c_o_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_c_c_o_r">&#9670;&nbsp;</a></span>CLK_t.CCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.CCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Configurable clock output register (_CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01722">1722</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a495b6a706d5774a15dd82d30f426867f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOBSY: 1</td>
<td class="fielddoc">
Configurable clock output busy. </td></tr>
<tr><td class="fieldtype">
<a id="a9b652efe3e8c840482795b6885c0646f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOEN: 1</td>
<td class="fielddoc">
Configurable clock output enable. </td></tr>
<tr><td class="fieldtype">
<a id="a37d14bf32060eb5292ea12abd54e03a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCORDY: 1</td>
<td class="fielddoc">
Configurable clock output ready. </td></tr>
<tr><td class="fieldtype">
<a id="a93ff2f9192e425bb5a5f03a1f8714283"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCOSEL: 4</td>
<td class="fielddoc">
Configurable clock output selection. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_p_c_k_e_n_r2" id="struct_c_l_k__t_8_p_c_k_e_n_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_p_c_k_e_n_r2">&#9670;&nbsp;</a></span>CLK_t.PCKENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.PCKENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Peripheral clock gating register 2 (_CLK_PCKENR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01732">1732</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abf1020319d74df14210987c8e4363849"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_MISC: 1</td>
<td class="fielddoc">
clock enable MISC </td></tr>
<tr><td class="fieldtype">
<a id="a96ee990afd6c565f51b25625f2e2b608"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED0: 1</td>
<td class="fielddoc">
clock enable SMED0 </td></tr>
<tr><td class="fieldtype">
<a id="a209ac6941ac93d384b16e0b8a38dee8c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED1: 1</td>
<td class="fielddoc">
clock enable SMED1 </td></tr>
<tr><td class="fieldtype">
<a id="a9e15cbfd8011425a4001fd3f4463546d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED2: 1</td>
<td class="fielddoc">
clock enable SMED2 </td></tr>
<tr><td class="fieldtype">
<a id="a069245d01587b246cf52d184fa205b0e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED3: 1</td>
<td class="fielddoc">
clock enable SMED3 </td></tr>
<tr><td class="fieldtype">
<a id="a7e34d85255af10a8a61a8725455bfb12"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED4: 1</td>
<td class="fielddoc">
clock enable SMED4 </td></tr>
<tr><td class="fieldtype">
<a id="a6b6c1c3613a11d1259bae59e53e1da55"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCKEN_SMED5: 1</td>
<td class="fielddoc">
clock enable SMED5 </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_h_s_i_t_r_i_m_r" id="struct_c_l_k__t_8_h_s_i_t_r_i_m_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">&#9670;&nbsp;</a></span>CLK_t.HSITRIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.HSITRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>HSI clock calibration trimming register (_CLK_HSITRIMR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01749">1749</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8cab47714d471621f28955277641d9c0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSITRIM: 3</td>
<td class="fielddoc">
HSI trimming value. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_s_w_i_m_c_c_r" id="struct_c_l_k__t_8_s_w_i_m_c_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_s_w_i_m_c_c_r">&#9670;&nbsp;</a></span>CLK_t.SWIMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.SWIMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SWIM clock control register (_CLK_SWIMCCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01756">1756</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a981767910ff036b6f077f797613e2f5a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWIMCLK: 1</td>
<td class="fielddoc">
SWIM clock divider. </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_c_c_o_d_i_v_r" id="struct_c_l_k__t_8_c_c_o_d_i_v_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_c_c_o_d_i_v_r">&#9670;&nbsp;</a></span>CLK_t.CCODIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.CCODIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CCO divider register (_CLK_CCODIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01763">1763</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad899570153d8fb248117341b695fd3d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCODIV: 8</td>
<td class="fielddoc">
Divisor for CCO clock (_CLK_CCO = CLK/(n+1)) </td></tr>
</table>

</div>
</div>
<a name="struct_c_l_k__t_8_a_d_c_r" id="struct_c_l_k__t_8_a_d_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct_c_l_k__t_8_a_d_c_r">&#9670;&nbsp;</a></span>CLK_t.ADCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CLK_t.ADCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC clock configuration register (_CLK_ADCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01769">1769</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9d9009234906604b5c5149cbd49106c8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADC_DIV: 4</td>
<td class="fielddoc">
Divisor for ADC clock (_CLK_ADC = CLK_SEL/(n+1)) </td></tr>
<tr><td class="fieldtype">
<a id="ac5d6260e310a12b93ae2703b695fbb5c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEL: 2</td>
<td class="fielddoc">
ADC clock selection. </td></tr>
</table>

</div>
</div>
<a name="struct___w_w_d_g__t" id="struct___w_w_d_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_w_d_g__t">&#9670;&nbsp;</a></span>_WWDG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WWDG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for access to Window Watchdog registers (_WWDG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01977">1977</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2c9bb28e09d9e04aadbe79497606143c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">_WWDG_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
WWDG Control register (_WWDG_CR) </td></tr>
<tr><td class="fieldtype">
<a id="a4e82b75642dd1a04d47c5768704bae3e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">_WWDG_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
WWDG Control register (_WWDG_CR) </td></tr>
<tr><td class="fieldtype">
<a id="a58460e0a5334fcbfc170d07df56fdfb9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">_WWDG_t</a></td>
<td class="fieldname">
WR</td>
<td class="fielddoc">
WWDR Window register (_WWDG_WR) </td></tr>
<tr><td class="fieldtype">
<a id="a2306ba4150782d85b84ab1209869da84"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">_WWDG_t</a></td>
<td class="fieldname">
WR</td>
<td class="fielddoc">
WWDR Window register (_WWDG_WR) </td></tr>
</table>

</div>
</div>
<a name="struct___w_w_d_g__t_8_c_r" id="struct___w_w_d_g__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_w_d_g__t_8_c_r">&#9670;&nbsp;</a></span>_WWDG_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WWDG_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WWDG Control register (_WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01980">1980</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab9ece18c950afbfa6b0fdbfa4ff731d3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T: 7</td>
<td class="fielddoc">
7-bit WWDG counter </td></tr>
<tr><td class="fieldtype">
<a id="af0b3c15fb6117510b2ec760aadd89240"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WDGA: 1</td>
<td class="fielddoc">
WWDG activation (n/a if WWDG enabled by option byte) </td></tr>
</table>

</div>
</div>
<a name="struct___w_w_d_g__t_8_w_r" id="struct___w_w_d_g__t_8_w_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___w_w_d_g__t_8_w_r">&#9670;&nbsp;</a></span>_WWDG_t.WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _WWDG_t.WR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WWDR Window register (_WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01987">1987</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a61e9c06ea9a85a5088a499df6458d276"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
W: 7</td>
<td class="fielddoc">
7-bit window value </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t" id="struct___i_w_d_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t">&#9670;&nbsp;</a></span>_IWDG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for access to Independent Timeout Watchdog registers (_IWDG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02037">2037</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a224bed251c54aa055db8414d9d7aea39"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a7653890c14c2e2bad215a036c0563ef1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a5cf4a259734d397274933a4c6ef55f80"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t</a></td>
<td class="fieldname">
KR</td>
<td class="fielddoc">
IWDG Key register (_IWDG_KR) </td></tr>
<tr><td class="fieldtype">
<a id="a2cfddf78a0840b8d0bef74894145776e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="ac5b484f65ebe6dc61250bcd92c5f69e9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="aefb1366994b2416887de12031e3a1e37"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t</a></td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
IWDG Prescaler register (_IWDG_PR) </td></tr>
<tr><td class="fieldtype">
<a id="a891125f1abc1f5c8fb2fdc394e1aac42"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
<tr><td class="fieldtype">
<a id="a23d347fe29e151ee8089d6f7613fd889"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
<tr><td class="fieldtype">
<a id="a259540f0323989d0b261cc78c5a6ea48"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t</a></td>
<td class="fieldname">
RLR</td>
<td class="fielddoc">
IWDG Reload register (_IWDG_RLR) </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_k_r" id="struct___i_w_d_g__t_8_k_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_k_r">&#9670;&nbsp;</a></span>_IWDG_t.KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Key register (_IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02040">2040</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3b5949e0c26b87767a4752a276de9570"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
KEY: 8</td>
<td class="fielddoc">
IWDG Key. </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_p_r" id="struct___i_w_d_g__t_8_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_p_r">&#9670;&nbsp;</a></span>_IWDG_t.PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Prescaler register (_IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02046">2046</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5b582ed9ed4002bf2bcb386a68519cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PRE: 3</td>
<td class="fielddoc">
Prescaler divider. </td></tr>
</table>

</div>
</div>
<a name="struct___i_w_d_g__t_8_r_l_r" id="struct___i_w_d_g__t_8_r_l_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_w_d_g__t_8_r_l_r">&#9670;&nbsp;</a></span>_IWDG_t.RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _IWDG_t.RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>IWDG Reload register (_IWDG_RLR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02053">2053</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f49bbe2f0af1edb6c6cee353d3e204b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RL: 8</td>
<td class="fielddoc">
IWDG Reload value. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t" id="struct___a_w_u__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t">&#9670;&nbsp;</a></span>_AWU_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for cofiguring the Auto Wake-Up Module (_AWU) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02093">2093</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2413e12a133191c8624716460cc4d9d3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="aaaff2d59b79f74d9e2ee32cba61c1374"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="a6986e32e31cfc255649a5f56d4a1e04b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="aa2ae1947464ab9dc4b6c1371849cf34b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t</a></td>
<td class="fieldname">
APR</td>
<td class="fielddoc">
AWU Asynchronous prescaler register (_AWU_APR) </td></tr>
<tr><td class="fieldtype">
<a id="acb98d76d2d9296dec8d48b8385d794a7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="a0c19363bb4877095b66490c81313a349"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="ae623101af20bc20566252744866ba94e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="ad3bb3d055074cc84080aa31d6f1ec0bb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
AWU Control/status register (_AWU_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="acf83589deff954c9a1d4b9d394662a18"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="ab061e390e2c03b1299cfaeaa9e079fb7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="af85fa94e52f0b8222c1b69c3c642d94b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
<tr><td class="fieldtype">
<a id="ab6fa0ab10125d0a2f7ef2cfcf74053e6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t</a></td>
<td class="fieldname">
TBR</td>
<td class="fielddoc">
AWU Timebase selection register (_AWU_TBR) </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_c_s_r" id="struct___a_w_u__t_8_c_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_c_s_r">&#9670;&nbsp;</a></span>_AWU_t.CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Control/status register (_AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02096">2096</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae995890ebf65e2696b3480f15794b84d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUEN: 1</td>
<td class="fielddoc">
Auto-wakeup enable. </td></tr>
<tr><td class="fieldtype">
<a id="a3b2ba06cafa9e218fb52a7a38f451569"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUF: 1</td>
<td class="fielddoc">
Auto-wakeup flag. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_a_p_r" id="struct___a_w_u__t_8_a_p_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_a_p_r">&#9670;&nbsp;</a></span>_AWU_t.APR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.APR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Asynchronous prescaler register (_AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02105">2105</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9a8f76c498d057f2377b05a35baa6936"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
APRE: 6</td>
<td class="fielddoc">
Asynchronous prescaler divider. </td></tr>
</table>

</div>
</div>
<a name="struct___a_w_u__t_8_t_b_r" id="struct___a_w_u__t_8_t_b_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_w_u__t_8_t_b_r">&#9670;&nbsp;</a></span>_AWU_t.TBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _AWU_t.TBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>AWU Timebase selection register (_AWU_TBR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02112">2112</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3b6d014fbc3c36df9e7da3e5d97f6ff3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AWUTB: 4</td>
<td class="fielddoc">
Auto-wakeup timebase selection. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t" id="struct___i2_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t">&#9670;&nbsp;</a></span>_I2C_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling I2C module (_I2C) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02166">2166</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad2a1a623f5587f9f898539d385c7b81c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a50642e4fc00482c64bdac5faa74ed52e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a183ffaea33b696c245266df1842dbdb5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a8da5f21fa29e01e588badbc9a2060874"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t</a></td>
<td class="fieldname">
CCRH</td>
<td class="fielddoc">
I2C Clock control register high byte (_I2C_CCRH) </td></tr>
<tr><td class="fieldtype">
<a id="a35b98f891a6c9e6e7022d67968fbae8d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a5f17dd21defd4dcdb15361af42e50daf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a36c7f94b1f7fd6598685cdd0f970b494"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a25c6795aed95e3393159f757f98908f2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t</a></td>
<td class="fieldname">
CCRL</td>
<td class="fielddoc">
I2C Clock control register low byte (_I2C_CCRL) </td></tr>
<tr><td class="fieldtype">
<a id="a86dd6454f1a90f5bbad04d00504e9dc3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a86ae6f068a27488a3db1536258bffb82"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a21218c2e559213af4e325b8fa99b4c1e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a8dbf1e6ff297bd56f122ac464a9d00cf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
I2C Control register 1 (_I2C_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a1cb4b72ef59c109b15aa5e03c55bc6c5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a9cda420b0e33f9c5d18b64351c5fee96"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a379b5d8be48740bd04f3c046d5439bbe"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="abe26f7a84ea4fbfd9af27c410118bdcf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
I2C Control register 2 (_I2C_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="a8794815e0e7fa48c6d844b223b3c1a97"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a4d93e222b8874bdb839ddbd538cdfaea"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a828afbcdd592f64c296b47b87a5d9b9a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a7157990ac833f2aab6b112e557298faf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
I2C data register (_I2C_DR) </td></tr>
<tr><td class="fieldtype">
<a id="aab16a065a3c02a1c851a2a349c8f6010"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="abd78bf00be1237f9c9487f98b694ec03"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a46379aeee60efff638169b1d195eea77"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a276ca56e72331a8ac6cab3489d97fea3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t</a></td>
<td class="fieldname">
FREQR</td>
<td class="fielddoc">
I2C Frequency register (_I2C_FREQR) </td></tr>
<tr><td class="fieldtype">
<a id="a8f38b8365a40de33f26774b73beefcf8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="a93bb01cf683706dcdc88876c0aeefc31"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="a31b3dfde3ef0babb2d776b873bdc67dc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="ae87bbbdffd32ccfbe6c172c25d890bf5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t</a></td>
<td class="fieldname">
ITR</td>
<td class="fielddoc">
I2C Interrupt register (_I2C_ITR) </td></tr>
<tr><td class="fieldtype">
<a id="acc3235af56a2ec5ddbd1b41a20ac7b85"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">_I2C_t</a></td>
<td class="fieldname">
OAR1H</td>
<td class="fielddoc">
I2C own address register 1 high byte (_I2C_OAR1H) </td></tr>
<tr><td class="fieldtype">
<a id="a415c53f4538ec85b73fb263476351485"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">_I2C_t</a></td>
<td class="fieldname">
OAR1L</td>
<td class="fielddoc">
I2C own address register 1 low byte (_I2C_OAR1L) </td></tr>
<tr><td class="fieldtype">
<a id="a5e8b5f4629124874f79325733dd0a4ad"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">_I2C_t</a></td>
<td class="fieldname">
OAR2</td>
<td class="fielddoc">
I2C own address register 2 (_I2C_OAR2) </td></tr>
<tr><td class="fieldtype">
<a id="afb4a4f29f1daedd5f0af9f51426cc24a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="ad5148d0a9ee472c1ab93b64dd161220b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="a481b9b34ce0d5e86bc11704e238ced51"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t</a></td>
<td class="fieldname">
OARH</td>
<td class="fielddoc">
I2C own address register high byte (_I2C_OARH) </td></tr>
<tr><td class="fieldtype">
<a id="a06c3a033db5d79884e3151f93a66e675"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a5ca9b35c92f902d23981e7e5f9336395"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a8941ec280d8a0deb35d24e4151276814"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t</a></td>
<td class="fieldname">
OARL</td>
<td class="fielddoc">
I2C own address register low byte (_I2C_OARL) </td></tr>
<tr><td class="fieldtype">
<a id="a2f3b86dbe1ca09b5a5c8f8485033bbfd"></a>uint8_t</td>
<td class="fieldname">
res[1]</td>
<td class="fielddoc">
Reserved register (1B) </td></tr>
<tr><td class="fieldtype">
<a id="a38aa37cf7df5a85a338ecb26d0963320"></a>uint8_t</td>
<td class="fieldname">
res2[1]</td>
<td class="fielddoc">
Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) </td></tr>
<tr><td class="fieldtype">
<a id="a74fce2a46b58b94bc6ec35d4b0cda7b8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="afbe856a78ddb221fad267263d467ff41"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="a7dcdc02e4e50d00f2ff81ccf7553f125"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="aba78d21e05214d5db38217790db491f3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
I2C Status register 1 (_I2C_SR1) </td></tr>
<tr><td class="fieldtype">
<a id="aabbcad6ade291e8ffd918974d4148df4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a9e4022b78ee5317b45f00cdb38a8645b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="af990176c0f42a9c7835fbb7bd912f070"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a2bb7348fad67109f4f94b14986b8831f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t</a></td>
<td class="fieldname">
SR2</td>
<td class="fielddoc">
I2C Status register 2 (_I2C_SR2) </td></tr>
<tr><td class="fieldtype">
<a id="a381abe16947b75452e3cebdef7233aad"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a155ce9a920ab6b17e01b1d8589359fe5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a1e829bfa09027c700429e77b99807996"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="ab7781824951879aca8b591e625648e59"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t</a></td>
<td class="fieldname">
SR3</td>
<td class="fielddoc">
I2C Status register 3 (_I2C_SR3) </td></tr>
<tr><td class="fieldtype">
<a id="a7c3b2a3ce8dde6776e091dbe786aabaf"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a0316aa1e44639ae66565921934392c34"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a955ad7cca8f7ad3d4ed24d9db2e52f15"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
<tr><td class="fieldtype">
<a id="a27e9107bd964240d565229b5fda2cb6e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t</a></td>
<td class="fieldname">
TRISER</td>
<td class="fielddoc">
I2C rise time register (_I2C_TRISER) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_r1" id="struct___i2_c__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_r1">&#9670;&nbsp;</a></span>_I2C_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Control register 1 (_I2C_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02169">2169</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a19f93032857a8b8721837ac982c0cf10"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ENGC: 1</td>
<td class="fielddoc">
General call enable. </td></tr>
<tr><td class="fieldtype">
<a id="a95cb4b1bcee7c19ff696a681844e7abc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NOSTRETCH: 1</td>
<td class="fielddoc">
Clock stretching disable (Slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Peripheral enable. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_r2" id="struct___i2_c__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_r2">&#9670;&nbsp;</a></span>_I2C_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Control register 2 (_I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02178">2178</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0fc437bc317835cad5faafc12a83fad5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ACK: 1</td>
<td class="fielddoc">
Acknowledge enable. </td></tr>
<tr><td class="fieldtype">
<a id="a1903f54cd46d54aa3200a4508c948db0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
POS: 1</td>
<td class="fielddoc">
Acknowledge position (for data reception) </td></tr>
<tr><td class="fieldtype">
<a id="ab078ffd28db767c502ac367053f6e0ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
START: 1</td>
<td class="fielddoc">
Start generation. </td></tr>
<tr><td class="fieldtype">
<a id="a615a46af313786fc4e349f34118be111"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOP: 1</td>
<td class="fielddoc">
Stop generation. </td></tr>
<tr><td class="fieldtype">
<a id="ae91c26157fbdff20e0a19b2e3c3d34fe"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWRST: 1</td>
<td class="fielddoc">
Software reset. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_f_r_e_q_r" id="struct___i2_c__t_8_f_r_e_q_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_f_r_e_q_r">&#9670;&nbsp;</a></span>_I2C_t.FREQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.FREQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Frequency register (_I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02189">2189</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a982d003c979c5ca88fba657032c9b301"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FREQ: 6</td>
<td class="fielddoc">
Peripheral clock frequency. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r_l" id="struct___i2_c__t_8_o_a_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r_l">&#9670;&nbsp;</a></span>_I2C_t.OARL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OARL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register low byte (_I2C_OARL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02196">2196</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a58043cae1a7b1eb3be4914cc91fa2e98"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD0: 1</td>
<td class="fielddoc">
Interface address [0] (in 10-bit address mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r_h" id="struct___i2_c__t_8_o_a_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r_h">&#9670;&nbsp;</a></span>_I2C_t.OARH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OARH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register high byte (_I2C_OARH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02203">2203</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 2</td>
<td class="fielddoc">
Interface address [9:8] (in 10-bit address mode) </td></tr>
<tr><td class="fieldtype">
<a id="a06305788972cbdac98fd72264b0f44d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDCONF: 1</td>
<td class="fielddoc">
Address mode configuration (must always be written as 1) </td></tr>
<tr><td class="fieldtype">
<a id="abf6d759e6b0125dafb919d9e4caa96ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDMODE: 1</td>
<td class="fielddoc">
7-/10-bit addressing mode (Slave mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_d_r" id="struct___i2_c__t_8_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_d_r">&#9670;&nbsp;</a></span>_I2C_t.DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C data register (_I2C_DR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02217">2217</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
I2C data. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r1" id="struct___i2_c__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r1">&#9670;&nbsp;</a></span>_I2C_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 1 (_I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02223">2223</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae0c64c6fed9776e73d55004644f2c569"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD10: 1</td>
<td class="fielddoc">
10-bit header sent (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="ae9c57f970b06b5e4e71eb298eb76a70b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDR: 1</td>
<td class="fielddoc">
Address sent (Master mode) / matched (slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="aa7b5609dbac25246713aebdfccacb2ea"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BTF: 1</td>
<td class="fielddoc">
Byte transfer finished. </td></tr>
<tr><td class="fieldtype">
<a id="a12f4c74cc30e5176bff19aba2fc3dbf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXNE: 1</td>
<td class="fielddoc">
Data register not empty (receivers) </td></tr>
<tr><td class="fieldtype">
<a id="aa06b33d1ea28e90733617ec889d4e76e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SB: 1</td>
<td class="fielddoc">
Start bit (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="ab6c047e1f9cf6f82de9c6e0fe641fb85"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOPF: 1</td>
<td class="fielddoc">
Stop detection (Slave mode) </td></tr>
<tr><td class="fieldtype">
<a id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXE: 1</td>
<td class="fielddoc">
Data register empty (transmitters) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r2" id="struct___i2_c__t_8_s_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r2">&#9670;&nbsp;</a></span>_I2C_t.SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 2 (_I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02236">2236</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Acknowledge failure. </td></tr>
<tr><td class="fieldtype">
<a id="a695fc4ceb5733c86b76c5813d35c02ad"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARLO: 1</td>
<td class="fielddoc">
Arbitration lost (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="a49b05888444e28e5320044dc9a61bfaf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BERR: 1</td>
<td class="fielddoc">
Bus error. </td></tr>
<tr><td class="fieldtype">
<a id="a5454e7edaaa12e3d5761aaa2cdbc75df"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OVR: 1</td>
<td class="fielddoc">
Overrun/underrun. </td></tr>
<tr><td class="fieldtype">
<a id="a524471c1a9932b5ded0a8d0eb6a7d308"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WUFH: 1</td>
<td class="fielddoc">
Wakeup from Halt. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_s_r3" id="struct___i2_c__t_8_s_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_s_r3">&#9670;&nbsp;</a></span>_I2C_t.SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Status register 3 (_I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02248">2248</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a802706a9238e2928077f97736854bad4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
BUSY: 1</td>
<td class="fielddoc">
Bus busy. </td></tr>
<tr><td class="fieldtype">
<a id="a2813173449bfb4331166288618020c16"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
GENCALL: 1</td>
<td class="fielddoc">
General call header (Slavemode) </td></tr>
<tr><td class="fieldtype">
<a id="a1d2d3ecb9e838586939bb4e26a603666"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MSL: 1</td>
<td class="fielddoc">
Master/Slave. </td></tr>
<tr><td class="fieldtype">
<a id="ace9c422e452ca1bc19243af6cb43b054"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TRA: 1</td>
<td class="fielddoc">
Transmitter/Receiver. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_i_t_r" id="struct___i2_c__t_8_i_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_i_t_r">&#9670;&nbsp;</a></span>_I2C_t.ITR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.ITR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Interrupt register (_I2C_ITR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02259">2259</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="afd3876d3959ab0155eb9cd16e28b6ad4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITBUFEN: 1</td>
<td class="fielddoc">
Buffer interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a7e83155db98914fb889a6ff2c189a97a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITERREN: 1</td>
<td class="fielddoc">
Error interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a8c6198c3e80611960b8d799b70eab453"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITEVTEN: 1</td>
<td class="fielddoc">
Event interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_c_r_l" id="struct___i2_c__t_8_c_c_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_c_r_l">&#9670;&nbsp;</a></span>_I2C_t.CCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CCRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Clock control register low byte (_I2C_CCRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02268">2268</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac5b965da416da324ae4d31433eac30d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR: 8</td>
<td class="fielddoc">
Clock control register (Master mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_c_c_r_h" id="struct___i2_c__t_8_c_c_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_c_c_r_h">&#9670;&nbsp;</a></span>_I2C_t.CCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.CCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C Clock control register high byte (_I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02274">2274</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac5b965da416da324ae4d31433eac30d1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CCR: 4</td>
<td class="fielddoc">
Clock control register in Fast/Standard mode (Master mode) </td></tr>
<tr><td class="fieldtype">
<a id="a275dc8645c7b4c2f456a7d961152c93a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DUTY: 1</td>
<td class="fielddoc">
Fast mode duty cycle. </td></tr>
<tr><td class="fieldtype">
<a id="a4a436c564cf21ff91983ab79399fa185"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FS: 1</td>
<td class="fielddoc">
I2C Master mode selection. </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_t_r_i_s_e_r" id="struct___i2_c__t_8_t_r_i_s_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_t_r_i_s_e_r">&#9670;&nbsp;</a></span>_I2C_t.TRISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.TRISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C rise time register (_I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02283">2283</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0de9ed24f36a2d083cbcc829326cb295"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TRISE: 6</td>
<td class="fielddoc">
Maximum rise time in Fast/Standard mode (Master mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r1_l" id="struct___i2_c__t_8_o_a_r1_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r1_l">&#9670;&nbsp;</a></span>_I2C_t.OAR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 1 low byte (_I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01206">1206</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a58043cae1a7b1eb3be4914cc91fa2e98"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD0: 1</td>
<td class="fielddoc">
Interface address [0] (in 10-bit address mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r1_h" id="struct___i2_c__t_8_o_a_r1_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r1_h">&#9670;&nbsp;</a></span>_I2C_t.OAR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 1 high byte (_I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01213">1213</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 2</td>
<td class="fielddoc">
Interface address [9:8] (in 10-bit address mode) </td></tr>
<tr><td class="fieldtype">
<a id="a06305788972cbdac98fd72264b0f44d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDCONF: 1</td>
<td class="fielddoc">
Address mode configuration (must always be written as 1) </td></tr>
<tr><td class="fieldtype">
<a id="abf6d759e6b0125dafb919d9e4caa96ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADDMODE: 1</td>
<td class="fielddoc">
7-/10-bit addressing mode (Slave mode) </td></tr>
</table>

</div>
</div>
<a name="struct___i2_c__t_8_o_a_r2" id="struct___i2_c__t_8_o_a_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i2_c__t_8_o_a_r2">&#9670;&nbsp;</a></span>_I2C_t.OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _I2C_t.OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>I2C own address register 2 (_I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01223">1223</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 7</td>
<td class="fielddoc">
Interface address in Dual addressing mode [7:1]. </td></tr>
<tr><td class="fieldtype">
<a id="a4049be1965ed6fed9eeb7508e99e3bb9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ENDUAL: 1</td>
<td class="fielddoc">
Dual addressing mode enable. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t" id="struct___u_a_r_t__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t">&#9670;&nbsp;</a></span>_UART_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling Universal Asynchronous Receiver Transmitter (_UART) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02430">2430</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6058cffff3f35c567fa78a834437e9c1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1">_UART_t</a></td>
<td class="fieldname">
BRR1</td>
<td class="fielddoc">
UART Baud rate register 1 (_UART_BRR1) </td></tr>
<tr><td class="fieldtype">
<a id="a865ebec948f2fd39674beb3562a679be"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2">_UART_t</a></td>
<td class="fieldname">
BRR2</td>
<td class="fielddoc">
UART Baud rate register 2 (_UART_BRR2) </td></tr>
<tr><td class="fieldtype">
<a id="a309fdec5cdab6f736c356edb8e7a438f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1">_UART_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
UART Control register 1 (_UART_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="aa93f56f272d07e0ed9a54ae68e82927d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2">_UART_t</a></td>
<td class="fieldname">
CR2</td>
<td class="fielddoc">
UART Control register 2 (_UART_CR2) </td></tr>
<tr><td class="fieldtype">
<a id="aeaaf3139e9e58a21ff568c0a3bdf0621"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3">_UART_t</a></td>
<td class="fieldname">
CR3</td>
<td class="fielddoc">
UART Control register 3 (_UART_CR3) </td></tr>
<tr><td class="fieldtype">
<a id="a34e7b3a528107b848fd92ed52b4693e4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4">_UART_t</a></td>
<td class="fieldname">
CR4</td>
<td class="fielddoc">
UART Control register 4 (_UART_CR4) </td></tr>
<tr><td class="fieldtype">
<a id="a24112d4516b6df3002128f3ce7db8e22"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r">_UART_t</a></td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
UART data register (_UART_DR) </td></tr>
<tr><td class="fieldtype">
<a id="a3fac5894f8360ef41ac5eafccb56ae73"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r">_UART_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
UART Status register (_UART_SR) </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_s_r" id="struct___u_a_r_t__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_s_r">&#9670;&nbsp;</a></span>_UART_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Status register (_UART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02433">2433</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6515f66056b8cbcaa61ca9e02efb3698"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FE: 1</td>
<td class="fielddoc">
Framing error. </td></tr>
<tr><td class="fieldtype">
<a id="aa5daf7f2ebbba4975d61dab1c40188c7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IDLE: 1</td>
<td class="fielddoc">
IDLE line detected. </td></tr>
<tr><td class="fieldtype">
<a id="a227dc251e1411f6b6fffcd1c30486f4d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NF: 1</td>
<td class="fielddoc">
Noise flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1d00e7dce692e8dc3f6877f035e3a616"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OR: 1</td>
<td class="fielddoc">
Overrun error. </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Parity error. </td></tr>
<tr><td class="fieldtype">
<a id="a12f4c74cc30e5176bff19aba2fc3dbf1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RXNE: 1</td>
<td class="fielddoc">
Read data register not empty. </td></tr>
<tr><td class="fieldtype">
<a id="aff9c072d42a94d0a5112613019b54eae"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TC: 1</td>
<td class="fielddoc">
Transmission complete. </td></tr>
<tr><td class="fieldtype">
<a id="a8ba9eff6d8c2c5ebe5665e8702315ae5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TXE: 1</td>
<td class="fielddoc">
Transmit data register empty. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_d_r" id="struct___u_a_r_t__t_8_d_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_d_r">&#9670;&nbsp;</a></span>_UART_t.DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART data register (_UART_DR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02446">2446</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
UART data. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_b_r_r1" id="struct___u_a_r_t__t_8_b_r_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_b_r_r1">&#9670;&nbsp;</a></span>_UART_t.BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.BRR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Baud rate register 1 (_UART_BRR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02452">2452</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a80a35dee1767821fad2ed8562eadc614"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_4_11: 8</td>
<td class="fielddoc">
UART_DIV [11:4]. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_b_r_r2" id="struct___u_a_r_t__t_8_b_r_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_b_r_r2">&#9670;&nbsp;</a></span>_UART_t.BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.BRR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Baud rate register 2 (_UART_BRR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02458">2458</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4231a2c6fa0b0b406c66e52e9907d2e7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_0_3: 4</td>
<td class="fielddoc">
UART_DIV [3:0]. </td></tr>
<tr><td class="fieldtype">
<a id="a6c787b019ca691eda04e1dd6c32f26ae"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DIV_12_15: 4</td>
<td class="fielddoc">
UART_DIV [15:12]. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_c_r1" id="struct___u_a_r_t__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_c_r1">&#9670;&nbsp;</a></span>_UART_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Control register 1 (_UART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02465">2465</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a69691c7bdcc3ce6d5d8a1361f22d04ac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
M: 1</td>
<td class="fielddoc">
word length </td></tr>
<tr><td class="fieldtype">
<a id="a1db67de06542edc27c0a98a23d701ce1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PCEN: 1</td>
<td class="fielddoc">
Parity control enable. </td></tr>
<tr><td class="fieldtype">
<a id="a843c7a47f08ef40d0532bd93eef07fef"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PIEN: 1</td>
<td class="fielddoc">
Parity interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad3d4c5deb455ac79dd5ff47c88bd65d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PS: 1</td>
<td class="fielddoc">
Parity selection. </td></tr>
<tr><td class="fieldtype">
<a id="acfff813d86d447fa2a9c858650ebbb90"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
R8: 1</td>
<td class="fielddoc">
Receive Data bit 8 (in 9-bit mode) </td></tr>
<tr><td class="fieldtype">
<a id="a001cf4576062cc35bbdae2b0f81d1dce"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T8: 1</td>
<td class="fielddoc">
Transmit Data bit 8 (in 9-bit mode) </td></tr>
<tr><td class="fieldtype">
<a id="a7a0281a4d5cd45ba437b2322d1e97bdc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UARTD: 1</td>
<td class="fielddoc">
UART Disable (for low power consumption) </td></tr>
<tr><td class="fieldtype">
<a id="ab275d6bfcd179f9ffb5011008e30cb48"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WAKE: 1</td>
<td class="fielddoc">
Wakeup method. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_c_r2" id="struct___u_a_r_t__t_8_c_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_c_r2">&#9670;&nbsp;</a></span>_UART_t.CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Control register 2 (_UART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02478">2478</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a174e872a85a3201b28a1894d1511fb5e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ILIEN: 1</td>
<td class="fielddoc">
IDLE Line interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a752e4d6a7e4e334e4771d6255b069462"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REN: 1</td>
<td class="fielddoc">
Receiver enable. </td></tr>
<tr><td class="fieldtype">
<a id="a8ef5a095299c2dfcea711a9d1d1afa82"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RIEN: 1</td>
<td class="fielddoc">
Receiver interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a34d253137f8a6f61afad0404dda0eea6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RWU: 1</td>
<td class="fielddoc">
Receiver wakeup. </td></tr>
<tr><td class="fieldtype">
<a id="acc414e20d96e75cf518a4401d527377c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SBK: 1</td>
<td class="fielddoc">
Send break. </td></tr>
<tr><td class="fieldtype">
<a id="a469b9787e3a48bd02c0aed18a2e93beb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TCIEN: 1</td>
<td class="fielddoc">
Transmission complete interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a25e822c5a6128d9e957062a9ec28a29d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TEN: 1</td>
<td class="fielddoc">
Transmitter enable. </td></tr>
<tr><td class="fieldtype">
<a id="a3ae4271653a9c59d29936dff2d1d1af7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIEN: 1</td>
<td class="fielddoc">
Transmitter interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_c_r3" id="struct___u_a_r_t__t_8_c_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_c_r3">&#9670;&nbsp;</a></span>_UART_t.CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Control register 3 (_UART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02491">2491</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a615a46af313786fc4e349f34118be111"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOP: 2</td>
<td class="fielddoc">
STOP bits. </td></tr>
</table>

</div>
</div>
<a name="struct___u_a_r_t__t_8_c_r4" id="struct___u_a_r_t__t_8_c_r4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___u_a_r_t__t_8_c_r4">&#9670;&nbsp;</a></span>_UART_t.CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _UART_t.CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>UART Control register 4 (_UART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02499">2499</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9eeb52badb613229884838847294b90d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ADD: 4</td>
<td class="fielddoc">
Address of the UART node. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t" id="struct___s_y_s_t_i_m__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t">&#9670;&nbsp;</a></span>_SYSTIM_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling 16-Bit Timer (_SYSTIM) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02583">2583</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a85fd6eff41ba0ec4642843ee6129ca03"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h">_SYSTIM_t</a></td>
<td class="fieldname">
ARRH</td>
<td class="fielddoc">
SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH) </td></tr>
<tr><td class="fieldtype">
<a id="a410e64e58297c655262faf88840fed00"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l">_SYSTIM_t</a></td>
<td class="fieldname">
ARRL</td>
<td class="fielddoc">
SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL) </td></tr>
<tr><td class="fieldtype">
<a id="a70158053d628ed5fd56589bddbbd7111"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">_SYSTIM_t</a></td>
<td class="fieldname">
CNTRH</td>
<td class="fielddoc">
SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH) </td></tr>
<tr><td class="fieldtype">
<a id="ad8ef40e0bca557836c105212735bb036"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">_SYSTIM_t</a></td>
<td class="fieldname">
CNTRL</td>
<td class="fielddoc">
SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL) </td></tr>
<tr><td class="fieldtype">
<a id="a4a1b52bebe4dd86089f250a72356efa8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1">_SYSTIM_t</a></td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
SYSTIM Control register 1 (_SYSTIM_CR1) </td></tr>
<tr><td class="fieldtype">
<a id="a5451b2aaec6c51073d23614ad223c32b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r">_SYSTIM_t</a></td>
<td class="fieldname">
EGR</td>
<td class="fielddoc">
SYSTIM Event generation register (_SYSTIM_EGR) </td></tr>
<tr><td class="fieldtype">
<a id="a937c2cb78b0661f247192ef2dfdeb1ea"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r">_SYSTIM_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
SYSTIM Interrupt enable register (_SYSTIM_IER) </td></tr>
<tr><td class="fieldtype">
<a id="af45827fe2afa68dd121b5e3c041efed1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r">_SYSTIM_t</a></td>
<td class="fieldname">
PSCR</td>
<td class="fielddoc">
SYSTIM prescaler (_SYSTIM_PSCR) </td></tr>
<tr><td class="fieldtype">
<a id="a7cdc34934ecfae77561d64b676e3697b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1">_SYSTIM_t</a></td>
<td class="fieldname">
SR1</td>
<td class="fielddoc">
SYSTIM Status register 1 (_SYSTIM_SR1) </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_c_r1" id="struct___s_y_s_t_i_m__t_8_c_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_c_r1">&#9670;&nbsp;</a></span>_SYSTIM_t.CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM Control register 1 (_SYSTIM_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02586">2586</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2fd9f5994e8c09bb45a0e3b15baa6efa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARPE: 1</td>
<td class="fielddoc">
Auto-reload preload enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad9434c3c9d9a321ea4e6f00e5f358a31"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEN: 1</td>
<td class="fielddoc">
Counter enable. </td></tr>
<tr><td class="fieldtype">
<a id="a343020fcca002354b4c942d39b02c803"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
OPM: 1</td>
<td class="fielddoc">
One-pulse mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac46d802eed266d92af32c11b9a307cb1"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UDIS: 1</td>
<td class="fielddoc">
Update disable. </td></tr>
<tr><td class="fieldtype">
<a id="aa861596d4af027504035acada6889ff0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
URS: 1</td>
<td class="fielddoc">
Update request source. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_i_e_r" id="struct___s_y_s_t_i_m__t_8_i_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_i_e_r">&#9670;&nbsp;</a></span>_SYSTIM_t.IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM Interrupt enable register (_SYSTIM_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02597">2597</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a19d0eb5684f079e2b13389bc58dad0f8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIE: 1</td>
<td class="fielddoc">
Update interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_s_r1" id="struct___s_y_s_t_i_m__t_8_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_s_r1">&#9670;&nbsp;</a></span>_SYSTIM_t.SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM Status register 1 (_SYSTIM_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02604">2604</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad8895f1b8bcf3758e3d9ccc2ace82816"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UIF: 1</td>
<td class="fielddoc">
Update interrupt flag. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_e_g_r" id="struct___s_y_s_t_i_m__t_8_e_g_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_e_g_r">&#9670;&nbsp;</a></span>_SYSTIM_t.EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM Event generation register (_SYSTIM_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02611">2611</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1db208cbcff273e672b3acc7a3a37a3e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
UG: 1</td>
<td class="fielddoc">
Update generation. </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_c_n_t_r_h" id="struct___s_y_s_t_i_m__t_8_c_n_t_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">&#9670;&nbsp;</a></span>_SYSTIM_t.CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02618">2618</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
16-bit counter [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_c_n_t_r_l" id="struct___s_y_s_t_i_m__t_8_c_n_t_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">&#9670;&nbsp;</a></span>_SYSTIM_t.CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02624">2624</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
16-bit counter [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_p_s_c_r" id="struct___s_y_s_t_i_m__t_8_p_s_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_p_s_c_r">&#9670;&nbsp;</a></span>_SYSTIM_t.PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM prescaler (_SYSTIM_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02630">2630</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a79ebd5d2c77fb9a2a47cd341d84f96a4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PSC: 3</td>
<td class="fielddoc">
prescaler [2:0] </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_a_r_r_h" id="struct___s_y_s_t_i_m__t_8_a_r_r_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_a_r_r_h">&#9670;&nbsp;</a></span>_SYSTIM_t.ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.ARRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02637">2637</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac703eb65f968f2a9c9145fd07132f72b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARR: 8</td>
<td class="fielddoc">
16-bit auto-reload value [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___s_y_s_t_i_m__t_8_a_r_r_l" id="struct___s_y_s_t_i_m__t_8_a_r_r_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_y_s_t_i_m__t_8_a_r_r_l">&#9670;&nbsp;</a></span>_SYSTIM_t.ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SYSTIM_t.ARRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02643">2643</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac703eb65f968f2a9c9145fd07132f72b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ARR: 8</td>
<td class="fielddoc">
16-bit auto-reload value [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t" id="struct___d_a_l_i__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t">&#9670;&nbsp;</a></span>_DALI_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for controlling lighting interface (_DALI) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02711">2711</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a50403b0f8ba384e9e412ef9894a9141c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d">_DALI_t</a></td>
<td class="fieldname">
BD</td>
<td class="fielddoc">
DALI Backward data register (_DALI_BD) </td></tr>
<tr><td class="fieldtype">
<a id="a2133b13edc60463caa0d15aecbc2ece2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h">_DALI_t</a></td>
<td class="fieldname">
CLK_H</td>
<td class="fielddoc">
DALI Data rate control register high byte (_DALI_CLK_H) </td></tr>
<tr><td class="fieldtype">
<a id="a7a5da6f68828926c9ec30684eaafff14"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l">_DALI_t</a></td>
<td class="fieldname">
CLK_L</td>
<td class="fielddoc">
DALI data rate control register low byte (_DALI_CLK_L) </td></tr>
<tr><td class="fieldtype">
<a id="a1256bbfb4b9f4f2e497deb661e437202"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r">_DALI_t</a></td>
<td class="fieldname">
CR</td>
<td class="fielddoc">
DALI Control register (_DALI_CR) </td></tr>
<tr><td class="fieldtype">
<a id="aaa61d67ac06a03e2105f47d34b75e358"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r">_DALI_t</a></td>
<td class="fieldname">
CSR</td>
<td class="fielddoc">
DALI Status and control register (_DALI_CSR) </td></tr>
<tr><td class="fieldtype">
<a id="a5d8c7f6ca8aea82b8c6edcb9c27535cd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1">_DALI_t</a></td>
<td class="fieldname">
CSR1</td>
<td class="fielddoc">
DALI Status and control register 1 (_DALI_CSR1) </td></tr>
<tr><td class="fieldtype">
<a id="af2e73f16dafda347f71fc2df433158fc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0">_DALI_t</a></td>
<td class="fieldname">
FB0</td>
<td class="fielddoc">
DALI Message byte 0 register (_DALI_FB0) </td></tr>
<tr><td class="fieldtype">
<a id="a2d23d340150f3814acd05373ed8980f6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1">_DALI_t</a></td>
<td class="fieldname">
FB1</td>
<td class="fielddoc">
DALI Message byte 1 register (_DALI_FB1) </td></tr>
<tr><td class="fieldtype">
<a id="a790e209d41552a682fb8ebd454288453"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2">_DALI_t</a></td>
<td class="fieldname">
FB2</td>
<td class="fielddoc">
DALI Message byte 2 register (_DALI_FB2) </td></tr>
<tr><td class="fieldtype">
<a id="ab8ee012761c6a71215b7afe01b3a50a8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n">_DALI_t</a></td>
<td class="fieldname">
REVLN</td>
<td class="fielddoc">
DALI Control reverse signal line (_DALI_REVLN) </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_c_l_k___l" id="struct___d_a_l_i__t_8_c_l_k___l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_c_l_k___l">&#9670;&nbsp;</a></span>_DALI_t.CLK_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.CLK_L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI data rate control register low byte (_DALI_CLK_L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02714">2714</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afcea8677932f698f06799f81e024d7ab"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CLK: 8</td>
<td class="fielddoc">
clock prescaler <a href="fdata = fmaster/[(N+1)*16]">7:0</a> </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_c_l_k___h" id="struct___d_a_l_i__t_8_c_l_k___h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_c_l_k___h">&#9670;&nbsp;</a></span>_DALI_t.CLK_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.CLK_H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Data rate control register high byte (_DALI_CLK_H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02720">2720</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="afcea8677932f698f06799f81e024d7ab"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CLK: 2</td>
<td class="fielddoc">
clock prescaler <a href="fdata = fmaster/[(N+1)*16]">9:8</a> </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_f_b0" id="struct___d_a_l_i__t_8_f_b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_f_b0">&#9670;&nbsp;</a></span>_DALI_t.FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.FB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Message byte 0 register (_DALI_FB0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02727">2727</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
received message [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_f_b1" id="struct___d_a_l_i__t_8_f_b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_f_b1">&#9670;&nbsp;</a></span>_DALI_t.FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.FB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Message byte 1 register (_DALI_FB1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02733">2733</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
received message [15:8] </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_f_b2" id="struct___d_a_l_i__t_8_f_b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_f_b2">&#9670;&nbsp;</a></span>_DALI_t.FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.FB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Message byte 2 register (_DALI_FB2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02739">2739</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
received message [23:16] </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_b_d" id="struct___d_a_l_i__t_8_b_d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_b_d">&#9670;&nbsp;</a></span>_DALI_t.BD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.BD</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Backward data register (_DALI_BD) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02745">2745</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
data to transmit [7:0] </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_c_r" id="struct___d_a_l_i__t_8_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_c_r">&#9670;&nbsp;</a></span>_DALI_t.CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Control register (_DALI_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02751">2751</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac93619831d65b4d362d231372f0d74b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DCME: 1</td>
<td class="fielddoc">
DALI communication enable. </td></tr>
<tr><td class="fieldtype">
<a id="afd1bb0ba5423028feb3c08da595124b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FTS: 1</td>
<td class="fielddoc">
force transmit state </td></tr>
<tr><td class="fieldtype">
<a id="a1b7bfdd54fec86e042fecdef6025a106"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LNWDG_EN: 1</td>
<td class="fielddoc">
monitor watchdog on receiver line </td></tr>
<tr><td class="fieldtype">
<a id="a809e9c84d278971849e9d474aff1945a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
MLN: 2</td>
<td class="fielddoc">
message length </td></tr>
<tr><td class="fieldtype">
<a id="a66d34d61de0f8b153ec551f9889369b7"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RTA: 1</td>
<td class="fielddoc">
receive/transmit acknowledge </td></tr>
<tr><td class="fieldtype">
<a id="a243653d8062248c551885f2a80f2f571"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RTS: 1</td>
<td class="fielddoc">
receive/transmit state </td></tr>
<tr><td class="fieldtype">
<a id="aea2aeb7169e63571748b56953d8341c5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SMK: 1</td>
<td class="fielddoc">
mask start bit </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_c_s_r" id="struct___d_a_l_i__t_8_c_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_c_s_r">&#9670;&nbsp;</a></span>_DALI_t.CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Status and control register (_DALI_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02763">2763</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2c9b682412689d6723e3b31653b5774c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EF: 1</td>
<td class="fielddoc">
error flag </td></tr>
<tr><td class="fieldtype">
<a id="a9ad1d078543fae36ddd72a4349024ae3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IEN: 1</td>
<td class="fielddoc">
interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="a46c5ce7ef698e99275a964d39e2da41b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
ITF: 1</td>
<td class="fielddoc">
interrupt flag </td></tr>
<tr><td class="fieldtype">
<a id="a7da7adb1d98a6ee0f69281084f9ea9b2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RTF: 1</td>
<td class="fielddoc">
receive/transmit flag </td></tr>
<tr><td class="fieldtype">
<a id="a61903de05f0525191fa2cb90f5df9fa2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WDGE: 1</td>
<td class="fielddoc">
watchdog receiver line interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="a9586d988b113258528d6c029b7244874"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WDGF: 1</td>
<td class="fielddoc">
watchdog receiver line interrupt status flag </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_c_s_r1" id="struct___d_a_l_i__t_8_c_s_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_c_s_r1">&#9670;&nbsp;</a></span>_DALI_t.CSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.CSR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Status and control register 1 (_DALI_CSR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02775">2775</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a62e08e3df930b3022644f9943263a758"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CKS: 4</td>
<td class="fielddoc">
clock counter value </td></tr>
<tr><td class="fieldtype">
<a id="a1aaceac9169b067c5286f8627a8ed921"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RDY_REC: 1</td>
<td class="fielddoc">
ready to receive </td></tr>
<tr><td class="fieldtype">
<a id="a4fb9871f3290b9fc95eaa25f1deb219a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
WDG_PRSC: 3</td>
<td class="fielddoc">
watchdog DALI prescaler timer </td></tr>
</table>

</div>
</div>
<a name="struct___d_a_l_i__t_8_r_e_v_l_n" id="struct___d_a_l_i__t_8_r_e_v_l_n"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___d_a_l_i__t_8_r_e_v_l_n">&#9670;&nbsp;</a></span>_DALI_t.REVLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _DALI_t.REVLN</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DALI Control reverse signal line (_DALI_REVLN) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02783">2783</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4f7410bb1c206a471fc64a970d11c294"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EN_REV: 1</td>
<td class="fielddoc">
reverse DALI reverse signal line </td></tr>
<tr><td class="fieldtype">
<a id="ad9384c566372669b62b3439ab3a88cbf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REV_DIN: 1</td>
<td class="fielddoc">
reverse DALI_rx signal line </td></tr>
<tr><td class="fieldtype">
<a id="a050a809d14ba11a67e7473cf53b06ed0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
REVDOUT: 1</td>
<td class="fielddoc">
reverse DALI_tx signal line </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t" id="struct___a_d_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t">&#9670;&nbsp;</a></span>_ADC_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct containing Analog Digital Converter (_ADC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02867">2867</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6d97a532d770562e9157a7b3ec420aa9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g">_ADC_t</a></td>
<td class="fieldname">
CFG</td>
<td class="fielddoc">
ADC configuration register (_ADC_CFG) </td></tr>
<tr><td class="fieldtype">
<a id="a1590d36c0c058a8d758fd4c6ff0a6e1a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0">_ADC_t</a></td>
<td class="fieldname">
DATH_0</td>
<td class="fielddoc">
ADC result 0 high byte (_ADC_DATH_0) </td></tr>
<tr><td class="fieldtype">
<a id="a0f563af69a4fe7d9f75155e486f2186c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1">_ADC_t</a></td>
<td class="fieldname">
DATH_1</td>
<td class="fielddoc">
ADC result 1 high byte (_ADC_DATH_1) </td></tr>
<tr><td class="fieldtype">
<a id="a43a768d7cacf762656f39b488dce3e30"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2">_ADC_t</a></td>
<td class="fieldname">
DATH_2</td>
<td class="fielddoc">
ADC result 2 high byte (_ADC_DATH_2) </td></tr>
<tr><td class="fieldtype">
<a id="a5455b9ae995d26928cffe1505ed2b1c8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3">_ADC_t</a></td>
<td class="fieldname">
DATH_3</td>
<td class="fielddoc">
ADC result 3 high byte (_ADC_DATH_3) </td></tr>
<tr><td class="fieldtype">
<a id="a15b11f0a990eddc703ea887a2e6295c8"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4">_ADC_t</a></td>
<td class="fieldname">
DATH_4</td>
<td class="fielddoc">
ADC result 4 high byte (_ADC_DATH_4) </td></tr>
<tr><td class="fieldtype">
<a id="ac085b4db4038d43cdc3220b76d99c7cc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5">_ADC_t</a></td>
<td class="fieldname">
DATH_5</td>
<td class="fielddoc">
ADC result 5 high byte (_ADC_DATH_5) </td></tr>
<tr><td class="fieldtype">
<a id="a90cef810f4505b32329bf262042ad1d1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6">_ADC_t</a></td>
<td class="fieldname">
DATH_6</td>
<td class="fielddoc">
ADC result 6 high byte (_ADC_DATH_6) </td></tr>
<tr><td class="fieldtype">
<a id="a5ca2213eb74098838b45d931b5e954b6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7">_ADC_t</a></td>
<td class="fieldname">
DATH_7</td>
<td class="fielddoc">
ADC result 7 high byte (_ADC_DATH_7) </td></tr>
<tr><td class="fieldtype">
<a id="a7e18606acd006adfe8efffb699bc1763"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0">_ADC_t</a></td>
<td class="fieldname">
DATL_0</td>
<td class="fielddoc">
ADC result 0 low byte (_ADC_DATL_0) </td></tr>
<tr><td class="fieldtype">
<a id="aca41f38be80687f9c4c306a3f49f4ca2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1">_ADC_t</a></td>
<td class="fieldname">
DATL_1</td>
<td class="fielddoc">
ADC result 1 low byte (_ADC_DATL_1) </td></tr>
<tr><td class="fieldtype">
<a id="a212101388ec973685f0a8b245d717beb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2">_ADC_t</a></td>
<td class="fieldname">
DATL_2</td>
<td class="fielddoc">
ADC result 2 low byte (_ADC_DATL_2) </td></tr>
<tr><td class="fieldtype">
<a id="a594d220e7e84ca46654e77f85b82cdfa"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3">_ADC_t</a></td>
<td class="fieldname">
DATL_3</td>
<td class="fielddoc">
ADC result 3 low byte (_ADC_DATL_3) </td></tr>
<tr><td class="fieldtype">
<a id="a80421ba4aa3a643f4c093bc3257708d7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4">_ADC_t</a></td>
<td class="fieldname">
DATL_4</td>
<td class="fielddoc">
ADC result 4 low byte (_ADC_DATL_4) </td></tr>
<tr><td class="fieldtype">
<a id="a7ca5efbf8dcfac3c36662836b20eb210"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5">_ADC_t</a></td>
<td class="fieldname">
DATL_5</td>
<td class="fielddoc">
ADC result 5 low byte (_ADC_DATL_5) </td></tr>
<tr><td class="fieldtype">
<a id="a40c858bbd50538e8dc95e88921b92721"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6">_ADC_t</a></td>
<td class="fieldname">
DATL_6</td>
<td class="fielddoc">
ADC result 6 low byte (_ADC_DATL_6) </td></tr>
<tr><td class="fieldtype">
<a id="a0892bb8987513665e64bd1d79e35027a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7">_ADC_t</a></td>
<td class="fieldname">
DATL_7</td>
<td class="fielddoc">
ADC result 7 low byte (_ADC_DATL_7) </td></tr>
<tr><td class="fieldtype">
<a id="a960b60f89843632022dc34fbe0621e9a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t">_ADC_t</a></td>
<td class="fieldname">
DLYCNT</td>
<td class="fielddoc">
SOC delay counter register (_ADC_DLYCNT) </td></tr>
<tr><td class="fieldtype">
<a id="a91a60940a898229df04bf1feacdafef7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r">_ADC_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
ADC interrupt enable register (_ADC_IER) </td></tr>
<tr><td class="fieldtype">
<a id="adda4c7d0a587d5e327d8a7e39b361bee"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q">_ADC_t</a></td>
<td class="fieldname">
SEQ</td>
<td class="fielddoc">
ADC sequencer register (_ADC_SEQ) </td></tr>
<tr><td class="fieldtype">
<a id="a6dd6d0c780c2f9f49b6765cd9ba57a21"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c">_ADC_t</a></td>
<td class="fieldname">
SOC</td>
<td class="fielddoc">
ADC start of conversion (_ADC_SOC) </td></tr>
<tr><td class="fieldtype">
<a id="a1bb584efa0dfd786b410468c57420954"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r">_ADC_t</a></td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
ADC status register (_ADC_SR) </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_c_f_g" id="struct___a_d_c__t_8_c_f_g"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_c_f_g">&#9670;&nbsp;</a></span>_ADC_t.CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC configuration register (_ADC_CFG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02870">2870</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a93c8d295bb538cdb3302604512828d68"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CIRCULAR: 1</td>
<td class="fielddoc">
circular sequencer mode </td></tr>
<tr><td class="fieldtype">
<a id="ab5356407f182040162909f936d624040"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA_FORMAT: 1</td>
<td class="fielddoc">
data aligment </td></tr>
<tr><td class="fieldtype">
<a id="a6b820551d69b87444377b5aaf550cc5d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FIFO_FLUSH: 1</td>
<td class="fielddoc">
flush data buffer </td></tr>
<tr><td class="fieldtype">
<a id="aadf824caef0cef6b0e0f81df60a71a34"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PD: 1</td>
<td class="fielddoc">
power-down </td></tr>
<tr><td class="fieldtype">
<a id="a615a46af313786fc4e349f34118be111"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STOP: 1</td>
<td class="fielddoc">
stop ADC sequencer </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_s_o_c" id="struct___a_d_c__t_8_s_o_c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_s_o_c">&#9670;&nbsp;</a></span>_ADC_t.SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.SOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC start of conversion (_ADC_SOC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02881">2881</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a74ac33036393b875054d9edcdaecc8b6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SOC: 1</td>
<td class="fielddoc">
start of conversion sequence </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_i_e_r" id="struct___a_d_c__t_8_i_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_i_e_r">&#9670;&nbsp;</a></span>_ADC_t.IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC interrupt enable register (_ADC_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02888">2888</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7c07124b8ad26711be2b3cbc5220bafa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOC_EN: 1</td>
<td class="fielddoc">
ADC end of conversion mode interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab915686a7d5871e6261cbb7ecaa315f2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOS_EN: 1</td>
<td class="fielddoc">
ADC end of sequence mode interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="accf6704a567f912019f0528dfbca40f0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEQ_FULL_EN: 1</td>
<td class="fielddoc">
ADC sequencer buffer full interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_s_e_q" id="struct___a_d_c__t_8_s_e_q"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_s_e_q">&#9670;&nbsp;</a></span>_ADC_t.SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.SEQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC sequencer register (_ADC_SEQ) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02897">2897</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1ee0bf89c5d1032317d13a2e022793c8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CH: 3</td>
<td class="fielddoc">
channel selection </td></tr>
<tr><td class="fieldtype">
<a id="a0803331e7c3fe03c1938ac408faaa0cc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
GAIN: 1</td>
<td class="fielddoc">
gain for selected channel (0=x1; 1=x4) </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__0" id="struct___a_d_c__t_8_d_a_t_l__0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__0">&#9670;&nbsp;</a></span>_ADC_t.DATL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 0 low byte (_ADC_DATL_0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02905">2905</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__0" id="struct___a_d_c__t_8_d_a_t_h__0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__0">&#9670;&nbsp;</a></span>_ADC_t.DATH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 0 high byte (_ADC_DATH_0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02911">2911</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__1" id="struct___a_d_c__t_8_d_a_t_l__1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__1">&#9670;&nbsp;</a></span>_ADC_t.DATL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 1 low byte (_ADC_DATL_1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02917">2917</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__1" id="struct___a_d_c__t_8_d_a_t_h__1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__1">&#9670;&nbsp;</a></span>_ADC_t.DATH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 1 high byte (_ADC_DATH_1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02923">2923</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__2" id="struct___a_d_c__t_8_d_a_t_l__2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__2">&#9670;&nbsp;</a></span>_ADC_t.DATL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 2 low byte (_ADC_DATL_2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02929">2929</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__2" id="struct___a_d_c__t_8_d_a_t_h__2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__2">&#9670;&nbsp;</a></span>_ADC_t.DATH_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 2 high byte (_ADC_DATH_2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02935">2935</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__3" id="struct___a_d_c__t_8_d_a_t_l__3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__3">&#9670;&nbsp;</a></span>_ADC_t.DATL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 3 low byte (_ADC_DATL_3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02941">2941</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__3" id="struct___a_d_c__t_8_d_a_t_h__3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__3">&#9670;&nbsp;</a></span>_ADC_t.DATH_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 3 high byte (_ADC_DATH_3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02947">2947</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__4" id="struct___a_d_c__t_8_d_a_t_l__4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__4">&#9670;&nbsp;</a></span>_ADC_t.DATL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 4 low byte (_ADC_DATL_4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02953">2953</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__4" id="struct___a_d_c__t_8_d_a_t_h__4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__4">&#9670;&nbsp;</a></span>_ADC_t.DATH_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 4 high byte (_ADC_DATH_4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02959">2959</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__5" id="struct___a_d_c__t_8_d_a_t_l__5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__5">&#9670;&nbsp;</a></span>_ADC_t.DATL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 5 low byte (_ADC_DATL_5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02965">2965</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__5" id="struct___a_d_c__t_8_d_a_t_h__5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__5">&#9670;&nbsp;</a></span>_ADC_t.DATH_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 5 high byte (_ADC_DATH_5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02971">2971</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__6" id="struct___a_d_c__t_8_d_a_t_l__6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__6">&#9670;&nbsp;</a></span>_ADC_t.DATL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 6 low byte (_ADC_DATL_6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02977">2977</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__6" id="struct___a_d_c__t_8_d_a_t_h__6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__6">&#9670;&nbsp;</a></span>_ADC_t.DATH_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 6 high byte (_ADC_DATH_6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02983">2983</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_l__7" id="struct___a_d_c__t_8_d_a_t_l__7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_l__7">&#9670;&nbsp;</a></span>_ADC_t.DATL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATL_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 7 low byte (_ADC_DATL_7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02989">2989</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [7:0]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_a_t_h__7" id="struct___a_d_c__t_8_d_a_t_h__7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_a_t_h__7">&#9670;&nbsp;</a></span>_ADC_t.DATH_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DATH_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC result 7 high byte (_ADC_DATH_7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02995">2995</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae44f9e348e41cb272efa87387728571b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DATA: 8</td>
<td class="fielddoc">
ADC value [15:8]. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_s_r" id="struct___a_d_c__t_8_s_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_s_r">&#9670;&nbsp;</a></span>_ADC_t.SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>ADC status register (_ADC_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03001">3001</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4b7b394a12b42896f25d8f1b4f707d72"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOC: 1</td>
<td class="fielddoc">
ADC end of conversion mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad3428ee9afeb947b67aa37e634148ee5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EOS: 1</td>
<td class="fielddoc">
ADC end of sequence mode. </td></tr>
<tr><td class="fieldtype">
<a id="ad79022ff490f37215b021a52d1db68c3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SEQ_FULL: 1</td>
<td class="fielddoc">
ADC sequencer buffer full. </td></tr>
</table>

</div>
</div>
<a name="struct___a_d_c__t_8_d_l_y_c_n_t" id="struct___a_d_c__t_8_d_l_y_c_n_t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___a_d_c__t_8_d_l_y_c_n_t">&#9670;&nbsp;</a></span>_ADC_t.DLYCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ADC_t.DLYCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SOC delay counter register (_ADC_DLYCNT) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03010">3010</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a719ef7bcd7e1cdb4d9b89c8db868b7d4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SOC_DLY_CNT: 8</td>
<td class="fielddoc">
ADC SOC delay counter. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t" id="struct___s_m_e_d__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t">&#9670;&nbsp;</a></span>_SMED_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for State machine, event driven (_SMEDn) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03109">3109</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6b5f47ec61a936d3886a6476e9029146"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g">_SMED_t</a></td>
<td class="fieldname">
CFG</td>
<td class="fielddoc">
SMEDn Timer configuration register (_SMEDn_CFG) </td></tr>
<tr><td class="fieldtype">
<a id="a96b802e2a059e62570bc4ce3a72d1c89"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r">_SMED_t</a></td>
<td class="fieldname">
CTR</td>
<td class="fielddoc">
SMEDn Control register (_SMEDn_CTR) </td></tr>
<tr><td class="fieldtype">
<a id="a9ac1820d7e1e297acd78fbdf8e2155d7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r">_SMED_t</a></td>
<td class="fieldname">
CTR_DTR</td>
<td class="fielddoc">
SMEDn Dithering register (_SMEDn_CTR_DTR) </td></tr>
<tr><td class="fieldtype">
<a id="aa4de26578a6ab3b15064a2a8da9c5eda"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p">_SMED_t</a></td>
<td class="fieldname">
CTR_INP</td>
<td class="fielddoc">
SMEDn Control input register (_SMEDn_CTR_INP) </td></tr>
<tr><td class="fieldtype">
<a id="a1fbdcdc474ac1e7e157c64855d36ba3e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r">_SMED_t</a></td>
<td class="fieldname">
CTR_TMR</td>
<td class="fielddoc">
SMEDn Control timer register (_SMEDn_CTR_TMR) </td></tr>
<tr><td class="fieldtype">
<a id="add0e6fe9a767b4ff8186eb283ad5afe4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p">_SMED_t</a></td>
<td class="fieldname">
DMP</td>
<td class="fielddoc">
SMEDn Dump enable register (_SMEDn_DMP) </td></tr>
<tr><td class="fieldtype">
<a id="a6367c213f0a2a4b869fec6a5fdbec5ec"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h">_SMED_t</a></td>
<td class="fieldname">
DMPH</td>
<td class="fielddoc">
SMEDn Dump counter MSB register (_SMEDn_DMPH) </td></tr>
<tr><td class="fieldtype">
<a id="acb600b13fc7605d77cd5ffe20a62f81b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l">_SMED_t</a></td>
<td class="fieldname">
DMPL</td>
<td class="fielddoc">
SMEDn Dump counter LSB register (_SMEDn_DMPL) </td></tr>
<tr><td class="fieldtype">
<a id="acf20ff4472efe2d7cd73f0ccd9f49feb"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s">_SMED_t</a></td>
<td class="fieldname">
FSM_STS</td>
<td class="fielddoc">
SMEDn finite state machine status register (_SMEDn_FSM_STS) </td></tr>
<tr><td class="fieldtype">
<a id="afa505d7383a3698fc06b1cfc61f03b25"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s">_SMED_t</a></td>
<td class="fieldname">
GSTS</td>
<td class="fielddoc">
SMEDn General status register (_SMEDn_GSTS) </td></tr>
<tr><td class="fieldtype">
<a id="aa9071f8e3d65c546a242994ea9b30ba5"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r">_SMED_t</a></td>
<td class="fieldname">
IER</td>
<td class="fielddoc">
SMEDn Interrupt enable register (_SMEDn_IER) </td></tr>
<tr><td class="fieldtype">
<a id="ad27858298622fdfbb83bf3525f36680a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q">_SMED_t</a></td>
<td class="fieldname">
IRQ</td>
<td class="fielddoc">
SMEDn Interrupt request register (_SMEDn_IRQ) </td></tr>
<tr><td class="fieldtype">
<a id="a5a0817abda670310edfc07b6e1a2e0a3"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l">_SMED_t</a></td>
<td class="fieldname">
ISEL</td>
<td class="fielddoc">
SMEDn External event control register (_SMEDn_ISEL) </td></tr>
<tr><td class="fieldtype">
<a id="ad9bf96ee7ec2071f71de3f7dba0c40fc"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0">_SMED_t</a></td>
<td class="fieldname">
PRM_ID0</td>
<td class="fielddoc">
SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0) </td></tr>
<tr><td class="fieldtype">
<a id="a7cef0cc23d1d306aa0a71f3af4a0028a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1">_SMED_t</a></td>
<td class="fieldname">
PRM_ID1</td>
<td class="fielddoc">
SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1) </td></tr>
<tr><td class="fieldtype">
<a id="a17d8504121a73945304a516a414fae4f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2">_SMED_t</a></td>
<td class="fieldname">
PRM_ID2</td>
<td class="fielddoc">
SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2) </td></tr>
<tr><td class="fieldtype">
<a id="a8d42eefb934a52cd332cb2dfea12da0a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00">_SMED_t</a></td>
<td class="fieldname">
PRM_S00</td>
<td class="fielddoc">
SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00) </td></tr>
<tr><td class="fieldtype">
<a id="a31c47e76d0f3d8423a96d4959fad9258"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01">_SMED_t</a></td>
<td class="fieldname">
PRM_S01</td>
<td class="fielddoc">
SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01) </td></tr>
<tr><td class="fieldtype">
<a id="a06582f5ea6156c53ce4c6ee0170b2ac4"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02">_SMED_t</a></td>
<td class="fieldname">
PRM_S02</td>
<td class="fielddoc">
SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02) </td></tr>
<tr><td class="fieldtype">
<a id="aa9efafe4d1d85cb07bfdbe92ca98d312"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10">_SMED_t</a></td>
<td class="fieldname">
PRM_S10</td>
<td class="fielddoc">
SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10) </td></tr>
<tr><td class="fieldtype">
<a id="ac9afbe44c1bd5a0bd4b3e546da023b4d"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11">_SMED_t</a></td>
<td class="fieldname">
PRM_S11</td>
<td class="fielddoc">
SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11) </td></tr>
<tr><td class="fieldtype">
<a id="ad63829e21afaefd7947c0f7f03f7738c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12">_SMED_t</a></td>
<td class="fieldname">
PRM_S12</td>
<td class="fielddoc">
SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12) </td></tr>
<tr><td class="fieldtype">
<a id="a05400286410b29aaae6c5752351b54a6"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20">_SMED_t</a></td>
<td class="fieldname">
PRM_S20</td>
<td class="fielddoc">
SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20) </td></tr>
<tr><td class="fieldtype">
<a id="aae4fceb9a98362d09846a57891ee908a"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21">_SMED_t</a></td>
<td class="fieldname">
PRM_S21</td>
<td class="fielddoc">
SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21) </td></tr>
<tr><td class="fieldtype">
<a id="ac59dec67dc5af0b8a629a7e67fc0d702"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22">_SMED_t</a></td>
<td class="fieldname">
PRM_S22</td>
<td class="fielddoc">
SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22) </td></tr>
<tr><td class="fieldtype">
<a id="abf15d0f6426234c8498adbe89833bf94"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30">_SMED_t</a></td>
<td class="fieldname">
PRM_S30</td>
<td class="fielddoc">
SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30) </td></tr>
<tr><td class="fieldtype">
<a id="a10917f734b82adc5f7b8e5acc1f20daa"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31">_SMED_t</a></td>
<td class="fieldname">
PRM_S31</td>
<td class="fielddoc">
SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31) </td></tr>
<tr><td class="fieldtype">
<a id="a349723cd9ab4bbb5ecd3197532543a8b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32">_SMED_t</a></td>
<td class="fieldname">
PRM_S32</td>
<td class="fielddoc">
SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32) </td></tr>
<tr><td class="fieldtype">
<a id="ad8013a07cdc9b081f746d5793151441b"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h">_SMED_t</a></td>
<td class="fieldname">
TMR_T0H</td>
<td class="fielddoc">
SMEDn Time T0 MSB register (_SMEDn_TMR_T0H) </td></tr>
<tr><td class="fieldtype">
<a id="a24fbf870133d0dc7aa2d31aec069f164"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l">_SMED_t</a></td>
<td class="fieldname">
TMR_T0L</td>
<td class="fielddoc">
SMEDn Time T0 LSB register (_SMEDn_TMR_T0L) </td></tr>
<tr><td class="fieldtype">
<a id="ae42291d724ad038d0eb97e6a22832a8e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h">_SMED_t</a></td>
<td class="fieldname">
TMR_T1H</td>
<td class="fielddoc">
SMEDn Time T1 MSB register (_SMEDn_TMR_T1H) </td></tr>
<tr><td class="fieldtype">
<a id="a86e8730cd311097ced654d2029c4b859"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l">_SMED_t</a></td>
<td class="fieldname">
TMR_T1L</td>
<td class="fielddoc">
SMEDn Time T1 LSB register (_SMEDn_TMR_T1L) </td></tr>
<tr><td class="fieldtype">
<a id="a668e9d022dcfe2d639560fb8749313e9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h">_SMED_t</a></td>
<td class="fieldname">
TMR_T2H</td>
<td class="fielddoc">
SMEDn Time T2 MSB register (_SMEDn_TMR_T2H) </td></tr>
<tr><td class="fieldtype">
<a id="a7eb23953b1b21d62648ceb1feef95c71"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l">_SMED_t</a></td>
<td class="fieldname">
TMR_T2L</td>
<td class="fielddoc">
SMEDn Time T2 LSB register (_SMEDn_TMR_T2L) </td></tr>
<tr><td class="fieldtype">
<a id="ae12aeb3b206e641db5310f1a114737dd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h">_SMED_t</a></td>
<td class="fieldname">
TMR_T3H</td>
<td class="fielddoc">
SMEDn Time T3 MSB register (_SMEDn_TMR_T3H) </td></tr>
<tr><td class="fieldtype">
<a id="a6687e801a22a27775f743c8f41b37062"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l">_SMED_t</a></td>
<td class="fieldname">
TMR_T3L</td>
<td class="fielddoc">
SMEDn Time T3 LSB register (_SMEDn_TMR_T3L) </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_c_t_r" id="struct___s_m_e_d__t_8_c_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_c_t_r">&#9670;&nbsp;</a></span>_SMED_t.CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Control register (_SMEDn_CTR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03112">3112</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8f3027d30446e20ec20fdb0a40b8ad7d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FSM_ENA: 1</td>
<td class="fielddoc">
synchronous FSM enable </td></tr>
<tr><td class="fieldtype">
<a id="a1b05fdda47b17c82ba2b283603875e73"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
START_CNT: 1</td>
<td class="fielddoc">
start counter </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_c_t_r___t_m_r" id="struct___s_m_e_d__t_8_c_t_r___t_m_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_c_t_r___t_m_r">&#9670;&nbsp;</a></span>_SMED_t.CTR_TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.CTR_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Control timer register (_SMEDn_CTR_TMR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03119">3119</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa3c56d60e167cbc9f72e201e9a4e19df"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DITHER_VAL: 1</td>
<td class="fielddoc">
validation of the CTR_DTHR register </td></tr>
<tr><td class="fieldtype">
<a id="ac16908022d7a93af2cc805c2c27b76e5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIME_T0_VAL: 1</td>
<td class="fielddoc">
validation of the TMR_T0 register </td></tr>
<tr><td class="fieldtype">
<a id="a864f44231cc65c59944e2a8857f77542"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIME_T1_VAL: 1</td>
<td class="fielddoc">
validation of the TMR_T1 register </td></tr>
<tr><td class="fieldtype">
<a id="ac38e78260bbe913f96247bc05773ca21"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIME_T2_VAL: 1</td>
<td class="fielddoc">
validation of the TMR_T2 register </td></tr>
<tr><td class="fieldtype">
<a id="acbe90543aa142c63579a7dea780cfddf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIME_T3_VAL: 1</td>
<td class="fielddoc">
validation of the TMR_T3 register </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_c_t_r___i_n_p" id="struct___s_m_e_d__t_8_c_t_r___i_n_p"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_c_t_r___i_n_p">&#9670;&nbsp;</a></span>_SMED_t.CTR_INP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.CTR_INP</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Control input register (_SMEDn_CTR_INP) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03129">3129</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a242363ecae986bce67dbd708ce7ae1b8"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EL_EN: 1</td>
<td class="fielddoc">
Asy_Enable input characteristic definition. </td></tr>
<tr><td class="fieldtype">
<a id="abf8717116fd6b1c9922302cd09adf627"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EL_INSIG: 3</td>
<td class="fielddoc">
external InSig input characteristic definition </td></tr>
<tr><td class="fieldtype">
<a id="abcecf8ce13c2c1274294550305ddc6fa"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RAIS_EN: 1</td>
<td class="fielddoc">
Asy_Enable input polarity level definition. </td></tr>
<tr><td class="fieldtype">
<a id="accba9a62113bbeb622ffd5fec40612a2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
RS_INSIG: 3</td>
<td class="fielddoc">
external event input polarity level definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_c_t_r___d_t_r" id="struct___s_m_e_d__t_8_c_t_r___d_t_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_c_t_r___d_t_r">&#9670;&nbsp;</a></span>_SMED_t.CTR_DTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.CTR_DTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Dithering register (_SMEDn_CTR_DTR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03137">3137</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a69866d35f9497c51a1cedd700f942312"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DITH: 8</td>
<td class="fielddoc">
dithering register </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t0_l" id="struct___s_m_e_d__t_8_t_m_r___t0_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t0_l">&#9670;&nbsp;</a></span>_SMED_t.TMR_T0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T0L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T0 LSB register (_SMEDn_TMR_T0L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03142">3142</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa48788bd63a0384007cd7d089af6c610"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T0: 8</td>
<td class="fielddoc">
time 0 constant register low byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t0_h" id="struct___s_m_e_d__t_8_t_m_r___t0_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t0_h">&#9670;&nbsp;</a></span>_SMED_t.TMR_T0H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T0H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T0 MSB register (_SMEDn_TMR_T0H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03147">3147</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa48788bd63a0384007cd7d089af6c610"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T0: 8</td>
<td class="fielddoc">
time 0 constant register high byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t1_l" id="struct___s_m_e_d__t_8_t_m_r___t1_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t1_l">&#9670;&nbsp;</a></span>_SMED_t.TMR_T1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T1 LSB register (_SMEDn_TMR_T1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03152">3152</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ace499dea30cfce118f4fe85da0227e83"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T1: 8</td>
<td class="fielddoc">
time 1 constant register low byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t1_h" id="struct___s_m_e_d__t_8_t_m_r___t1_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t1_h">&#9670;&nbsp;</a></span>_SMED_t.TMR_T1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T1 MSB register (_SMEDn_TMR_T1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03157">3157</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ace499dea30cfce118f4fe85da0227e83"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T1: 8</td>
<td class="fielddoc">
time 1 constant register high byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t2_l" id="struct___s_m_e_d__t_8_t_m_r___t2_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t2_l">&#9670;&nbsp;</a></span>_SMED_t.TMR_T2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T2 LSB register (_SMEDn_TMR_T2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03162">3162</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a71d2c46af01feeea54a0f541243e297b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T2: 8</td>
<td class="fielddoc">
time 2 constant register low byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t2_h" id="struct___s_m_e_d__t_8_t_m_r___t2_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t2_h">&#9670;&nbsp;</a></span>_SMED_t.TMR_T2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T2 MSB register (_SMEDn_TMR_T2H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03167">3167</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a71d2c46af01feeea54a0f541243e297b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T2: 8</td>
<td class="fielddoc">
time 2 constant register high byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t3_l" id="struct___s_m_e_d__t_8_t_m_r___t3_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t3_l">&#9670;&nbsp;</a></span>_SMED_t.TMR_T3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T3 LSB register (_SMEDn_TMR_T3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03172">3172</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a54b02ae91c8c6b0aac069c84b9f78178"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T3: 8</td>
<td class="fielddoc">
time 3 constant register low byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_t_m_r___t3_h" id="struct___s_m_e_d__t_8_t_m_r___t3_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_t_m_r___t3_h">&#9670;&nbsp;</a></span>_SMED_t.TMR_T3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.TMR_T3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Time T3 MSB register (_SMEDn_TMR_T3H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03177">3177</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a54b02ae91c8c6b0aac069c84b9f78178"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
T3: 8</td>
<td class="fielddoc">
time 3 constant register high byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___i_d0" id="struct___s_m_e_d__t_8_p_r_m___i_d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___i_d0">&#9670;&nbsp;</a></span>_SMED_t.PRM_ID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_ID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03182">3182</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a90f0d798bacc086e0d31b1438669f6b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AND_OR: 1</td>
<td class="fielddoc">
idle jumping Boolean function definition </td></tr>
<tr><td class="fieldtype">
<a id="abc6daf866ac93eb2a193d64f72d7b296"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTE: 1</td>
<td class="fielddoc">
idle counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a6563b7570ee4add31ffc4e94fa86b6fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EDGE: 2</td>
<td class="fielddoc">
idle external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a9ea55bf58799ebdecdd7336d9b8aba8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_JMP: 1</td>
<td class="fielddoc">
idle hold state definition </td></tr>
<tr><td class="fieldtype">
<a id="aab7872015f3748badc18f8ede08738e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NX_STAT: 2</td>
<td class="fielddoc">
idle next event controlled state definition </td></tr>
<tr><td class="fieldtype">
<a id="a679250b91b3c9f602e3630a875c9c122"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_EDG: 1</td>
<td class="fielddoc">
idle PWM pulse out level definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___i_d1" id="struct___s_m_e_d__t_8_p_r_m___i_d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___i_d1">&#9670;&nbsp;</a></span>_SMED_t.PRM_ID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_ID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03192">3192</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ade28fb04b745b45526725e6fc16ff239"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEDGE: 2</td>
<td class="fielddoc">
idle external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a009c2bac87b4f89e74d6ca5b330a16e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTC: 1</td>
<td class="fielddoc">
idle counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a45e5778340db77f139bb6665a93109d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_EXIT: 1</td>
<td class="fielddoc">
idle HOLD state exit cause definition </td></tr>
<tr><td class="fieldtype">
<a id="af2d92eea105fdc1a21524221f5ad2a89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_CMP: 1</td>
<td class="fielddoc">
idle PWM pulse out level definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___i_d2" id="struct___s_m_e_d__t_8_p_r_m___i_d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___i_d2">&#9670;&nbsp;</a></span>_SMED_t.PRM_ID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_ID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03202">3202</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a432c01bec22f999fdf05cbad3c4c87cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LATCH_RS: 1</td>
<td class="fielddoc">
idle latch reset definition </td></tr>
<tr><td class="fieldtype">
<a id="abddea16e305c3b22cbc12b10b8cdea2d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
QCOUP_ST: 1</td>
<td class="fielddoc">
idle quad couple start mode configuration </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s00" id="struct___s_m_e_d__t_8_p_r_m___s00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s00">&#9670;&nbsp;</a></span>_SMED_t.PRM_S00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S00</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03209">3209</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a90f0d798bacc086e0d31b1438669f6b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AND_OR: 1</td>
<td class="fielddoc">
jumping Boolean function definition </td></tr>
<tr><td class="fieldtype">
<a id="abc6daf866ac93eb2a193d64f72d7b296"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTE: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a6563b7570ee4add31ffc4e94fa86b6fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a9ea55bf58799ebdecdd7336d9b8aba8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_JMP: 1</td>
<td class="fielddoc">
hold state definition </td></tr>
<tr><td class="fieldtype">
<a id="aab7872015f3748badc18f8ede08738e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NX_STAT: 2</td>
<td class="fielddoc">
next event controlled state definition </td></tr>
<tr><td class="fieldtype">
<a id="a679250b91b3c9f602e3630a875c9c122"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_EDG: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s01" id="struct___s_m_e_d__t_8_p_r_m___s01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s01">&#9670;&nbsp;</a></span>_SMED_t.PRM_S01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S01</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03219">3219</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ade28fb04b745b45526725e6fc16ff239"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a009c2bac87b4f89e74d6ca5b330a16e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTC: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a45e5778340db77f139bb6665a93109d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_EXIT: 1</td>
<td class="fielddoc">
HOLD state exit cause definition. </td></tr>
<tr><td class="fieldtype">
<a id="af2d92eea105fdc1a21524221f5ad2a89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_CMP: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s02" id="struct___s_m_e_d__t_8_p_r_m___s02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s02">&#9670;&nbsp;</a></span>_SMED_t.PRM_S02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S02</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03229">3229</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a432c01bec22f999fdf05cbad3c4c87cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LATCH_RS: 1</td>
<td class="fielddoc">
latch reset definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s10" id="struct___s_m_e_d__t_8_p_r_m___s10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s10">&#9670;&nbsp;</a></span>_SMED_t.PRM_S10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S10</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03235">3235</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a90f0d798bacc086e0d31b1438669f6b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AND_OR: 1</td>
<td class="fielddoc">
jumping Boolean function definition </td></tr>
<tr><td class="fieldtype">
<a id="abc6daf866ac93eb2a193d64f72d7b296"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTE: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a6563b7570ee4add31ffc4e94fa86b6fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a9ea55bf58799ebdecdd7336d9b8aba8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_JMP: 1</td>
<td class="fielddoc">
hold state definition </td></tr>
<tr><td class="fieldtype">
<a id="aab7872015f3748badc18f8ede08738e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NX_STAT: 2</td>
<td class="fielddoc">
next event controlled state definition </td></tr>
<tr><td class="fieldtype">
<a id="a679250b91b3c9f602e3630a875c9c122"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_EDG: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s11" id="struct___s_m_e_d__t_8_p_r_m___s11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s11">&#9670;&nbsp;</a></span>_SMED_t.PRM_S11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S11</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03245">3245</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ade28fb04b745b45526725e6fc16ff239"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a009c2bac87b4f89e74d6ca5b330a16e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTC: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a45e5778340db77f139bb6665a93109d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_EXIT: 1</td>
<td class="fielddoc">
HOLD state exit cause definition. </td></tr>
<tr><td class="fieldtype">
<a id="af2d92eea105fdc1a21524221f5ad2a89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_CMP: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s12" id="struct___s_m_e_d__t_8_p_r_m___s12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s12">&#9670;&nbsp;</a></span>_SMED_t.PRM_S12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S12</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03255">3255</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a432c01bec22f999fdf05cbad3c4c87cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LATCH_RS: 1</td>
<td class="fielddoc">
latch reset definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s20" id="struct___s_m_e_d__t_8_p_r_m___s20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s20">&#9670;&nbsp;</a></span>_SMED_t.PRM_S20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S20</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03261">3261</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a90f0d798bacc086e0d31b1438669f6b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AND_OR: 1</td>
<td class="fielddoc">
jumping Boolean function definition </td></tr>
<tr><td class="fieldtype">
<a id="abc6daf866ac93eb2a193d64f72d7b296"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTE: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a6563b7570ee4add31ffc4e94fa86b6fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a9ea55bf58799ebdecdd7336d9b8aba8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_JMP: 1</td>
<td class="fielddoc">
hold state definition </td></tr>
<tr><td class="fieldtype">
<a id="aab7872015f3748badc18f8ede08738e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NX_STAT: 2</td>
<td class="fielddoc">
next event controlled state definition </td></tr>
<tr><td class="fieldtype">
<a id="a679250b91b3c9f602e3630a875c9c122"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_EDG: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s21" id="struct___s_m_e_d__t_8_p_r_m___s21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s21">&#9670;&nbsp;</a></span>_SMED_t.PRM_S21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S21</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03271">3271</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ade28fb04b745b45526725e6fc16ff239"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a009c2bac87b4f89e74d6ca5b330a16e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTC: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a45e5778340db77f139bb6665a93109d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_EXIT: 1</td>
<td class="fielddoc">
HOLD state exit cause definition. </td></tr>
<tr><td class="fieldtype">
<a id="af2d92eea105fdc1a21524221f5ad2a89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_CMP: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s22" id="struct___s_m_e_d__t_8_p_r_m___s22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s22">&#9670;&nbsp;</a></span>_SMED_t.PRM_S22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S22</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03281">3281</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a432c01bec22f999fdf05cbad3c4c87cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LATCH_RS: 1</td>
<td class="fielddoc">
latch reset definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s30" id="struct___s_m_e_d__t_8_p_r_m___s30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s30">&#9670;&nbsp;</a></span>_SMED_t.PRM_S30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S30</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03287">3287</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a90f0d798bacc086e0d31b1438669f6b0"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AND_OR: 1</td>
<td class="fielddoc">
jumping Boolean function definition </td></tr>
<tr><td class="fieldtype">
<a id="abc6daf866ac93eb2a193d64f72d7b296"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTE: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a6563b7570ee4add31ffc4e94fa86b6fb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a9ea55bf58799ebdecdd7336d9b8aba8d"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_JMP: 1</td>
<td class="fielddoc">
hold state definition </td></tr>
<tr><td class="fieldtype">
<a id="aab7872015f3748badc18f8ede08738e9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
NX_STAT: 2</td>
<td class="fielddoc">
next event controlled state definition </td></tr>
<tr><td class="fieldtype">
<a id="a679250b91b3c9f602e3630a875c9c122"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_EDG: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s31" id="struct___s_m_e_d__t_8_p_r_m___s31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s31">&#9670;&nbsp;</a></span>_SMED_t.PRM_S31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S31</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03297">3297</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abb67792e94e88254ca5afecf7c26c912"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ade28fb04b745b45526725e6fc16ff239"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CEDGE: 2</td>
<td class="fielddoc">
external edge jumping selection </td></tr>
<tr><td class="fieldtype">
<a id="a009c2bac87b4f89e74d6ca5b330a16e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_RSTC: 1</td>
<td class="fielddoc">
counter reset definition </td></tr>
<tr><td class="fieldtype">
<a id="a45e5778340db77f139bb6665a93109d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HOLD_EXIT: 1</td>
<td class="fielddoc">
HOLD state exit cause definition. </td></tr>
<tr><td class="fieldtype">
<a id="af2d92eea105fdc1a21524221f5ad2a89"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PULS_CMP: 1</td>
<td class="fielddoc">
PWM pulse out level definition. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_p_r_m___s32" id="struct___s_m_e_d__t_8_p_r_m___s32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_p_r_m___s32">&#9670;&nbsp;</a></span>_SMED_t.PRM_S32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.PRM_S32</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03307">3307</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a432c01bec22f999fdf05cbad3c4c87cf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
LATCH_RS: 1</td>
<td class="fielddoc">
latch reset definition </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_c_f_g" id="struct___s_m_e_d__t_8_c_f_g"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_c_f_g">&#9670;&nbsp;</a></span>_SMED_t.CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Timer configuration register (_SMEDn_CFG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03313">3313</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9218d30ac421f2c9b7dc4d8a3de610d6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM_NUM: 2</td>
<td class="fielddoc">
time registers to be temporary incremented selection </td></tr>
<tr><td class="fieldtype">
<a id="ad822012bd421b2db10127fa1e4a91e71"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
TIM_UPD: 2</td>
<td class="fielddoc">
time registers update mode </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_d_m_p_l" id="struct___s_m_e_d__t_8_d_m_p_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_d_m_p_l">&#9670;&nbsp;</a></span>_SMED_t.DMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.DMPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Dump counter LSB register (_SMEDn_DMPL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03320">3320</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
counter dump value low byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_d_m_p_h" id="struct___s_m_e_d__t_8_d_m_p_h"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_d_m_p_h">&#9670;&nbsp;</a></span>_SMED_t.DMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.DMPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Dump counter MSB register (_SMEDn_DMPH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03325">3325</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aae4602ef189fed9e5129f0e2418b9c9a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT: 8</td>
<td class="fielddoc">
counter dump value high byte </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_g_s_t_s" id="struct___s_m_e_d__t_8_g_s_t_s"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_g_s_t_s">&#9670;&nbsp;</a></span>_SMED_t.GSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.GSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn General status register (_SMEDn_GSTS) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03330">3330</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aef632624ed12bc346fba50b953e63174"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_FLAG: 1</td>
<td class="fielddoc">
counter reset flag when dump is enabled </td></tr>
<tr><td class="fieldtype">
<a id="a5ea4fb4b4ec9b5dedf00b0947cdc28c5"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DMP_LK: 2</td>
<td class="fielddoc">
counter dump status </td></tr>
<tr><td class="fieldtype">
<a id="a526148f69422a67b5c7b7abf443ffab3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EVENT_OV: 1</td>
<td class="fielddoc">
event overflow flag </td></tr>
<tr><td class="fieldtype">
<a id="a6339a0dccb5058a628a777ca64662824"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EX0_DUMP: 1</td>
<td class="fielddoc">
dumping cause flag InSig[0] </td></tr>
<tr><td class="fieldtype">
<a id="af93f3714a96e26060117d8521ea78728"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EX1_DUMP: 1</td>
<td class="fielddoc">
dumping cause flag InSig[1] </td></tr>
<tr><td class="fieldtype">
<a id="a99ae46cffbbb36a3a1ae58931f425c6c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EX2_DUMP: 1</td>
<td class="fielddoc">
dumping cause flag InSig[2] </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_i_r_q" id="struct___s_m_e_d__t_8_i_r_q"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_i_r_q">&#9670;&nbsp;</a></span>_SMED_t.IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Interrupt request register (_SMEDn_IRQ) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03341">3341</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad4790e85642a5777f02d3bef7df6a98f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_OVER: 1</td>
<td class="fielddoc">
counter overflow interrupt request </td></tr>
<tr><td class="fieldtype">
<a id="a843ae49f0b91b10773b273ab57ea20d2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXT0_INT: 1</td>
<td class="fielddoc">
InSig[0] capture interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="aa0d6c7abe7de192eb86d4d8c61d31476"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXT1_INT: 1</td>
<td class="fielddoc">
InSig[1] capture interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="aa007449d6a1b5a78ed1e3e2a7cf2867c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EXT2_INT: 1</td>
<td class="fielddoc">
InSig[2] capture interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="ab6109b9b64ec8569eb462dd3b656fbac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STA_S0_IT: 1</td>
<td class="fielddoc">
Tmr(0) transition interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="aa3fe6620f43df89371b250f1a8e2b12f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STA_S1_IT: 1</td>
<td class="fielddoc">
Tmr(1) transition interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="ad93836f292ff7e05071cc16bfe96eccd"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STA_S2_IT: 1</td>
<td class="fielddoc">
Tmr(2) transition interrupt request. </td></tr>
<tr><td class="fieldtype">
<a id="ad2b21be2c3f5330cd587d53d7a109b4a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
STA_S3_IT: 1</td>
<td class="fielddoc">
Tmr(3) transition interrupt request. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_i_e_r" id="struct___s_m_e_d__t_8_i_e_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_i_e_r">&#9670;&nbsp;</a></span>_SMED_t.IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Interrupt enable register (_SMEDn_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03353">3353</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7b2ddf92c608c5b743ec6bca47f9dffc"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CNT_OV_E: 1</td>
<td class="fielddoc">
counter overflow interrupt enable </td></tr>
<tr><td class="fieldtype">
<a id="a715d595e78f27cbf083a2791fb032fb2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_EN_EX0: 1</td>
<td class="fielddoc">
InSig[0] capture interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="ad49e32d13bbf7b1d57aab85d0b01a4d9"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_EN_EX1: 1</td>
<td class="fielddoc">
InSig[1] capture interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a107e9a5b9040619ab8be884cf7602974"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_EN_EX2: 1</td>
<td class="fielddoc">
InSig[2] capture interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a14be698823563b7e15d78c495ad495f3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_STA_S0: 1</td>
<td class="fielddoc">
Tmr(0) transition interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a80c2bcdae473f28e9eb597931620c714"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_STA_S1: 1</td>
<td class="fielddoc">
Tmr(1) transition interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a2fb6a71a3f9da846034d55b9ecf93597"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_STA_S2: 1</td>
<td class="fielddoc">
Tmr(2) transition interrupt enable. </td></tr>
<tr><td class="fieldtype">
<a id="a06744cad498264bed1ae4c0ed102958f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
IT_STA_S3: 1</td>
<td class="fielddoc">
Tmr(3) transition interrupt enable. </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_i_s_e_l" id="struct___s_m_e_d__t_8_i_s_e_l"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_i_s_e_l">&#9670;&nbsp;</a></span>_SMED_t.ISEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.ISEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn External event control register (_SMEDn_ISEL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03365">3365</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a052c4ebb50f7c9c9443b03fcb6b7ba34"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPUT0_EN: 1</td>
<td class="fielddoc">
InSig[0] input enable. </td></tr>
<tr><td class="fieldtype">
<a id="a26d56f6315c2531bf94dda42c95a9806"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPUT1_EN: 1</td>
<td class="fielddoc">
InSig[1] input enable. </td></tr>
<tr><td class="fieldtype">
<a id="a285b616c3dc54c7b267c7822a280a786"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPUT2_EN: 1</td>
<td class="fielddoc">
InSig[2] input enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab47225d90a8dee457d27acea8e9a2d09"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
INPUT_LAT: 1</td>
<td class="fielddoc">
enable latch function on InSig[0] input </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_d_m_p" id="struct___s_m_e_d__t_8_d_m_p"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_d_m_p">&#9670;&nbsp;</a></span>_SMED_t.DMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.DMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn Dump enable register (_SMEDn_DMP) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03374">3374</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab519252e3144ed3093922a5dc0ccebac"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
CPL_IT_GE: 1</td>
<td class="fielddoc">
lock together SMEDn_GSTS and SMEDn_IRQ reset signal </td></tr>
<tr><td class="fieldtype">
<a id="a8b6014bdff88eed6f424ce744e952263"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DMP_EVER: 1</td>
<td class="fielddoc">
dump update mode all </td></tr>
<tr><td class="fieldtype">
<a id="aefd3d337872c0de2d1c61279c0634f9e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DMPE_EX0: 1</td>
<td class="fielddoc">
dump update mode for InSig[0] event </td></tr>
<tr><td class="fieldtype">
<a id="a652862762e233f36c8c0b15f10501970"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DMPE_EX1: 1</td>
<td class="fielddoc">
dump update mode for InSig[1] event </td></tr>
<tr><td class="fieldtype">
<a id="aded342eb4ecffcc583defcaa7de9fcf4"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
DMPE_EX2: 1</td>
<td class="fielddoc">
dump update mode for InSig[2] event </td></tr>
</table>

</div>
</div>
<a name="struct___s_m_e_d__t_8_f_s_m___s_t_s" id="struct___s_m_e_d__t_8_f_s_m___s_t_s"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___s_m_e_d__t_8_f_s_m___s_t_s">&#9670;&nbsp;</a></span>_SMED_t.FSM_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SMED_t.FSM_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SMEDn finite state machine status register (_SMEDn_FSM_STS) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03384">3384</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae8a6d7df3dd3b318a6d7f37f9ac049eb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
EVINP: 3</td>
<td class="fielddoc">
event input signals </td></tr>
<tr><td class="fieldtype">
<a id="a7a5912423e6c9aea0b4ddddc7ca8d850"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
FSM: 3</td>
<td class="fielddoc">
finite state machine state variable </td></tr>
<tr><td class="fieldtype">
<a id="a8449bc264b69c3a0fe8b60361eaf7aeb"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
PWM: 1</td>
<td class="fielddoc">
PWM output signal. </td></tr>
</table>

</div>
</div>
<a name="struct___c_f_g__t" id="struct___c_f_g__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_f_g__t">&#9670;&nbsp;</a></span>_CFG_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CFG_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for Global Configuration registers (_CFG) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03810">3810</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa79b37675a4d7b0f06db29fb2ab63aae"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="ab895d12d83d2de6b39f1ce69123a10af"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="a6143b7f90d6a09db236d4871cd78c08e"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
<tr><td class="fieldtype">
<a id="a5476eadba21e81a05e50fb9211074164"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t</a></td>
<td class="fieldname">
GCR</td>
<td class="fielddoc">
Global configuration register (_CFG_GCR) </td></tr>
</table>

</div>
</div>
<a name="struct___c_f_g__t_8_g_c_r" id="struct___c_f_g__t_8_g_c_r"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___c_f_g__t_8_g_c_r">&#9670;&nbsp;</a></span>_CFG_t.GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _CFG_t.GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Global configuration register (_CFG_GCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03813">3813</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae892e780304dc3ef15e69b9f3fed3669"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
AL: 1</td>
<td class="fielddoc">
Activation level. </td></tr>
<tr><td class="fieldtype">
<a id="a3501993c59cb54ba9d1c2c9e5536cb22"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
HSIT: 1</td>
<td class="fielddoc">
High-speed oscillator trimmed. </td></tr>
<tr><td class="fieldtype">
<a id="a08fee22f63bb68c1f2787d17ddbeaa6a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
SWD: 1</td>
<td class="fielddoc">
SWIM disable. </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t" id="struct___i_t_c__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t">&#9670;&nbsp;</a></span>_ITC_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>struct for setting interrupt Priority (_ITC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03862">3862</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a535eae788a39878937aeb2147c7c98d1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t</a></td>
<td class="fieldname">
SPR1</td>
<td class="fielddoc">
interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr><td class="fieldtype">
<a id="a4126a79160d0a8e2e6b128f0047064e7"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t</a></td>
<td class="fieldname">
SPR1</td>
<td class="fielddoc">
interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr><td class="fieldtype">
<a id="aa6c64ab08c745c1f5f058974a7940ca2"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t</a></td>
<td class="fieldname">
SPR1</td>
<td class="fielddoc">
interrupt priority register 1 (_ITC_SPR1) </td></tr>
<tr><td class="fieldtype">
<a id="aeae529e6148463763ad75293cbfeeee9"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t</a></td>
<td class="fieldname">
SPR2</td>
<td class="fielddoc">
interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr><td class="fieldtype">
<a id="aee580eb9508597d098136641e29957aa"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t</a></td>
<td class="fieldname">
SPR2</td>
<td class="fielddoc">
interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr><td class="fieldtype">
<a id="a859b53406cd7c1978df231a0f9493b54"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t</a></td>
<td class="fieldname">
SPR2</td>
<td class="fielddoc">
interrupt priority register 2 (_ITC_SPR2) </td></tr>
<tr><td class="fieldtype">
<a id="ae863988a24d4b5303b37a5d3e318407f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t</a></td>
<td class="fieldname">
SPR3</td>
<td class="fielddoc">
interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr><td class="fieldtype">
<a id="a091e0630a28c04bd27cf3a9c5bbcfedd"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t</a></td>
<td class="fieldname">
SPR3</td>
<td class="fielddoc">
interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr><td class="fieldtype">
<a id="a69666f551cfb76c06ec9bfda62f1815c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t</a></td>
<td class="fieldname">
SPR3</td>
<td class="fielddoc">
interrupt priority register 3 (_ITC_SPR3) </td></tr>
<tr><td class="fieldtype">
<a id="a8ab17219211f51547495c7b8436c816f"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t</a></td>
<td class="fieldname">
SPR4</td>
<td class="fielddoc">
interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr><td class="fieldtype">
<a id="ae28422b94b2f12dc3c065d7ada27c179"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t</a></td>
<td class="fieldname">
SPR4</td>
<td class="fielddoc">
interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr><td class="fieldtype">
<a id="aaf1f8f7c77ba71384c3f2f9d87a0a7af"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t</a></td>
<td class="fieldname">
SPR4</td>
<td class="fielddoc">
interrupt priority register 4 (_ITC_SPR4) </td></tr>
<tr><td class="fieldtype">
<a id="a4818830e9e95cc3ac7efe96a7c24c84c"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t</a></td>
<td class="fieldname">
SPR5</td>
<td class="fielddoc">
interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr><td class="fieldtype">
<a id="a28392b37b1b7f6bf9c393222f7e7a452"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t</a></td>
<td class="fieldname">
SPR5</td>
<td class="fielddoc">
interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr><td class="fieldtype">
<a id="a0ef77c7cbd5bac5a34a980e88a96a7ba"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t</a></td>
<td class="fieldname">
SPR5</td>
<td class="fielddoc">
interrupt priority register 5 (_ITC_SPR5) </td></tr>
<tr><td class="fieldtype">
<a id="ad36b45dde7fca204e7d9a5407860a593"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t</a></td>
<td class="fieldname">
SPR6</td>
<td class="fielddoc">
interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr><td class="fieldtype">
<a id="aa15bab31cdd907a8fae40676388bdf00"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t</a></td>
<td class="fieldname">
SPR6</td>
<td class="fielddoc">
interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr><td class="fieldtype">
<a id="a2884769b1ba1644ca5c78fe4c5f25bc0"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t</a></td>
<td class="fieldname">
SPR6</td>
<td class="fielddoc">
interrupt priority register 6 (_ITC_SPR6) </td></tr>
<tr><td class="fieldtype">
<a id="ad4ac4417eb0f559e12b88857474e8c92"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t</a></td>
<td class="fieldname">
SPR7</td>
<td class="fielddoc">
interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr><td class="fieldtype">
<a id="a2be14c4fbf2e828d15c29187cf3b5a80"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t</a></td>
<td class="fieldname">
SPR7</td>
<td class="fielddoc">
interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr><td class="fieldtype">
<a id="a72c70ea2d2982d5e704351206b69fe01"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t</a></td>
<td class="fieldname">
SPR7</td>
<td class="fielddoc">
interrupt priority register 7 (_ITC_SPR7) </td></tr>
<tr><td class="fieldtype">
<a id="a757d6dc454641253286d1b8dcd008121"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t</a></td>
<td class="fieldname">
SPR8</td>
<td class="fielddoc">
interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr><td class="fieldtype">
<a id="a571d76d701b151682ed99eca763448b1"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t</a></td>
<td class="fieldname">
SPR8</td>
<td class="fielddoc">
interrupt priority register 8 (_ITC_SPR8) </td></tr>
<tr><td class="fieldtype">
<a id="a553808e917cf8322cad0a1566b44b047"></a>struct <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t</a></td>
<td class="fieldname">
SPR8</td>
<td class="fielddoc">
interrupt priority register 8 (_ITC_SPR8) </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r1" id="struct___i_t_c__t_8_s_p_r1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r1">&#9670;&nbsp;</a></span>_ITC_t.SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 1 (_ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03865">3865</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a74a47a7eac047138ff811ede153943e6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab229606be8659b4e636fde017296ab66"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT1SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 1 </td></tr>
<tr><td class="fieldtype">
<a id="a905b360989ec3ab3026c7db437ae3798"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT2SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 2 </td></tr>
<tr><td class="fieldtype">
<a id="a88d2f7a71b81060dee5e6436f1bfada3"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT3SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 3 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r2" id="struct___i_t_c__t_8_s_p_r2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r2">&#9670;&nbsp;</a></span>_ITC_t.SPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 2 (_ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03874">3874</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4f580ec64849fded255843aec0552d99"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT4SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 4 </td></tr>
<tr><td class="fieldtype">
<a id="ad5f6b82175e166d4a4309d4fffc8154f"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT5SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 5 </td></tr>
<tr><td class="fieldtype">
<a id="a8a95df5d3dd1751d19445162a131d97e"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT6SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 6 </td></tr>
<tr><td class="fieldtype">
<a id="a2657d2027e1b153248acc917afa52970"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT7SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 7 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r3" id="struct___i_t_c__t_8_s_p_r3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r3">&#9670;&nbsp;</a></span>_ITC_t.SPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 3 (_ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03883">3883</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1f804f776c207db0e837088072317438"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT10SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 10 </td></tr>
<tr><td class="fieldtype">
<a id="a56a3b5e9fbf85450d7801654db3d5eb6"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT11SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 11 </td></tr>
<tr><td class="fieldtype">
<a id="aeb6fe4515ea326e6acca7ad12a35058a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT8SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 8 </td></tr>
<tr><td class="fieldtype">
<a id="a5e45d1207282079d875b8b5beafc0df2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT9SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 9 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r4" id="struct___i_t_c__t_8_s_p_r4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r4">&#9670;&nbsp;</a></span>_ITC_t.SPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 4 (_ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03892">3892</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a77e3a42faf9346f25b9e9ddeef6a4472"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT12SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 12 </td></tr>
<tr><td class="fieldtype">
<a id="af8a8ea91a9d8e821dcae772b7027cf52"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT13SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 13 </td></tr>
<tr><td class="fieldtype">
<a id="ad86569f9ad8cd3351067f5b76c52d0af"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT14SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 14 </td></tr>
<tr><td class="fieldtype">
<a id="a2ace711b236588e62090f1df8c0e9735"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT15SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 15 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r5" id="struct___i_t_c__t_8_s_p_r5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r5">&#9670;&nbsp;</a></span>_ITC_t.SPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 5 (_ITC_SPR5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03901">3901</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2d431c71bc72205807aacd7aff6b0736"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT16SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 16 </td></tr>
<tr><td class="fieldtype">
<a id="ad7559fdf554c37ebc24f76d1ce3bff67"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT17SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 17 </td></tr>
<tr><td class="fieldtype">
<a id="ab9b2b35d41399ba2b7bb199cff15bf74"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT18SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 18 </td></tr>
<tr><td class="fieldtype">
<a id="a96e99a80da3d0fa352fe9339d7b86a4c"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT19SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 19 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r6" id="struct___i_t_c__t_8_s_p_r6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r6">&#9670;&nbsp;</a></span>_ITC_t.SPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 6 (_ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03910">3910</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a66ad8ee1dde9ef686b181b94986c7a2b"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT20SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 20 </td></tr>
<tr><td class="fieldtype">
<a id="a214b43b06ac20af4c38ab10b31fc5da2"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT21SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 21 </td></tr>
<tr><td class="fieldtype">
<a id="ae16b4eb495f0b9d3a04fa9797be63413"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT22SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 22 </td></tr>
<tr><td class="fieldtype">
<a id="ae89d50ff082495aeef1e0b3358f32331"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT23SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 23 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r7" id="struct___i_t_c__t_8_s_p_r7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r7">&#9670;&nbsp;</a></span>_ITC_t.SPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 7 (_ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03919">3919</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9c69ec993f6b9afa281907b860fdfc47"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT24SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 24 </td></tr>
<tr><td class="fieldtype">
<a id="ad274cc7ef7690dd7a83e965163aabf66"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT25SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 25 </td></tr>
<tr><td class="fieldtype">
<a id="aae8a7d639e2822679fa9e339ef30b426"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT26SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 26 </td></tr>
<tr><td class="fieldtype">
<a id="aa9f4af19823d3de69d14c0ea8f27398a"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT27SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 27 </td></tr>
</table>

</div>
</div>
<a name="struct___i_t_c__t_8_s_p_r8" id="struct___i_t_c__t_8_s_p_r8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#struct___i_t_c__t_8_s_p_r8">&#9670;&nbsp;</a></span>_ITC_t.SPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _ITC_t.SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>interrupt priority register 8 (_ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03928">3928</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab5766157835832d0f1dd8aa3448cd5bf"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT28SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 28 </td></tr>
<tr><td class="fieldtype">
<a id="a13510eeb9bcaf6648f296cc63e991c64"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT29SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 29 </td></tr>
<tr><td class="fieldtype">
<a id="ab06c0201189cd681c15c909f7f87d776"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT30SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 30 </td></tr>
<tr><td class="fieldtype">
<a id="aa4413e8d47ea33fa96774259b58e0220"></a><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></td>
<td class="fieldname">
VECT31SPR: 2</td>
<td class="fielddoc">
interrupt priority vector 31 </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga84fe2b369eefba2de012a1173c761ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fe2b369eefba2de012a1173c761ecd">&#9670;&nbsp;</a></span>__ADC_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC_VECTOR__&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq22 - ADC end of conversion interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00270">270</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2030402a1f337acbf8e6c271841b744e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2030402a1f337acbf8e6c271841b744e">&#9670;&nbsp;</a></span>__AUXTIM_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AUXTIM_VECTOR__&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq4 - Auxiliary timer interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00252">252</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1c8939b36783781bcad22591f9140724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8939b36783781bcad22591f9140724">&#9670;&nbsp;</a></span>__AWU_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AWU_VECTOR__&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq1 - Auto Wake Up from Halt interrupt (AWU) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00249">249</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaea2c25808a94983dc377dc2944bc0e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea2c25808a94983dc377dc2944bc0e7d">&#9670;&nbsp;</a></span>__CLK_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CLK_VECTOR__&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq2 - Clock controller interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00250">250</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2dbfd8c3a624af4833c1fe9bd83599b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbfd8c3a624af4833c1fe9bd83599b0">&#9670;&nbsp;</a></span>__DALI_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DALI_VECTOR__&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq25 - DALI interrupt line </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00273">273</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2fa9842adeda8fdb5e6d550adbb7aaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">&#9670;&nbsp;</a></span>__FLASH_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FLASH_VECTOR__&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq24 - flash interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00272">272</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5f5f7f387ab84a66166d97d86313fc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f5f7f387ab84a66166d97d86313fc02">&#9670;&nbsp;</a></span>__I2C_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C_VECTOR__&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq19 - I2C interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00267">267</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0f061b583d58143bd918721456a7904a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f061b583d58143bd918721456a7904a">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_0&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[0] [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01257">1257</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3d74e6073bc1ecc18f1e9ba47759e2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d74e6073bc1ecc18f1e9ba47759e2f7">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_00&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[0] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01258">1258</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf80b763ea67d46222909592f666c97f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80b763ea67d46222909592f666c97f2">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_01&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[0] [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01259">1259</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5db3e46030d8a4547821d2553ccb3ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db3e46030d8a4547821d2553ccb3ff1">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_1&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[1] [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01260">1260</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga39a4b581e11db8edfa65e6041f0e267e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a4b581e11db8edfa65e6041f0e267e">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[1] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01261">1261</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8130ab6aa7fff8bdf1deb9c171f776f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8130ab6aa7fff8bdf1deb9c171f776f6">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_11&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[1] [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01262">1262</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac70372b620252307a81d07139cd48875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac70372b620252307a81d07139cd48875">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_2&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[2] [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01263">1263</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacd3b70581fa6df27d66ad89213f8be86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3b70581fa6df27d66ad89213f8be86">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_20&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[2] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01264">1264</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga823dcc47f30037c090506ee6ec1ddc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga823dcc47f30037c090506ee6ec1ddc94">&#9670;&nbsp;</a></span>__MSC_CBOXSX_CONB_S0_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSC_CBOXSX_CONB_S0_21&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>connection box selection line for SMEDx input InSig[2] [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01265">1265</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafba99aabdc0cc0177bf54c1b9ac144d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba99aabdc0cc0177bf54c1b9ac144d0">&#9670;&nbsp;</a></span>__PORT0_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORT0_VECTOR__&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq3 - External interrupt port 0 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00251">251</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadf01f5eda328c3375cb6c86e56487cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf01f5eda328c3375cb6c86e56487cb6">&#9670;&nbsp;</a></span>__PORT2_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORT2_VECTOR__&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq5 - External interrupt port 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00253">253</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0614177f0e27594c13f8ffbdf64dcfba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0614177f0e27594c13f8ffbdf64dcfba">&#9670;&nbsp;</a></span>__SMED0_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED0_VECTOR__&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq6 - SMED-0 interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00254">254</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac81b89a190e745ba75a63ba228562170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81b89a190e745ba75a63ba228562170">&#9670;&nbsp;</a></span>__SMED1_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED1_VECTOR__&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq7 - SMED-1 control logic interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00255">255</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0b973f0a4dfa8e9073643461c81cbc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b973f0a4dfa8e9073643461c81cbc52">&#9670;&nbsp;</a></span>__SMED2_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED2_VECTOR__&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq15 - SMED-2 control logic interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00263">263</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga955a59cf12c0ac1ee0bea9ccfd2f2c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">&#9670;&nbsp;</a></span>__SMED3_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED3_VECTOR__&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq16 - SMED-3 control logic interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00264">264</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga429d8b4a9af7707931e636e7a4864335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga429d8b4a9af7707931e636e7a4864335">&#9670;&nbsp;</a></span>__SMED4_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED4_VECTOR__&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq26 - SMED-3 control logic interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00274">274</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0671ea01c4843cd49d69d0ad5cfb27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0671ea01c4843cd49d69d0ad5cfb27b0">&#9670;&nbsp;</a></span>__SMED5_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMED5_VECTOR__&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq27 - SMED-4 control logic interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00275">275</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab7a711b1d0be164e9a5602611e82b188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a711b1d0be164e9a5602611e82b188">&#9670;&nbsp;</a></span>__SYSTIM_UPD_OVF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSTIM_UPD_OVF_VECTOR__&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq23 - system timer Update/overflow interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00271">271</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa458a58a97dbba6f86398d33ca53bb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa458a58a97dbba6f86398d33ca53bb47">&#9670;&nbsp;</a></span>__UART_RXF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __UART_RXF_VECTOR__&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq18 - UART receive (RX full) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00266">266</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga32c810f70efa427bea0d226049e0132d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c810f70efa427bea0d226049e0132d">&#9670;&nbsp;</a></span>__UART_TXE_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __UART_TXE_VECTOR__&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>irq17 - UART send (TX empty) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00265">265</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafca1f75b5fad6456dab05dcac35badc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafca1f75b5fad6456dab05dcac35badc7">&#9670;&nbsp;</a></span>_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a>,    <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03017">3017</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4b22767eb9365bf46b11b46b4b2d9f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b22767eb9365bf46b11b46b4b2d9f1b">&#9670;&nbsp;</a></span>_ADC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03018">3018</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3dd85741e706448d46e9bf41ab730196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd85741e706448d46e9bf41ab730196">&#9670;&nbsp;</a></span>_ADC_CFG_CIRCULAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_CIRCULAR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC circular sequencer mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03071">3071</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6de8ed7ee2e637bdb33a11731c95e692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6de8ed7ee2e637bdb33a11731c95e692">&#9670;&nbsp;</a></span>_ADC_CFG_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_DATA_FORMAT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC data aligment [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03072">3072</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga318041f586f5377226bdfcf18fb05f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga318041f586f5377226bdfcf18fb05f36">&#9670;&nbsp;</a></span>_ADC_CFG_FIFO_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_FIFO_FLUSH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC flush data buffer [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03070">3070</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga51d8d59ef7d23770b086f28b566b1e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d8d59ef7d23770b086f28b566b1e9d">&#9670;&nbsp;</a></span>_ADC_CFG_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_PD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC power-down [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03068">3068</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5f4ee3173e49462bef9e1acbc6edaf41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f4ee3173e49462bef9e1acbc6edaf41">&#9670;&nbsp;</a></span>_ADC_CFG_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC configuration register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03043">3043</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab8029395f4d82efceba8d9d9d38b65b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8029395f4d82efceba8d9d9d38b65b5">&#9670;&nbsp;</a></span>_ADC_CFG_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_CFG_STOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC stop sequencer [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03069">3069</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3f9e26195c86bee2473fd9623d85aa68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9e26195c86bee2473fd9623d85aa68">&#9670;&nbsp;</a></span>_ADC_DATH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 0 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03023">3023</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab612dabe1affa8a4a2175fb69f804e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab612dabe1affa8a4a2175fb69f804e11">&#9670;&nbsp;</a></span>_ADC_DATH_0_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_0_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 0 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03048">3048</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad0fcc141e4eb77f4367de3f06794946b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0fcc141e4eb77f4367de3f06794946b">&#9670;&nbsp;</a></span>_ADC_DATH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03025">3025</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga40de4af7dc0e5aa99229f96e7746585d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40de4af7dc0e5aa99229f96e7746585d">&#9670;&nbsp;</a></span>_ADC_DATH_1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03050">3050</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga58045ddc7df77c9dec384a864b9d2a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58045ddc7df77c9dec384a864b9d2a3c">&#9670;&nbsp;</a></span>_ADC_DATH_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03027">3027</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7347cd885156f1d8be6e0854c2652545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7347cd885156f1d8be6e0854c2652545">&#9670;&nbsp;</a></span>_ADC_DATH_2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 2 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03052">3052</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5cb1c5750f6c9ad1be83dffc3686370a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb1c5750f6c9ad1be83dffc3686370a">&#9670;&nbsp;</a></span>_ADC_DATH_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 3 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03029">3029</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4f61036ef055a9f215416bd6b756cbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f61036ef055a9f215416bd6b756cbe5">&#9670;&nbsp;</a></span>_ADC_DATH_3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 3 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03054">3054</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8771eaa529893ffa8c2125e3b838b965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8771eaa529893ffa8c2125e3b838b965">&#9670;&nbsp;</a></span>_ADC_DATH_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 4 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03031">3031</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad4d50bd804e16468d55d20ffcee7e08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d50bd804e16468d55d20ffcee7e08d">&#9670;&nbsp;</a></span>_ADC_DATH_4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 4 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03056">3056</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga95d81910b3ce67295e3eb5a6bbe97dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d81910b3ce67295e3eb5a6bbe97dfa">&#9670;&nbsp;</a></span>_ADC_DATH_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 5 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03033">3033</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6b67d6379c84926ba40e1c7c0c6399c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b67d6379c84926ba40e1c7c0c6399c5">&#9670;&nbsp;</a></span>_ADC_DATH_5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 5 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03058">3058</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf4543d7a5ab0f5d611743c708c29ff3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4543d7a5ab0f5d611743c708c29ff3e">&#9670;&nbsp;</a></span>_ADC_DATH_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_6&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 6 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03035">3035</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9a6c7f60af93bee6151b4b0e890fc3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a6c7f60af93bee6151b4b0e890fc3cd">&#9670;&nbsp;</a></span>_ADC_DATH_6_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_6_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 6 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03060">3060</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6874761633ce8efffad2effa6702cac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6874761633ce8efffad2effa6702cac4">&#9670;&nbsp;</a></span>_ADC_DATH_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_7&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 7 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03037">3037</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga34e637b7c297e69bfe337a6ee4a5ac21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e637b7c297e69bfe337a6ee4a5ac21">&#9670;&nbsp;</a></span>_ADC_DATH_7_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATH_7_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 7 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03062">3062</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8fb23fa850059862e0ce75406796fef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb23fa850059862e0ce75406796fef3">&#9670;&nbsp;</a></span>_ADC_DATL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 0 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03022">3022</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae1652f4c4092d59b2da9cac35ce254d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1652f4c4092d59b2da9cac35ce254d3">&#9670;&nbsp;</a></span>_ADC_DATL_0_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_0_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 0 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03047">3047</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab5acd41736f7611c4bbad6e2b2af2302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5acd41736f7611c4bbad6e2b2af2302">&#9670;&nbsp;</a></span>_ADC_DATL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03024">3024</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabc73fd7506bebda52f24c2ba36a86dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc73fd7506bebda52f24c2ba36a86dea">&#9670;&nbsp;</a></span>_ADC_DATL_1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03049">3049</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e7de5a7638666cea18af5c43b41ea0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e7de5a7638666cea18af5c43b41ea0a">&#9670;&nbsp;</a></span>_ADC_DATL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03026">3026</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga574b35e84bce4e34dba977711dbf858d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574b35e84bce4e34dba977711dbf858d">&#9670;&nbsp;</a></span>_ADC_DATL_2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 2 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03051">3051</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga60a1d681b92a3377032446892447fcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a1d681b92a3377032446892447fcae">&#9670;&nbsp;</a></span>_ADC_DATL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 3 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03028">3028</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeef001d6412d983814e6c9f24f81c707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeef001d6412d983814e6c9f24f81c707">&#9670;&nbsp;</a></span>_ADC_DATL_3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 3 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03053">3053</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaec908ddd4f55929735abd889b958e10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec908ddd4f55929735abd889b958e10a">&#9670;&nbsp;</a></span>_ADC_DATL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 4 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03030">3030</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5e9780bc5bb569a9cbc3e759fe93a1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e9780bc5bb569a9cbc3e759fe93a1c6">&#9670;&nbsp;</a></span>_ADC_DATL_4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 4 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03055">3055</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2f5b2c536cd9f7ca61c74d77f3e32356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f5b2c536cd9f7ca61c74d77f3e32356">&#9670;&nbsp;</a></span>_ADC_DATL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 5 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03032">3032</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6de9fd01062b08fe339e25bdfb027541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6de9fd01062b08fe339e25bdfb027541">&#9670;&nbsp;</a></span>_ADC_DATL_5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 5 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03057">3057</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0e848a27fd94c84fbe48b48fedc13279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e848a27fd94c84fbe48b48fedc13279">&#9670;&nbsp;</a></span>_ADC_DATL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_6&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 6 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03034">3034</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga82bfa43cbbefb23be924f55d00df848c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82bfa43cbbefb23be924f55d00df848c">&#9670;&nbsp;</a></span>_ADC_DATL_6_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_6_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 6 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03059">3059</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5e7ddd140234cbb3537a3aa017277ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5e7ddd140234cbb3537a3aa017277ed">&#9670;&nbsp;</a></span>_ADC_DATL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_7&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 7 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03036">3036</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga13122732efaec2c984e7e55b04caf39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13122732efaec2c984e7e55b04caf39f">&#9670;&nbsp;</a></span>_ADC_DATL_7_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DATL_7_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC result 7 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03061">3061</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1162cae75a39210df2aff58383c8dc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1162cae75a39210df2aff58383c8dc8d">&#9670;&nbsp;</a></span>_ADC_DLYCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DLYCNT&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC SOC delay counter register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03039">3039</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab2fbc53f11d04fd3174c123def75cd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2fbc53f11d04fd3174c123def75cd19">&#9670;&nbsp;</a></span>_ADC_DLYCNT_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_DLYCNT_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC SOC delay counter register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03064">3064</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gada1fc468e7083c35bdafe67e26f321a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1fc468e7083c35bdafe67e26f321a5">&#9670;&nbsp;</a></span>_ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03020">3020</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3ef77748243b80c342010b0994e06dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef77748243b80c342010b0994e06dcd">&#9670;&nbsp;</a></span>_ADC_IER_EOC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_IER_EOC_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC end of conversion mode interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03080">3080</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad17119f7e69280139141726e0077502b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17119f7e69280139141726e0077502b">&#9670;&nbsp;</a></span>_ADC_IER_EOS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_IER_EOS_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC end of sequence mode interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03081">3081</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadad6306760e7ef2122dbab6aa21d8fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad6306760e7ef2122dbab6aa21d8fa3">&#9670;&nbsp;</a></span>_ADC_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03045">3045</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaab72a232d8c3d420461beb7d24c502f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab72a232d8c3d420461beb7d24c502f7">&#9670;&nbsp;</a></span>_ADC_IER_SEQ_FULL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_IER_SEQ_FULL_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC sequencer buffer full interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03082">3082</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6342721e96384231d649e9aa6a817d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6342721e96384231d649e9aa6a817d86">&#9670;&nbsp;</a></span>_ADC_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC sequencer register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03021">3021</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga96c07bf570efa87262b9c250e3752b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c07bf570efa87262b9c250e3752b82">&#9670;&nbsp;</a></span>_ADC_SEQ_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_CH&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC channel selection [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03086">3086</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8ab38c21c612d771e81c165a27912d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab38c21c612d771e81c165a27912d36">&#9670;&nbsp;</a></span>_ADC_SEQ_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_CH0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC channel selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03087">3087</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga468904c9d2bf356aab80674100061d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga468904c9d2bf356aab80674100061d3f">&#9670;&nbsp;</a></span>_ADC_SEQ_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_CH1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC channel selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03088">3088</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6b88cbbb0c0264d99baf10516086ba0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b88cbbb0c0264d99baf10516086ba0f">&#9670;&nbsp;</a></span>_ADC_SEQ_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_CH2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC channel selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03089">3089</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga58d4dcce44cbd258e0c9de7b56bd25a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d4dcce44cbd258e0c9de7b56bd25a2">&#9670;&nbsp;</a></span>_ADC_SEQ_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_GAIN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC gain for selected channel (0=x1; 1=x4) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03090">3090</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabe3f28857628925bb7b1f2bd60466c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3f28857628925bb7b1f2bd60466c61">&#9670;&nbsp;</a></span>_ADC_SEQ_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SEQ_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC sequencer register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03046">3046</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga784e8dfbcec2f09caa3ee70cad99fdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784e8dfbcec2f09caa3ee70cad99fdf3">&#9670;&nbsp;</a></span>_ADC_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SOC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC start of conversion. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03019">3019</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab54be223a6fb5b8330147940e0f95c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54be223a6fb5b8330147940e0f95c56">&#9670;&nbsp;</a></span>_ADC_SOC_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SOC_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC start of conversion reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03044">3044</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga10513cfb9c373a5e04773b6381438499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10513cfb9c373a5e04773b6381438499">&#9670;&nbsp;</a></span>_ADC_SOC_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SOC_SOC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC start of conversion sequence [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03076">3076</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e2b556e058ae2ac1766b1a7b2dee119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2b556e058ae2ac1766b1a7b2dee119">&#9670;&nbsp;</a></span>_ADC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03038">3038</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4876bc4806f8d0ef9d7729ebc98d4c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4876bc4806f8d0ef9d7729ebc98d4c7f">&#9670;&nbsp;</a></span>_ADC_SR_EOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SR_EOC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC end of conversion mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03094">3094</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga28d34eb44b27aebe764ba7d3266aefe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d34eb44b27aebe764ba7d3266aefe7">&#9670;&nbsp;</a></span>_ADC_SR_EOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SR_EOS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC end of sequence mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03095">3095</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga382463c282fba1b7a1894657b8e45ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382463c282fba1b7a1894657b8e45ea9">&#9670;&nbsp;</a></span>_ADC_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03063">3063</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga51d966e0d11a19d3646a361a603c83b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d966e0d11a19d3646a361a603c83b0">&#9670;&nbsp;</a></span>_ADC_SR_SEQ_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ADC_SR_SEQ_FULL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC sequencer buffer full [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03096">3096</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad33730d8b3d5d35cd03539b7daddd369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33730d8b3d5d35cd03539b7daddd369">&#9670;&nbsp;</a></span>_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02120">2120</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga69e00aa258ea4a7ad643252b3e8ec779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e00aa258ea4a7ad643252b3e8ec779">&#9670;&nbsp;</a></span>_AWU_APR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Asynchronous prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02122">2122</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7994a90fb10793c60f352009a16abb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7994a90fb10793c60f352009a16abb87">&#9670;&nbsp;</a></span>_AWU_APR_APRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02139">2139</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">&#9670;&nbsp;</a></span>_AWU_APR_APRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02140">2140</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf7f9f206af5f3c0621dcb3f516c7eae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f9f206af5f3c0621dcb3f516c7eae8">&#9670;&nbsp;</a></span>_AWU_APR_APRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02141">2141</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga97e9e06d9c6cdc20f39edcea34ec9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e9e06d9c6cdc20f39edcea34ec9f08">&#9670;&nbsp;</a></span>_AWU_APR_APRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02142">2142</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac84e86ad9022b619b28732c5aee34772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84e86ad9022b619b28732c5aee34772">&#9670;&nbsp;</a></span>_AWU_APR_APRE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02143">2143</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafab05b097a7448bca341a702c59b503f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab05b097a7448bca341a702c59b503f">&#9670;&nbsp;</a></span>_AWU_APR_APRE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02144">2144</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2c3cc3b91117baf4b6161893094254f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c3cc3b91117baf4b6161893094254f6">&#9670;&nbsp;</a></span>_AWU_APR_APRE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_APRE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup asynchronous prescaler divider [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02145">2145</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0b682460b56131e96dbfd501343cc955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b682460b56131e96dbfd501343cc955">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02149">2149</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga69f3c63b5a9d7408b1eda043fc85357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69f3c63b5a9d7408b1eda043fc85357b">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02150">2150</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga485dbc46b98db4dd3030ac7c96e92820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga485dbc46b98db4dd3030ac7c96e92820">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02151">2151</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ed0bfea98a726e4bac6a62cade4c930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed0bfea98a726e4bac6a62cade4c930">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02152">2152</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf4fd54206553519805c72f72d42b0dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fd54206553519805c72f72d42b0dd6">&#9670;&nbsp;</a></span>_AWU_APR_AWUTB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_AWUTB3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup timebase selection [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02153">2153</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad271f680cb4d73b020a13bac440a56fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad271f680cb4d73b020a13bac440a56fa">&#9670;&nbsp;</a></span>_AWU_APR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Asynchronous prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02128">2128</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaded9e5807774aa0dd0077e056c5622ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded9e5807774aa0dd0077e056c5622ca">&#9670;&nbsp;</a></span>_AWU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Control/status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02121">2121</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga07c42056ed265e946adba2b478a243cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c42056ed265e946adba2b478a243cf">&#9670;&nbsp;</a></span>_AWU_CSR_AWUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_AWUEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02134">2134</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5e1b412dd116893aeea9c0c3d1040e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1b412dd116893aeea9c0c3d1040e22">&#9670;&nbsp;</a></span>_AWU_CSR_AWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_AWUF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto-wakeup status flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02135">2135</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaaf9b1517f28801a70a24c9322b182f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9b1517f28801a70a24c9322b182f03">&#9670;&nbsp;</a></span>_AWU_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Control/status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02127">2127</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad9966791d20b224abd1b21ef11e7504c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9966791d20b224abd1b21ef11e7504c">&#9670;&nbsp;</a></span>_AWU_TBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Timebase selection register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02123">2123</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga57561fdf166636c49380e227e742554b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57561fdf166636c49380e227e742554b">&#9670;&nbsp;</a></span>_AWU_TBR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auto Wake-Up Timebase selection register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02129">2129</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga71c13b591e31e775a43f76d75390ad66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c13b591e31e775a43f76d75390ad66">&#9670;&nbsp;</a></span>_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BITS&#160;&#160;&#160;unsigned int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>data type in bit structs (follow C90 standard) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00177">177</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab3c73e4690ae9a4f2d8dafe9930e6331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">&#9670;&nbsp;</a></span>_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CFG struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03823">3823</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf7679b5517847c80083efb7f9df207c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7679b5517847c80083efb7f9df207c1">&#9670;&nbsp;</a></span>_CFG_GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Global configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03824">3824</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3ce51b7addc9df6bac66f471e26616d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce51b7addc9df6bac66f471e26616d9">&#9670;&nbsp;</a></span>_CFG_GCR_AL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_AL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Activation level [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03833">3833</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6ace980770d607eeb1a511ca51704709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ace980770d607eeb1a511ca51704709">&#9670;&nbsp;</a></span>_CFG_GCR_HSIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_HSIT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High-speed oscillator trimmed [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03835">3835</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1ac998e464bee8246900227f404dd76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac998e464bee8246900227f404dd76a">&#9670;&nbsp;</a></span>_CFG_GCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Global configuration register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03828">3828</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0700f3c22f626ab13f7111d2d27e397e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0700f3c22f626ab13f7111d2d27e397e">&#9670;&nbsp;</a></span>_CFG_GCR_SWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_SWD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SWIM disable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03832">3832</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga14a9340046e00525071a3099825538c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a9340046e00525071a3099825538c6">&#9670;&nbsp;</a></span>_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01782">1782</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga98841c5fe061ba24a4418b6bbf2c7de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98841c5fe061ba24a4418b6bbf2c7de7">&#9670;&nbsp;</a></span>_CLK_ADCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC clock configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01807">1807</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4beb8ca26fdb1015ce75d76c2ffbc6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4beb8ca26fdb1015ce75d76c2ffbc6da">&#9670;&nbsp;</a></span>_CLK_ADCR_ADC_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_ADC_DIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Divisor for ADC clock [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01961">1961</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga356664da949b76dddc908e3300ab0ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356664da949b76dddc908e3300ab0ffb">&#9670;&nbsp;</a></span>_CLK_ADCR_ADC_DIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_ADC_DIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Divisor for ADC clock [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01962">1962</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2d4696cba22a4a4da710090790c316c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4696cba22a4a4da710090790c316c1">&#9670;&nbsp;</a></span>_CLK_ADCR_ADC_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_ADC_DIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Divisor for ADC clock [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01963">1963</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga94b8034a5e92904e4f1cc8270c445b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b8034a5e92904e4f1cc8270c445b57">&#9670;&nbsp;</a></span>_CLK_ADCR_ADC_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_ADC_DIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Divisor for ADC clock [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01964">1964</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0b8af6bef83407460125652c647d484b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8af6bef83407460125652c647d484b">&#9670;&nbsp;</a></span>_CLK_ADCR_ADC_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_ADC_DIV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Divisor for ADC clock [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01965">1965</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga26ccdb9ef358a9c9e3f3c3a67e3167c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ccdb9ef358a9c9e3f3c3a67e3167c6">&#9670;&nbsp;</a></span>_CLK_ADCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC clock configuration register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01834">1834</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacbb4ec70f248709bd3fed323018b7ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbb4ec70f248709bd3fed323018b7ebc">&#9670;&nbsp;</a></span>_CLK_ADCR_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_SEL&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC clock selection [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01957">1957</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac2bb068bd5164ff3d5eb21ff5c624a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2bb068bd5164ff3d5eb21ff5c624a4c">&#9670;&nbsp;</a></span>_CLK_ADCR_SEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_SEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC clock selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01958">1958</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae4cd52124bfdca0f4779a7678e395f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4cd52124bfdca0f4779a7678e395f59">&#9670;&nbsp;</a></span>_CLK_ADCR_SEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ADCR_SEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ADC clock selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01959">1959</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac031dd7b24dd6268df870bd4c1fdc6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac031dd7b24dd6268df870bd4c1fdc6eb">&#9670;&nbsp;</a></span>_CLK_AWUDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU divider register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01791">1791</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga83be68cd470bdaebcde1cf4606afc8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83be68cd470bdaebcde1cf4606afc8f8">&#9670;&nbsp;</a></span>_CLK_AWUDIV_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_DIV&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU clock post divider [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01859">1859</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6a9df12bd3a5254c4832b069cd2026f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9df12bd3a5254c4832b069cd2026f4">&#9670;&nbsp;</a></span>_CLK_AWUDIV_DIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_DIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU clock post divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01860">1860</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga755da9028c45cf2956d52e7cf63f43e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga755da9028c45cf2956d52e7cf63f43e8">&#9670;&nbsp;</a></span>_CLK_AWUDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_DIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU clock post divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01861">1861</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga33c6278fb9a6e6fc76d1e3ad62c8cee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33c6278fb9a6e6fc76d1e3ad62c8cee2">&#9670;&nbsp;</a></span>_CLK_AWUDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_DIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU clock post divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01862">1862</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacdaf9a263ff482bd6c9785ca64b2d011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdaf9a263ff482bd6c9785ca64b2d011">&#9670;&nbsp;</a></span>_CLK_AWUDIV_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_DIV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU clock post divider [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01863">1863</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2af866a5fa931af709a786a5afec6f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2af866a5fa931af709a786a5afec6f3a">&#9670;&nbsp;</a></span>_CLK_AWUDIV_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWUDIV_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>AWU divider register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01819">1819</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8f0f0d1dfb7b3537d2da6c4d12e813ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0f0d1dfb7b3537d2da6c4d12e813ee">&#9670;&nbsp;</a></span>_CLK_CCODIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCODIVR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CCO divider register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01806">1806</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6cdda071fe3905150529b27d150805ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cdda071fe3905150529b27d150805ea">&#9670;&nbsp;</a></span>_CLK_CCODIVR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCODIVR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CCO divider register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01833">1833</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac4418b427c51ffc0c1a8828641f55519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4418b427c51ffc0c1a8828641f55519">&#9670;&nbsp;</a></span>_CLK_CCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01801">1801</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa7c57a9c89c29bbaceba163f726830a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c57a9c89c29bbaceba163f726830a0">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOBSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output busy [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01932">1932</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac8fa2cf91fe8a8dd214873e1e75936fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fa2cf91fe8a8dd214873e1e75936fb">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01925">1925</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8d2632975f5972714265855171124d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2632975f5972714265855171124d53">&#9670;&nbsp;</a></span>_CLK_CCOR_CCORDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCORDY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output ready [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01931">1931</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6f110d1f104e00bf7b911ddb3ff54b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f110d1f104e00bf7b911ddb3ff54b32">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output selection [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01926">1926</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab37f53500beab6dda4185cfb94a8a82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37f53500beab6dda4185cfb94a8a82c">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01927">1927</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8d16774962aaab8be0e6d9f7cbb6dc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d16774962aaab8be0e6d9f7cbb6dc88">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output selection [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01928">1928</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6c265ce26f6bd652495abf0c7ad7af5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c265ce26f6bd652495abf0c7ad7af5a">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output selection [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01929">1929</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5582c22d162ab271eac21ef165a60cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5582c22d162ab271eac21ef165a60cb8">&#9670;&nbsp;</a></span>_CLK_CCOR_CCOSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_CCOSEL3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output selection [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01930">1930</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5cd1ab223328ce8f83928607bec6ab49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd1ab223328ce8f83928607bec6ab49">&#9670;&nbsp;</a></span>_CLK_CCOR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Configurable clock output register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01829">1829</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac7a526ae03eae4cbb2c289cae8799d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a526ae03eae4cbb2c289cae8799d23">&#9670;&nbsp;</a></span>_CLK_CKDIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock divider register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01798">1798</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac54084df019151f01c54bad41056306c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54084df019151f01c54bad41056306c">&#9670;&nbsp;</a></span>_CLK_CKDIVR_CPUDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_CPUDIV&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CPU clock prescaler [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01898">1898</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e5bbadb54f19006d45b756154e9e39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e5bbadb54f19006d45b756154e9e39d">&#9670;&nbsp;</a></span>_CLK_CKDIVR_CPUDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_CPUDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CPU clock prescaler [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01899">1899</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3fa2760c5c3ed037c844fab9f4926b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa2760c5c3ed037c844fab9f4926b78">&#9670;&nbsp;</a></span>_CLK_CKDIVR_CPUDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_CPUDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CPU clock prescaler [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01900">1900</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf86f686601865b43ec59200d25b80e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86f686601865b43ec59200d25b80e63">&#9670;&nbsp;</a></span>_CLK_CKDIVR_CPUDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_CPUDIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>CPU clock prescaler [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01901">1901</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3ba6f2643a33fbe53cb81f13867f7cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ba6f2643a33fbe53cb81f13867f7cb4">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01902">1902</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa8fdb156345b1b53469a33d7a03792e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8fdb156345b1b53469a33d7a03792e6">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01903">1903</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga790ba1bf4f9ff362d307b131e2163f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790ba1bf4f9ff362d307b131e2163f3d">&#9670;&nbsp;</a></span>_CLK_CKDIVR_HSIDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_HSIDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal clock prescaler [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01904">1904</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga89837a77d8dfb37b6e450ebca0d86ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">&#9670;&nbsp;</a></span>_CLK_CKDIVR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock divider register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01826">1826</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga775044d595b4f5e8265128d379c0c5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga775044d595b4f5e8265128d379c0c5ec">&#9670;&nbsp;</a></span>_CLK_CMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CMSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock master status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01795">1795</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga66566a3352b8d436ac6b2b6fd2130407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66566a3352b8d436ac6b2b6fd2130407">&#9670;&nbsp;</a></span>_CLK_CMSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CMSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock master status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01823">1823</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf0cef473b6c33f6a950dc21ab69d3393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0cef473b6c33f6a950dc21ab69d3393">&#9670;&nbsp;</a></span>_CLK_CSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock security system register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01800">1800</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1a98de761ea4f0a7d4ebbe1ea5f75897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a98de761ea4f0a7d4ebbe1ea5f75897">&#9670;&nbsp;</a></span>_CLK_CSSR_AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR_AUX&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Auxiliary oscillator connected to master clock [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01919">1919</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6f88f7095ed0babab5b662cc3e3558f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f88f7095ed0babab5b662cc3e3558f1">&#9670;&nbsp;</a></span>_CLK_CSSR_CSSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR_CSSD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock security system detection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01921">1921</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaddb30095f58aa64862b21b603515012c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb30095f58aa64862b21b603515012c">&#9670;&nbsp;</a></span>_CLK_CSSR_CSSDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR_CSSDIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock security system detection interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01920">1920</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga15abadcef221f0847347fc2696c207d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15abadcef221f0847347fc2696c207d9">&#9670;&nbsp;</a></span>_CLK_CSSR_CSSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR_CSSEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock security system enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01918">1918</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3218152b4d950fb9b74841cfec3984d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3218152b4d950fb9b74841cfec3984d6">&#9670;&nbsp;</a></span>_CLK_CSSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CSSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock security system register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01828">1828</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga18abc7321ad081ac78bafe3594679fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18abc7321ad081ac78bafe3594679fde">&#9670;&nbsp;</a></span>_CLK_ECKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ECKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>External clock register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01793">1793</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga10b0a1c1343162997bec68f825d665bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10b0a1c1343162997bec68f825d665bd">&#9670;&nbsp;</a></span>_CLK_ECKR_HSEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ECKR_HSEEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed external crystal oscillator enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01876">1876</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5cac33e4a07cfd0b76f01e26813a3622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cac33e4a07cfd0b76f01e26813a3622">&#9670;&nbsp;</a></span>_CLK_ECKR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ECKR_HSERDY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed external crystal oscillator ready [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01877">1877</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5744e0e12569fed46acb00381964fdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5744e0e12569fed46acb00381964fdae">&#9670;&nbsp;</a></span>_CLK_ECKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ECKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>External clock register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01821">1821</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad850c7ae8b7db79bd9466343933356b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad850c7ae8b7db79bd9466343933356b9">&#9670;&nbsp;</a></span>_CLK_HSITRIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI clock calibration trimming register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01804">1804</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaccb9b74352230d1953e9845d2bdaf682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb9b74352230d1953e9845d2bdaf682">&#9670;&nbsp;</a></span>_CLK_HSITRIMR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI clock calibration trimming register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01831">1831</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga25441e103cfcb259ce3fe7841a4589c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25441e103cfcb259ce3fe7841a4589c3">&#9670;&nbsp;</a></span>_CLK_HSITRIMR_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR_TRIM&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI trimming value [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01946">1946</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4e87b420a30913ddc699a1c66bcd03f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e87b420a30913ddc699a1c66bcd03f4">&#9670;&nbsp;</a></span>_CLK_HSITRIMR_TRIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR_TRIM0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI trimming value [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01947">1947</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3b893ea7a267897883328639d8d27067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b893ea7a267897883328639d8d27067">&#9670;&nbsp;</a></span>_CLK_HSITRIMR_TRIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR_TRIM1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI trimming value [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01948">1948</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga549c6615aa15c2fbe5b020ffcbd21647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549c6615aa15c2fbe5b020ffcbd21647">&#9670;&nbsp;</a></span>_CLK_HSITRIMR_TRIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSITRIMR_TRIM2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>HSI trimming value [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01949">1949</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa712357f99ef5eae94a1e8a497583b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa712357f99ef5eae94a1e8a497583b52">&#9670;&nbsp;</a></span>_CLK_ICKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Internal clock register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01792">1792</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5c9d9878da191fc04df253996cc34f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9d9878da191fc04df253996cc34f76">&#9670;&nbsp;</a></span>_CLK_ICKR_FHWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_FHWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Fast wakeup from Halt/Active-halt modes [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01869">1869</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga555b18390da515921b83ae7fd7fa8a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga555b18390da515921b83ae7fd7fa8a9d">&#9670;&nbsp;</a></span>_CLK_ICKR_HSIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_HSIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal RC oscillator enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01867">1867</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga41c3d75b4a1d08e0cb4e9cbe78ca72be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">&#9670;&nbsp;</a></span>_CLK_ICKR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_HSIRDY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal oscillator ready [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01868">1868</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga907df26d70baa5435836f26c04eb32e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga907df26d70baa5435836f26c04eb32e6">&#9670;&nbsp;</a></span>_CLK_ICKR_LSIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_LSIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Low speed internal RC oscillator enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01870">1870</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">&#9670;&nbsp;</a></span>_CLK_ICKR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_LSIRDY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Low speed internal oscillator ready [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01871">1871</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3e693873f5a313ffd552ced6f0e28455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e693873f5a313ffd552ced6f0e28455">&#9670;&nbsp;</a></span>_CLK_ICKR_REGAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_REGAH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Regulator power off in Active-halt mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01872">1872</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga864d7e45dfe688492fa03487ab1b3337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864d7e45dfe688492fa03487ab1b3337">&#9670;&nbsp;</a></span>_CLK_ICKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_ICKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Internal clock register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01820">1820</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7215ff37307f028d95a08ac66f0c95ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7215ff37307f028d95a08ac66f0c95ce">&#9670;&nbsp;</a></span>_CLK_PCKENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Peripheral clock gating register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01799">1799</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec">&#9670;&nbsp;</a></span>_CLK_PCKENR1_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_ADC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable ADC [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01915">1915</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab1e286de6e097f273bed855ab938de8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e286de6e097f273bed855ab938de8b">&#9670;&nbsp;</a></span>_CLK_PCKENR1_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_AWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable AWU [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01914">1914</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0e08881c058d86e544ed5057c276e461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e08881c058d86e544ed5057c276e461">&#9670;&nbsp;</a></span>_CLK_PCKENR1_DALI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_DALI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable DALI [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01911">1911</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e2841604029c57eb242339e7cf2cb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2841604029c57eb242339e7cf2cb6b">&#9670;&nbsp;</a></span>_CLK_PCKENR1_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_I2C&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable I2C [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01908">1908</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0f7cd016ceea95c1dcb03691cb5492e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7cd016ceea95c1dcb03691cb5492e3">&#9670;&nbsp;</a></span>_CLK_PCKENR1_PORT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_PORT0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable PORT0 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01909">1909</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa395614b6bed58aff8695df913b7ef58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa395614b6bed58aff8695df913b7ef58">&#9670;&nbsp;</a></span>_CLK_PCKENR1_PORT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_PORT1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable PORT1 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01913">1913</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c85eb48efcda576e5c891f12400a3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c85eb48efcda576e5c891f12400a3d9">&#9670;&nbsp;</a></span>_CLK_PCKENR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Peripheral clock gating register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01827">1827</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab58272d43d02a51652644a3a664d0847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab58272d43d02a51652644a3a664d0847">&#9670;&nbsp;</a></span>_CLK_PCKENR1_STMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_STMR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable STMR [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01912">1912</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga54dcd2e0bb7856983c1b00af526f3b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54dcd2e0bb7856983c1b00af526f3b7d">&#9670;&nbsp;</a></span>_CLK_PCKENR1_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_UART&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable UART [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01910">1910</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae5b40782bfcfbdafafa0fdc0ebc2f767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">&#9670;&nbsp;</a></span>_CLK_PCKENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Peripheral clock gating register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01802">1802</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1adb55ffa6d31ba2109c505f0a53e5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1adb55ffa6d31ba2109c505f0a53e5ca">&#9670;&nbsp;</a></span>_CLK_PCKENR2_MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_MISC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable MISC [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01943">1943</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafa29b8ab9a967c3780897778aa870947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa29b8ab9a967c3780897778aa870947">&#9670;&nbsp;</a></span>_CLK_PCKENR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Peripheral clock gating register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01830">1830</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga78b205bb566f53368475587cfb47ab08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b205bb566f53368475587cfb47ab08">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED0 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01936">1936</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab646cbd6fd46295683a9fe79fd51c80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab646cbd6fd46295683a9fe79fd51c80b">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED1 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01937">1937</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac001d8716b11ec474e9907f05e8031ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac001d8716b11ec474e9907f05e8031ee">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED2 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01938">1938</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafcec08ffe0ef10eacee955cd91805e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcec08ffe0ef10eacee955cd91805e03">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED3 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01939">1939</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c4249087ba501eb968e794891a77bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4249087ba501eb968e794891a77bfc">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED4 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01940">1940</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa1d4800ea09cac56336c4d9fe9a90753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1d4800ea09cac56336c4d9fe9a90753">&#9670;&nbsp;</a></span>_CLK_PCKENR2_SMED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_SMED5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>clock enable SMED5 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01941">1941</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab630fe71b3e53ee793d2fa448027e32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab630fe71b3e53ee793d2fa448027e32b">&#9670;&nbsp;</a></span>_CLK_PLLDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL divider/prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01790">1790</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga101b9540fef9c299d183f815ee716348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101b9540fef9c299d183f815ee716348">&#9670;&nbsp;</a></span>_CLK_PLLDIV_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_DIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL at 96 MHz clock division factor [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01849">1849</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga283b4f4e8129536b993bae686b561722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga283b4f4e8129536b993bae686b561722">&#9670;&nbsp;</a></span>_CLK_PLLDIV_DIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_DIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL at 96 MHz clock division factor [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01850">1850</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa76e7b565a7d0d2e0f2b34fb71ff4a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76e7b565a7d0d2e0f2b34fb71ff4a58">&#9670;&nbsp;</a></span>_CLK_PLLDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_DIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL at 96 MHz clock division factor [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01851">1851</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4069607d810f33ae2211641e6047ceaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4069607d810f33ae2211641e6047ceaa">&#9670;&nbsp;</a></span>_CLK_PLLDIV_PRES_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_PRES_DIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01853">1853</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga34af119612c9d803cef4adc6bd8a68b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34af119612c9d803cef4adc6bd8a68b5">&#9670;&nbsp;</a></span>_CLK_PLLDIV_PRES_DIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_PRES_DIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01854">1854</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa271acab3b2853502cf17441c76ce6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa271acab3b2853502cf17441c76ce6bd">&#9670;&nbsp;</a></span>_CLK_PLLDIV_PRES_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_PRES_DIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01855">1855</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad9d097dbf847e608a37712f2d51eb854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d097dbf847e608a37712f2d51eb854">&#9670;&nbsp;</a></span>_CLK_PLLDIV_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLDIV_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL divider/prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01818">1818</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad2361525e37d40f89f2387769ea5d0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2361525e37d40f89f2387769ea5d0dc">&#9670;&nbsp;</a></span>_CLK_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01794">1794</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga97ac6171bcd618e0c7fc1507eebe09aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ac6171bcd618e0c7fc1507eebe09aa">&#9670;&nbsp;</a></span>_CLK_PLLR_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_BYPASS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL bypass [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01884">1884</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga99aeccf46448daca1ee38591ef5d6986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99aeccf46448daca1ee38591ef5d6986">&#9670;&nbsp;</a></span>_CLK_PLLR_LOCKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_LOCKP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL lock signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01882">1882</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga526a026e35d680ad68915bfb5a728fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526a026e35d680ad68915bfb5a728fb1">&#9670;&nbsp;</a></span>_CLK_PLLR_PLL_LOCK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_PLL_LOCK_INT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL unlock interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01887">1887</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1558134e15a7d8a52ca9a8ce504adb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1558134e15a7d8a52ca9a8ce504adb37">&#9670;&nbsp;</a></span>_CLK_PLLR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_PLLON&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL power-down [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01881">1881</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf5859396048bcf4eb463e2dddc25c4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5859396048bcf4eb463e2dddc25c4c5">&#9670;&nbsp;</a></span>_CLK_PLLR_REF_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_REF_SEL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL clock input reference clock selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01883">1883</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabdfef8323bee22eeeaa2df3722d8b266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdfef8323bee22eeeaa2df3722d8b266">&#9670;&nbsp;</a></span>_CLK_PLLR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01822">1822</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9cf8b11948564b8e07c83bb144d078e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cf8b11948564b8e07c83bb144d078e9">&#9670;&nbsp;</a></span>_CLK_PLLR_SPREAD_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_SPREAD_CTRL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PLL spread input [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01886">1886</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabf1f69789dd91042f731c29423875e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf1f69789dd91042f731c29423875e7d">&#9670;&nbsp;</a></span>_CLK_PLLR_SSCG_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PLLR_SSCG_CTRL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Spread spectrum control modulation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01885">1885</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga50e73087a01256789b025e2ffa35bb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e73087a01256789b025e2ffa35bb9c">&#9670;&nbsp;</a></span>_CLK_SMD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01783">1783</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabd74da51da01393577874a707090d66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd74da51da01393577874a707090d66f">&#9670;&nbsp;</a></span>_CLK_SMD0_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD0_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01812">1812</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad2902ba7d33867a7168cb498137164a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2902ba7d33867a7168cb498137164a0">&#9670;&nbsp;</a></span>_CLK_SMD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01784">1784</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga965abeea92c36a27edfe4f1bb0d52475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965abeea92c36a27edfe4f1bb0d52475">&#9670;&nbsp;</a></span>_CLK_SMD1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01813">1813</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae9f10aab2cc9333dde11027b0a3412bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9f10aab2cc9333dde11027b0a3412bd">&#9670;&nbsp;</a></span>_CLK_SMD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01785">1785</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga23cec836d1c153fff5fd5effc6fd0268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23cec836d1c153fff5fd5effc6fd0268">&#9670;&nbsp;</a></span>_CLK_SMD2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01814">1814</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf7972e9d82891ab69d25d25b6c95e787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7972e9d82891ab69d25d25b6c95e787">&#9670;&nbsp;</a></span>_CLK_SMD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01786">1786</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaae8887076a91114d6d0cbbafa9c325a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8887076a91114d6d0cbbafa9c325a2">&#9670;&nbsp;</a></span>_CLK_SMD3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01815">1815</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5ec28e0e69398bf843a2207f9f926487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec28e0e69398bf843a2207f9f926487">&#9670;&nbsp;</a></span>_CLK_SMD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01787">1787</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga90fffc48ab6a85da8a66f24749862a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90fffc48ab6a85da8a66f24749862a2c">&#9670;&nbsp;</a></span>_CLK_SMD4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01816">1816</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab647d8b7f5d660ca49351229fdaf6a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab647d8b7f5d660ca49351229fdaf6a52">&#9670;&nbsp;</a></span>_CLK_SMD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 RTC clock config. register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01788">1788</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga47eb50567c97051534410b3652cc6cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47eb50567c97051534410b3652cc6cc2">&#9670;&nbsp;</a></span>_CLK_SMD5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 RTC clock config. register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01817">1817</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad278b74fd1a2b8af405dc1e79b53f9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad278b74fd1a2b8af405dc1e79b53f9ef">&#9670;&nbsp;</a></span>_CLK_SMD_CK_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_CK_SW&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal RC oscillator enable [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01838">1838</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga18410038040ddea98983093cb9983ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18410038040ddea98983093cb9983ec4">&#9670;&nbsp;</a></span>_CLK_SMD_CK_SW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_CK_SW0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal RC oscillator enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01839">1839</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga476fd0f1be4ef0e3f89d9ab80dea83b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476fd0f1be4ef0e3f89d9ab80dea83b7">&#9670;&nbsp;</a></span>_CLK_SMD_CK_SW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_CK_SW1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>High speed internal RC oscillator enable [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01840">1840</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa0a80e64144ab81b3323152d63b42bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a80e64144ab81b3323152d63b42bce">&#9670;&nbsp;</a></span>_CLK_SMD_SMED_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_SMED_DIV&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01842">1842</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2450615bff71c1e4fe5cf4b6cae34dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2450615bff71c1e4fe5cf4b6cae34dba">&#9670;&nbsp;</a></span>_CLK_SMD_SMED_DIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_SMED_DIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01843">1843</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1840d1a6b09cd24b76bb10d029667480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1840d1a6b09cd24b76bb10d029667480">&#9670;&nbsp;</a></span>_CLK_SMD_SMED_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_SMED_DIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01844">1844</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga74c6ee73c7265781d339166a3b91c302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c6ee73c7265781d339166a3b91c302">&#9670;&nbsp;</a></span>_CLK_SMD_SMED_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SMD_SMED_DIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED division factor [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01845">1845</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf8d51190301dd7cc424664a926613034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d51190301dd7cc424664a926613034">&#9670;&nbsp;</a></span>_CLK_SWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock switch control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01797">1797</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga11236e65a4de3d5905128e7e73dcac0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11236e65a4de3d5905128e7e73dcac0e">&#9670;&nbsp;</a></span>_CLK_SWCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock switch control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01825">1825</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga88d25cdb5be2127ec3bdbe39321f4536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d25cdb5be2127ec3bdbe39321f4536">&#9670;&nbsp;</a></span>_CLK_SWCR_SWBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR_SWBSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Switch busy flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01891">1891</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac9d8c58964e31f84d738c7d0046e1efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9d8c58964e31f84d738c7d0046e1efe">&#9670;&nbsp;</a></span>_CLK_SWCR_SWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR_SWEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Switch start/stop enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01892">1892</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gade70c1eb591ba2e4055127497be05391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade70c1eb591ba2e4055127497be05391">&#9670;&nbsp;</a></span>_CLK_SWCR_SWIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR_SWIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock switch interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01893">1893</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7faa08fdb3a3bff0e62f66dae51d8762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7faa08fdb3a3bff0e62f66dae51d8762">&#9670;&nbsp;</a></span>_CLK_SWCR_SWIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWCR_SWIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock switch interrupt flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01894">1894</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga59cc65b6907d95706ced2e213803e085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59cc65b6907d95706ced2e213803e085">&#9670;&nbsp;</a></span>_CLK_SWIMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWIMCCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SWIM clock control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01805">1805</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf7f07c230a2813eef61b70dfb2217a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f07c230a2813eef61b70dfb2217a04">&#9670;&nbsp;</a></span>_CLK_SWIMCCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWIMCCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SWIM clock control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01832">1832</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa7334d7a63a81e032efd2f504d260bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7334d7a63a81e032efd2f504d260bac">&#9670;&nbsp;</a></span>_CLK_SWIMCCR_SWIMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWIMCCR_SWIMCLK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SWIM clock divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01953">1953</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa86a185adeb0a04d5761e8b8c389dafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86a185adeb0a04d5761e8b8c389dafc">&#9670;&nbsp;</a></span>_CLK_SWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock master switch register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01796">1796</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae1db98bf1105493d11de8adbcc5eecdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1db98bf1105493d11de8adbcc5eecdf">&#9670;&nbsp;</a></span>_CLK_SWR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SWR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Clock master switch register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01824">1824</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5b246e2aa8f94c87b6ce08b65872102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b246e2aa8f94c87b6ce08b65872102">&#9670;&nbsp;</a></span>_DALI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02793">2793</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4c95ebf03d9a898ae507f91bbeb5efd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c95ebf03d9a898ae507f91bbeb5efd0">&#9670;&nbsp;</a></span>_DALI_BD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_BD&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Backward data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02799">2799</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga08a3790d2e0057b1c4300bb266e0fcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a3790d2e0057b1c4300bb266e0fcc6">&#9670;&nbsp;</a></span>_DALI_BD_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_BD_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Backward data register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02812">2812</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga524b8b483923538997851b1293e36624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524b8b483923538997851b1293e36624">&#9670;&nbsp;</a></span>_DALI_CLK_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CLK_H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI data rate control register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02795">2795</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga627eeaf75c8511f780d333ac5beda525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga627eeaf75c8511f780d333ac5beda525">&#9670;&nbsp;</a></span>_DALI_CLK_H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CLK_H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI data rate control register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02808">2808</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadf2e7836644e490c06c15d2caa317b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf2e7836644e490c06c15d2caa317b44">&#9670;&nbsp;</a></span>_DALI_CLK_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CLK_L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI data rate control register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02794">2794</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga52b79944126755a54a343a3d7655af2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b79944126755a54a343a3d7655af2c">&#9670;&nbsp;</a></span>_DALI_CLK_L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CLK_L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI data rate control register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02807">2807</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6cb2fe8dab94c9144f16f00ca00acfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb2fe8dab94c9144f16f00ca00acfed">&#9670;&nbsp;</a></span>_DALI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02800">2800</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae6fa6b4114b605bf09ab0cc6c2965370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6fa6b4114b605bf09ab0cc6c2965370">&#9670;&nbsp;</a></span>_DALI_CR_DCME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_DCME&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI DALI communication enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02823">2823</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab79f81b5001300c57b6f060bff1b4b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab79f81b5001300c57b6f060bff1b4b8d">&#9670;&nbsp;</a></span>_DALI_CR_FTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_FTS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI force transmit state [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02820">2820</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ebafa79473f49907d82d83d0abc16a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ebafa79473f49907d82d83d0abc16a4">&#9670;&nbsp;</a></span>_DALI_CR_LNWDG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_LNWDG_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI monitor watchdog on receiver line [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02828">2828</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga97386b2b76d3c890dfcf803c07899b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97386b2b76d3c890dfcf803c07899b05">&#9670;&nbsp;</a></span>_DALI_CR_MLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_MLN&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI message length [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02824">2824</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga02388328c6986dd768627ef3e17446eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02388328c6986dd768627ef3e17446eb">&#9670;&nbsp;</a></span>_DALI_CR_MLN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_MLN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI message length [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02825">2825</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9b9fc56868172cb329b552de92b0a1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b9fc56868172cb329b552de92b0a1a8">&#9670;&nbsp;</a></span>_DALI_CR_MLN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_MLN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI message length [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02826">2826</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga91151375da64db30dfa74ddd0cb470d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91151375da64db30dfa74ddd0cb470d2">&#9670;&nbsp;</a></span>_DALI_CR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02813">2813</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8808427243b4d2ee8b9c285357bcf2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8808427243b4d2ee8b9c285357bcf2a4">&#9670;&nbsp;</a></span>_DALI_CR_RTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_RTA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI receive/transmit acknowledge [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02822">2822</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga56f4a79ae597b838d437a1aac89f98de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f4a79ae597b838d437a1aac89f98de">&#9670;&nbsp;</a></span>_DALI_CR_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_RTS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI receive/transmit state [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02821">2821</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3641f95682e8ee1a0f1eeef6f4f2047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3641f95682e8ee1a0f1eeef6f4f2047c">&#9670;&nbsp;</a></span>_DALI_CR_SMK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CR_SMK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI mask start bit [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02827">2827</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8b1c73a86abe0db6fa53331f56f0dacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1c73a86abe0db6fa53331f56f0dacb">&#9670;&nbsp;</a></span>_DALI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Status and control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02801">2801</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5890a6fbe6fdda5035816ad397a8076a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5890a6fbe6fdda5035816ad397a8076a">&#9670;&nbsp;</a></span>_DALI_CSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Status and control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02802">2802</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga71d29ca6af51f1b18114c4e2ab9665d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71d29ca6af51f1b18114c4e2ab9665d1">&#9670;&nbsp;</a></span>_DALI_CSR1_CKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_CKS&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI clock counter value [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02845">2845</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabdea9a8da47fb3702c72b981966837e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdea9a8da47fb3702c72b981966837e4">&#9670;&nbsp;</a></span>_DALI_CSR1_CKS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_CKS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI clock counter value [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02846">2846</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaad95031364f29182ed101010bc9395e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad95031364f29182ed101010bc9395e9">&#9670;&nbsp;</a></span>_DALI_CSR1_CKS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_CKS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI clock counter value [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02847">2847</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaccd569bfbb3d725f41c65f234bdd8936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccd569bfbb3d725f41c65f234bdd8936">&#9670;&nbsp;</a></span>_DALI_CSR1_CKS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_CKS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI clock counter value [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02848">2848</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad7f8ff9e20eb3ebc783bebef1e5af6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f8ff9e20eb3ebc783bebef1e5af6f3">&#9670;&nbsp;</a></span>_DALI_CSR1_CKS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_CKS3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI clock counter value [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02849">2849</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4a6946cee26fc8131c826bdbf8fef129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a6946cee26fc8131c826bdbf8fef129">&#9670;&nbsp;</a></span>_DALI_CSR1_RDY_REC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_RDY_REC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI ready to receive [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02844">2844</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga69cdd650d75e6c9d5d11808b6e3ad2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69cdd650d75e6c9d5d11808b6e3ad2f7">&#9670;&nbsp;</a></span>_DALI_CSR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Status and control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02815">2815</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0ecb0f421fc325e2a89794ee8f940deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ecb0f421fc325e2a89794ee8f940deb">&#9670;&nbsp;</a></span>_DALI_CSR1_WDG_PRSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_WDG_PRSC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog DALI prescaler timer [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02840">2840</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3e0e6dcf96e7f7b4012b1671d7015ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0e6dcf96e7f7b4012b1671d7015ee6">&#9670;&nbsp;</a></span>_DALI_CSR1_WDG_PRSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_WDG_PRSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog DALI prescaler timer [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02841">2841</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga99ba226a6131d0fa18586b7e2d22d04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ba226a6131d0fa18586b7e2d22d04f">&#9670;&nbsp;</a></span>_DALI_CSR1_WDG_PRSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_WDG_PRSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog DALI prescaler timer [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02842">2842</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad8d73e31fb625a0baa9463886273292c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d73e31fb625a0baa9463886273292c">&#9670;&nbsp;</a></span>_DALI_CSR1_WDG_PRSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR1_WDG_PRSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog DALI prescaler timer [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02843">2843</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa8c4f1c5f994a3626e486c64b91a6038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c4f1c5f994a3626e486c64b91a6038">&#9670;&nbsp;</a></span>_DALI_CSR_EF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_EF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI error flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02835">2835</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5a7a5053411309184f01735af955ccb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a7a5053411309184f01735af955ccb0">&#9670;&nbsp;</a></span>_DALI_CSR_IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_IEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02837">2837</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe">&#9670;&nbsp;</a></span>_DALI_CSR_ITF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_ITF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI interrupt flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02836">2836</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga11c464f39a9818400e82d8f7fefe0c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c464f39a9818400e82d8f7fefe0c25">&#9670;&nbsp;</a></span>_DALI_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Status and control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02814">2814</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga86a803d4c5b21bc852a99a784ec24e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a803d4c5b21bc852a99a784ec24e8c">&#9670;&nbsp;</a></span>_DALI_CSR_RTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_RTF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI receive/transmit flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02834">2834</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8714b7b94fa8e6072459af1f4828cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8714b7b94fa8e6072459af1f4828cceb">&#9670;&nbsp;</a></span>_DALI_CSR_WDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_WDGE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog receiver line interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02833">2833</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab95d775752a55a11aca1aecbbfabbf7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95d775752a55a11aca1aecbbfabbf7f">&#9670;&nbsp;</a></span>_DALI_CSR_WDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_CSR_WDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI watchdog receiver line interrupt status flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02832">2832</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafc7a3c338ca13d6ab91f76e80a79e8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7a3c338ca13d6ab91f76e80a79e8ee">&#9670;&nbsp;</a></span>_DALI_FB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 0 register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02796">2796</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga17446adada82312558132174a5610986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17446adada82312558132174a5610986">&#9670;&nbsp;</a></span>_DALI_FB0_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB0_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 0 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02809">2809</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaef6791bfc2564a1935ae33757d637eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef6791bfc2564a1935ae33757d637eac">&#9670;&nbsp;</a></span>_DALI_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 1 register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02797">2797</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9fd24edd52ea8df9840837b3b0c194f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd24edd52ea8df9840837b3b0c194f2">&#9670;&nbsp;</a></span>_DALI_FB1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 1 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02810">2810</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa1d2d63d32a692c92083c72811470657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1d2d63d32a692c92083c72811470657">&#9670;&nbsp;</a></span>_DALI_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 2 register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02798">2798</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9ffeb4c8126893e41e9e97aadac48bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffeb4c8126893e41e9e97aadac48bfa">&#9670;&nbsp;</a></span>_DALI_FB2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_FB2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Message byte 2 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02811">2811</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2cf6427f2649deee3c791db09d3d03b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf6427f2649deee3c791db09d3d03b8">&#9670;&nbsp;</a></span>_DALI_REVLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_REVLN&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Control reverse signal line. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02803">2803</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6683286b657ccd240783e34915982dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6683286b657ccd240783e34915982dc3">&#9670;&nbsp;</a></span>_DALI_REVLN_EN_REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_REVLN_EN_REV&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI reverse DALI reverse signal line [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02852">2852</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga21d105bcb9fc79aa7e6e293e23117ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d105bcb9fc79aa7e6e293e23117ded">&#9670;&nbsp;</a></span>_DALI_REVLN_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_REVLN_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI Control reverse signal line reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02816">2816</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga84e24eccb8a2ff5d177d5291f344328f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e24eccb8a2ff5d177d5291f344328f">&#9670;&nbsp;</a></span>_DALI_REVLN_REV_DIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_REVLN_REV_DIN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI reverse DALI_rx signal line [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02853">2853</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadaff4760db2f2fc1c91cf018b0206f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaff4760db2f2fc1c91cf018b0206f1a">&#9670;&nbsp;</a></span>_DALI_REVLN_REVDOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DALI_REVLN_REVDOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DALI reverse DALI_tx signal line [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02854">2854</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6472466b02bdb1482aba206e4d597180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6472466b02bdb1482aba206e4d597180">&#9670;&nbsp;</a></span>_DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DEVID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>read device identifier byte N </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00192">192</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad984265b3948c89c960e83662bb34186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad984265b3948c89c960e83662bb34186">&#9670;&nbsp;</a></span>_DEVID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DEVID0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Device Identifier byte 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03847">3847</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga77bc173a9d199fbceeaedaaf1eb180af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77bc173a9d199fbceeaedaaf1eb180af">&#9670;&nbsp;</a></span>_DEVID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DEVID1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Device Identifier byte 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03849">3849</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga95b02c9549c0b2c0ffd21407561ec99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b02c9549c0b2c0ffd21407561ec99c">&#9670;&nbsp;</a></span>_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01454">1454</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga641b9b38321993351e4a909a9fb0806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641b9b38321993351e4a909a9fb0806e">&#9670;&nbsp;</a></span>_FLASH_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01455">1455</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga312fdc877b1a978205c22dbb9d6c87b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312fdc877b1a978205c22dbb9d6c87b9">&#9670;&nbsp;</a></span>_FLASH_CR1_AHALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_AHALT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Power-down in Active-halt mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01484">1484</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2306166e4c273545023d9641c70b7339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2306166e4c273545023d9641c70b7339">&#9670;&nbsp;</a></span>_FLASH_CR1_FIX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_FIX&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Fixed Byte programming time [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01482">1482</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga775985816a06c11b2bb88d6c1f6f33c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga775985816a06c11b2bb88d6c1f6f33c0">&#9670;&nbsp;</a></span>_FLASH_CR1_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_HALT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Power-down in Halt mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01485">1485</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf3a272d9f682bdb1d4c8a295d00ceb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a272d9f682bdb1d4c8a295d00ceb5c">&#9670;&nbsp;</a></span>_FLASH_CR1_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01483">1483</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa6e5036159de774257d6ca677df91813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e5036159de774257d6ca677df91813">&#9670;&nbsp;</a></span>_FLASH_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01470">1470</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3fff078309f8c4b04d498ddc146d9a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fff078309f8c4b04d498ddc146d9a20">&#9670;&nbsp;</a></span>_FLASH_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01456">1456</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6a225aeb948a35602582787254e67d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a225aeb948a35602582787254e67d78">&#9670;&nbsp;</a></span>_FLASH_CR2_ERASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_ERASE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01492">1492</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga48bbc994af06896b2fe331b589821879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48bbc994af06896b2fe331b589821879">&#9670;&nbsp;</a></span>_FLASH_CR2_FPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_FPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01491">1491</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7146141b80bb74607bda14db306953ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7146141b80bb74607bda14db306953ea">&#9670;&nbsp;</a></span>_FLASH_CR2_OPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_OPT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01494">1494</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad58fcc102c73ee55f180f5987a47ae4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58fcc102c73ee55f180f5987a47ae4a">&#9670;&nbsp;</a></span>_FLASH_CR2_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_PRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01489">1489</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga47675a162c7237544c9dd2499da51618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47675a162c7237544c9dd2499da51618">&#9670;&nbsp;</a></span>_FLASH_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01471">1471</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5bfac4b26f23b23bfb4f563af4e393eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfac4b26f23b23bfb4f563af4e393eb">&#9670;&nbsp;</a></span>_FLASH_CR2_WPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_WPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01493">1493</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf2cbee7ac10c6492d2fa3b9d2796d3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">&#9670;&nbsp;</a></span>_FLASH_DUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Data EEPROM unprotection key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01464">1464</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7e220dc48a0b8c12bf0ff819f4f994d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">&#9670;&nbsp;</a></span>_FLASH_DUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Data EEPROM unprotection key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01477">1477</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf9c50d09917c66d355cbf2b08737c232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c50d09917c66d355cbf2b08737c232">&#9670;&nbsp;</a></span>_FLASH_FRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_FRP&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash protection register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01458">1458</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga13ab6bc2c1d6235a6545c10472c956e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ab6bc2c1d6235a6545c10472c956e8">&#9670;&nbsp;</a></span>_FLASH_FRR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_FRR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash protection register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01473">1473</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2f2c0f361a341a0e8ae7b7699768f6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">&#9670;&nbsp;</a></span>_FLASH_IAPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01460">1460</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga80704c60b5af853d5b1f16faa2d96b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80704c60b5af853d5b1f16faa2d96b2d">&#9670;&nbsp;</a></span>_FLASH_IAPSR_DUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_DUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Data EEPROM area unlocked flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01500">1500</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga88ee1ee94759812ec3b3a279d9d741e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ee1ee94759812ec3b3a279d9d741e3">&#9670;&nbsp;</a></span>_FLASH_IAPSR_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_EOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>End of programming (write or erase operation) flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01499">1499</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga59a3232797b2ce85c29aed2b49dc03dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a3232797b2ce85c29aed2b49dc03dd">&#9670;&nbsp;</a></span>_FLASH_IAPSR_HVOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_HVOFF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>End of high voltage flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01502">1502</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga85e2ce4e13c29128ef780e241eac06f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85e2ce4e13c29128ef780e241eac06f8">&#9670;&nbsp;</a></span>_FLASH_IAPSR_PUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_PUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Program memory unlocked flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01498">1498</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga10c09fdeac27aea39eeb49d42dc595d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c09fdeac27aea39eeb49d42dc595d5">&#9670;&nbsp;</a></span>_FLASH_IAPSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01475">1475</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga92afd00d0e8ad957255aa9387e779e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92afd00d0e8ad957255aa9387e779e0b">&#9670;&nbsp;</a></span>_FLASH_IAPSR_WR_PG_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_WR_PG_DIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Write attempted to protected page flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01497">1497</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabfcf4ab340a465ab11b6682fce1e9467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfcf4ab340a465ab11b6682fce1e9467">&#9670;&nbsp;</a></span>_FLASH_NCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_NCR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Complementary control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01457">1457</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2d99a5b6f8c2d8d3ba605366ac35cedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d99a5b6f8c2d8d3ba605366ac35cedb">&#9670;&nbsp;</a></span>_FLASH_NCR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_NCR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>complementary Flash control register 2 reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01472">1472</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac2fea48c548f8ced6b1eb3eaefd58ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fea48c548f8ced6b1eb3eaefd58ce7">&#9670;&nbsp;</a></span>_FLASH_NFRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_NFRP&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Complementary protection register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01459">1459</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga069d81d3ef7205dff3648a1efa9e31ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga069d81d3ef7205dff3648a1efa9e31ec">&#9670;&nbsp;</a></span>_FLASH_NFRR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_NFRR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Complementary protection register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01474">1474</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga659a44fd0291bd3b0ff615c0fb9f18af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">&#9670;&nbsp;</a></span>_FLASH_PUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash program memory unprotecting key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01462">1462</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9d17c0ad7272143724c535369189f937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d17c0ad7272143724c535369189f937">&#9670;&nbsp;</a></span>_FLASH_PUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash program memory unprotecting key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01476">1476</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga94ecc10cf8974601a658b04a49d4d03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ecc10cf8974601a658b04a49d4d03f">&#9670;&nbsp;</a></span>_FLASH_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WAIT&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Wait state register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01466">1466</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae3c1ee977f2f9ed9cf621432e416533a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3c1ee977f2f9ed9cf621432e416533a">&#9670;&nbsp;</a></span>_FLASH_WAIT_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WAIT_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash Wait state register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01478">1478</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae51736af0511ca26787e12f970b761ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae51736af0511ca26787e12f970b761ac">&#9670;&nbsp;</a></span>_FLASH_WAIT_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WAIT_WAIT&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash wait state [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01506">1506</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab43ace0a6c7e1ffb85e821d65ef93824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43ace0a6c7e1ffb85e821d65ef93824">&#9670;&nbsp;</a></span>_FLASH_WAIT_WAIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WAIT_WAIT0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash wait state [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01507">1507</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8d5c01b78128943aedf7056817c99073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5c01b78128943aedf7056817c99073">&#9670;&nbsp;</a></span>_FLASH_WAIT_WAIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WAIT_WAIT1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Flash wait state [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01508">1508</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga652434952edf35361b67df1e7c003cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652434952edf35361b67df1e7c003cf1">&#9670;&nbsp;</a></span>_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>register for SPI control </p>
<p>I2C struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02291">2291</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad1a166db6841a2da3b5326a1c85d2dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a166db6841a2da3b5326a1c85d2dae">&#9670;&nbsp;</a></span>_I2C_CCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02304">2304</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa222c8fa7baaccab63e53d8923de1962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa222c8fa7baaccab63e53d8923de1962">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02401">2401</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabd90bf57d31e7a0fc8253c12a86f8ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd90bf57d31e7a0fc8253c12a86f8ee7">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02402">2402</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7f55b305c4da1f1514840a2b33a21fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f55b305c4da1f1514840a2b33a21fa1">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02403">2403</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa1043a16eb2d56e74495ce7f524c28a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1043a16eb2d56e74495ce7f524c28a5">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02404">2404</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga840dba751431a29cd4c45ac61a138a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga840dba751431a29cd4c45ac61a138a22">&#9670;&nbsp;</a></span>_I2C_CCRH_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_CCR3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register (Master mode) [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02405">2405</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga07fd6de89963a3814050fd69b19fe64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07fd6de89963a3814050fd69b19fe64b">&#9670;&nbsp;</a></span>_I2C_CCRH_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_DUTY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Fast mode duty cycle [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02407">2407</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0e58fa58597e36f566cde770a4ce70df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e58fa58597e36f566cde770a4ce70df">&#9670;&nbsp;</a></span>_I2C_CCRH_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_FS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Master mode selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02408">2408</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3195eafb353b4fa0fb318321b94074cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3195eafb353b4fa0fb318321b94074cb">&#9670;&nbsp;</a></span>_I2C_CCRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02320">2320</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaff34045e4691af531348744328f8f19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff34045e4691af531348744328f8f19a">&#9670;&nbsp;</a></span>_I2C_CCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02303">2303</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0d600a878a58f3ce77af6502787d9db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d600a878a58f3ce77af6502787d9db5">&#9670;&nbsp;</a></span>_I2C_CCRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock control register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02319">2319</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6f2931a5b93d432193b1c694ff8a30b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2931a5b93d432193b1c694ff8a30b9">&#9670;&nbsp;</a></span>_I2C_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02292">2292</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga05da5ea41075c0658b5f7260bee2f8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05da5ea41075c0658b5f7260bee2f8df">&#9670;&nbsp;</a></span>_I2C_CR1_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_ENGC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C General call enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02327">2327</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga53a4b817794bd6659af808acb3d029a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a4b817794bd6659af808acb3d029a7">&#9670;&nbsp;</a></span>_I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_NOSTRETCH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Clock stretching disable (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02328">2328</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga57fc2e5ea5c5692229ced4a19949d963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57fc2e5ea5c5692229ced4a19949d963">&#9670;&nbsp;</a></span>_I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02325">2325</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga717418aca058678340babf80920fcd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717418aca058678340babf80920fcd48">&#9670;&nbsp;</a></span>_I2C_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02309">2309</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga70111f44c2d04e68b193ccd1ea2c0fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">&#9670;&nbsp;</a></span>_I2C_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02293">2293</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab6465d48fb5d146b171f8d75182c4199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6465d48fb5d146b171f8d75182c4199">&#9670;&nbsp;</a></span>_I2C_CR2_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_ACK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Acknowledge enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02333">2333</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga20d38185ad6d8d9985d6e68c0c1b9dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20d38185ad6d8d9985d6e68c0c1b9dba">&#9670;&nbsp;</a></span>_I2C_CR2_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_POS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Acknowledge position (for data reception) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02334">2334</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0d83eb7669d4e4248be3dfe4ec60bfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">&#9670;&nbsp;</a></span>_I2C_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02310">2310</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c58c6c090c567a316aa95d2013a7fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c58c6c090c567a316aa95d2013a7fb6">&#9670;&nbsp;</a></span>_I2C_CR2_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_START&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Start generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02331">2331</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1f7ef1e831e69d4e2dabc7ec22d01dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">&#9670;&nbsp;</a></span>_I2C_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_STOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Stop generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02332">2332</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9bd73cb458867d9c5a388ea1787d0743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd73cb458867d9c5a388ea1787d0743">&#9670;&nbsp;</a></span>_I2C_CR2_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_SWRST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Software reset [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02336">2336</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae8918e9208528a94e457c29fcb46db4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8918e9208528a94e457c29fcb46db4f">&#9670;&nbsp;</a></span>_I2C_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02298">2298</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad54a55d3f2d409dad7434aa1aa9ba0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">&#9670;&nbsp;</a></span>_I2C_DR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C data register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02314">2314</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf8d48c46a717b1cee08069dbc9903ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d48c46a717b1cee08069dbc9903ad6">&#9670;&nbsp;</a></span>_I2C_FREQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Frequency register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02294">2294</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga55e0309b921d45e1e64edb125bdc9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e0309b921d45e1e64edb125bdc9c16">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02339">2339</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6715171647d87e10b58085e765c7ab39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6715171647d87e10b58085e765c7ab39">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02340">2340</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae4c148caf699520646d8e266adb31777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c148caf699520646d8e266adb31777">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02341">2341</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac1854ac07ddb027af4932fb91794e6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1854ac07ddb027af4932fb91794e6a9">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02342">2342</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaff75f68d3481a4bb8b951ac13716f9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff75f68d3481a4bb8b951ac13716f9ba">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02343">2343</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga96299b1afc8d432666ed4f8689efd5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96299b1afc8d432666ed4f8689efd5c8">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02344">2344</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabf5a10c7c14ba26471d421bc2b7fd268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5a10c7c14ba26471d421bc2b7fd268">&#9670;&nbsp;</a></span>_I2C_FREQR_FREQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_FREQ5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Peripheral clock frequency [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02345">2345</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4e29ba197771d0483a654ffd555d6ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e29ba197771d0483a654ffd555d6ef7">&#9670;&nbsp;</a></span>_I2C_FREQR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Frequency register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02311">2311</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad3136622895b986271aba1e3a4d4c0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3136622895b986271aba1e3a4d4c0f0">&#9670;&nbsp;</a></span>_I2C_ITR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interrupt register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02302">2302</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaefcbdf00caf2a1c2197bb051737ac787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefcbdf00caf2a1c2197bb051737ac787">&#9670;&nbsp;</a></span>_I2C_ITR_ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITBUFEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Buffer interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02397">2397</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga960d89d9b78c102d7a64bddc67c68dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960d89d9b78c102d7a64bddc67c68dff">&#9670;&nbsp;</a></span>_I2C_ITR_ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITERREN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Error interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02395">2395</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga787cd254e3eec54ae18dabb3cd3cd225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787cd254e3eec54ae18dabb3cd3cd225">&#9670;&nbsp;</a></span>_I2C_ITR_ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_ITEVTEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Event interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02396">2396</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga145eedd92c93ccc2bdaba27220e447c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145eedd92c93ccc2bdaba27220e447c3">&#9670;&nbsp;</a></span>_I2C_ITR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interrupt register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02318">2318</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8baff2a0ac44ba2cdeb0628661641475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8baff2a0ac44ba2cdeb0628661641475">&#9670;&nbsp;</a></span>_I2C_OARH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C own address register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02296">2296</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad3bc1f22a389c9b90c62b58af23cbe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bc1f22a389c9b90c62b58af23cbe94">&#9670;&nbsp;</a></span>_I2C_OARH_ADD8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_ADD8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [8]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02361">2361</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacbc73f16d6256050284e534fe424a48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc73f16d6256050284e534fe424a48c">&#9670;&nbsp;</a></span>_I2C_OARH_ADD9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_ADD9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [9]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02362">2362</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5e421ab706c5280408aff1d1cf9dcaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e421ab706c5280408aff1d1cf9dcaec">&#9670;&nbsp;</a></span>_I2C_OARH_ADD_8_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_ADD_8_9&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [9:8] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02360">2360</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf74699b5bb4a134433f801c3932b6429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf74699b5bb4a134433f801c3932b6429">&#9670;&nbsp;</a></span>_I2C_OARH_ADDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_ADDCONF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Address mode configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02364">2364</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga07c60fb3ed0b340354f7273f0d84cc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c60fb3ed0b340354f7273f0d84cc37">&#9670;&nbsp;</a></span>_I2C_OARH_ADDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_ADDMODE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C 7-/10-bit addressing mode (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02365">2365</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga715ee8ccd875990155c0cb1cfcfb54ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715ee8ccd875990155c0cb1cfcfb54ca">&#9670;&nbsp;</a></span>_I2C_OARH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C own address register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02313">2313</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaaafaef0e49b3623907ba52fd9d8fb390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafaef0e49b3623907ba52fd9d8fb390">&#9670;&nbsp;</a></span>_I2C_OARL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C own address register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02295">2295</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga093d09b93a6fb93ac724e55a202c9af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga093d09b93a6fb93ac724e55a202c9af2">&#9670;&nbsp;</a></span>_I2C_OARL_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [0] (in 10-bit address mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02349">2349</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga31f8ce6ea382736ce72bd67779ce232e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f8ce6ea382736ce72bd67779ce232e">&#9670;&nbsp;</a></span>_I2C_OARL_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02350">2350</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabc091714f28a483b2820cc92cc8ae37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc091714f28a483b2820cc92cc8ae37a">&#9670;&nbsp;</a></span>_I2C_OARL_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02351">2351</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4af815aef5e6af7f7f981156b223999d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af815aef5e6af7f7f981156b223999d">&#9670;&nbsp;</a></span>_I2C_OARL_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02352">2352</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab81d2a31bf91f5acd032a31f75b52fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab81d2a31bf91f5acd032a31f75b52fdd">&#9670;&nbsp;</a></span>_I2C_OARL_ADD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02353">2353</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafec1b1a3f38319586876e5508b337d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec1b1a3f38319586876e5508b337d86">&#9670;&nbsp;</a></span>_I2C_OARL_ADD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02354">2354</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae27164bfa015574091b7ecc07536f7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27164bfa015574091b7ecc07536f7c5">&#9670;&nbsp;</a></span>_I2C_OARL_ADD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02355">2355</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabab2b1a36278272f9b701753fc080f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab2b1a36278272f9b701753fc080f76">&#9670;&nbsp;</a></span>_I2C_OARL_ADD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_ADD7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Interface address [7]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02356">2356</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac1d038a1bb7e5374b7ab79ac5e147ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d038a1bb7e5374b7ab79ac5e147ae1">&#9670;&nbsp;</a></span>_I2C_OARL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OARL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C own address register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02312">2312</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9a2eb9d4c886151585978f66fd80f4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a2eb9d4c886151585978f66fd80f4d2">&#9670;&nbsp;</a></span>_I2C_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02299">2299</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2bea03d1541e84f0972d634857f78599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bea03d1541e84f0972d634857f78599">&#9670;&nbsp;</a></span>_I2C_SR1_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_ADD10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C 10-bit header sent (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02371">2371</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga151f4fcca0d3569670102866047b93ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151f4fcca0d3569670102866047b93ca">&#9670;&nbsp;</a></span>_I2C_SR1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_ADDR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Address sent (Master mode) / matched (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02369">2369</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga153b9f25f8cc0e90fea7dced9ba3fd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153b9f25f8cc0e90fea7dced9ba3fd47">&#9670;&nbsp;</a></span>_I2C_SR1_BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_BTF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Byte transfer finished [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02370">2370</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab2867dfbe04d633919aa334bc17315b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2867dfbe04d633919aa334bc17315b6">&#9670;&nbsp;</a></span>_I2C_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02315">2315</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad1f7e95ef4e19a51972ea94537a46293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f7e95ef4e19a51972ea94537a46293">&#9670;&nbsp;</a></span>_I2C_SR1_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Data register not empty (receivers) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02374">2374</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8dfd8349f9803d6b9cd5dfa19cda9f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfd8349f9803d6b9cd5dfa19cda9f31">&#9670;&nbsp;</a></span>_I2C_SR1_SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_SB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Start bit (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02368">2368</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga119c77e9be83e7587aad4c61e055672d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119c77e9be83e7587aad4c61e055672d">&#9670;&nbsp;</a></span>_I2C_SR1_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_STOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Stop detection (Slave mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02372">2372</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf9a9532cc7241e0c8289bbcfb3f7c7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">&#9670;&nbsp;</a></span>_I2C_SR1_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Data register empty (transmitters) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02375">2375</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafe3c89059c4294e39a47011444ae4a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3c89059c4294e39a47011444ae4a29">&#9670;&nbsp;</a></span>_I2C_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02300">2300</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8fdbf23fc678f8647e52915c75efa69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdbf23fc678f8647e52915c75efa69d">&#9670;&nbsp;</a></span>_I2C_SR2_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_AF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Acknowledge failure [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02380">2380</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga879d56385a8363fbddd16affd82129ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879d56385a8363fbddd16affd82129ca">&#9670;&nbsp;</a></span>_I2C_SR2_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_ARLO&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Arbitration lost (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02379">2379</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3981da9c4f9f92781f9cbf04b946a97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3981da9c4f9f92781f9cbf04b946a97b">&#9670;&nbsp;</a></span>_I2C_SR2_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_BERR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Bus error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02378">2378</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga121aba1dba1dfd0f13d8d26512c60266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121aba1dba1dfd0f13d8d26512c60266">&#9670;&nbsp;</a></span>_I2C_SR2_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_OVR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Overrun/underrun [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02381">2381</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaed40504a91b659f709803ec2c644c9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed40504a91b659f709803ec2c644c9ed">&#9670;&nbsp;</a></span>_I2C_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02316">2316</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafb32aaa99872c646020f778ec5f3face"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb32aaa99872c646020f778ec5f3face">&#9670;&nbsp;</a></span>_I2C_SR2_WUFH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_WUFH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Wakeup from Halt [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02383">2383</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab223d9454cd6f0158a216a4b9bbb9027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab223d9454cd6f0158a216a4b9bbb9027">&#9670;&nbsp;</a></span>_I2C_SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02301">2301</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga02ec0da1f47bea2dca015372635a9699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ec0da1f47bea2dca015372635a9699">&#9670;&nbsp;</a></span>_I2C_SR3_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_BUSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Bus busy [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02388">2388</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaafbf7fd5045de678e44dd37cbebfc9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafbf7fd5045de678e44dd37cbebfc9a4">&#9670;&nbsp;</a></span>_I2C_SR3_GENCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_GENCALL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C General call header (Slavemode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02391">2391</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5e71c9c886881a13c39224836392bbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e71c9c886881a13c39224836392bbc0">&#9670;&nbsp;</a></span>_I2C_SR3_MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_MSL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Master/Slave [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02387">2387</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1104c7b3464a5cc2e608fc1efe01f977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1104c7b3464a5cc2e608fc1efe01f977">&#9670;&nbsp;</a></span>_I2C_SR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Status register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02317">2317</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2815e70b85db023afd663e0b000f19c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2815e70b85db023afd663e0b000f19c8">&#9670;&nbsp;</a></span>_I2C_SR3_TRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_TRA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Transmitter/Receiver [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02389">2389</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga618f31047ebb9762715495558836fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618f31047ebb9762715495558836fc5f">&#9670;&nbsp;</a></span>_I2C_TRISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C rise time register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02305">2305</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6bc8f4690acc04eb606cad04b7915fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc8f4690acc04eb606cad04b7915fa5">&#9670;&nbsp;</a></span>_I2C_TRISER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C rise time register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02321">2321</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa2c03c6a8d86c08878bd9139e83e87ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c03c6a8d86c08878bd9139e83e87ae">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [5:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02411">2411</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae0add208d1d531725fd7d5e6e76121c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0add208d1d531725fd7d5e6e76121c6">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02412">2412</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae3a7abd21e01e15964504fc86fa235bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a7abd21e01e15964504fc86fa235bb">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02413">2413</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga51c1ed96705f9efe1355f0355d454fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c1ed96705f9efe1355f0355d454fed">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02414">2414</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1e90e7b9426527ff254f6a8be3be1a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e90e7b9426527ff254f6a8be3be1a89">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02415">2415</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa20711891c3aa173021391eaca6e78c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20711891c3aa173021391eaca6e78c2">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02416">2416</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac07bc8c9fe49f1fa6d7c012cdee94163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac07bc8c9fe49f1fa6d7c012cdee94163">&#9670;&nbsp;</a></span>_I2C_TRISER_TRISE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_TRISE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>I2C Maximum rise time (Master mode) [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02417">2417</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga698008bf28582986c8fe2f6447acdc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698008bf28582986c8fe2f6447acdc7c">&#9670;&nbsp;</a></span>_ITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03938">3938</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga367b681dc479c8ee39f4e76b5ed55af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367b681dc479c8ee39f4e76b5ed55af5">&#9670;&nbsp;</a></span>_ITC_SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 1/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03939">3939</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8c6b7d75b0394e72f748257537f77c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c6b7d75b0394e72f748257537f77c3a">&#9670;&nbsp;</a></span>_ITC_SPR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 1/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03950">3950</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga20b3f2fc312c3c2a4a587933d3a2456e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20b3f2fc312c3c2a4a587933d3a2456e">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03962">3962</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga684c8ef814e8d92ebde894ed8e2f26ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684c8ef814e8d92ebde894ed8e2f26ee">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03963">3963</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3c42a8de663194ab4fe73e672b55963f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c42a8de663194ab4fe73e672b55963f">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT1SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT1SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 1 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03964">3964</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad80e01c187e0733153b06d27add42122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80e01c187e0733153b06d27add42122">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03965">3965</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9cc670aeb2e09d3a92234f613e03bace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc670aeb2e09d3a92234f613e03bace">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03966">3966</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4477957244846dfd69e3eeb845797755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4477957244846dfd69e3eeb845797755">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT2SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT2SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 2 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03967">3967</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad6f38cc55f6c4fd2f70fbcb3189f3c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f38cc55f6c4fd2f70fbcb3189f3c69">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT3SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT3SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 3 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03968">3968</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga88b3b55d6bdd093a98b28cb2e89925d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b3b55d6bdd093a98b28cb2e89925d0">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT3SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT3SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 3 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03969">3969</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga634055355d59fb0456fce42200051068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634055355d59fb0456fce42200051068">&#9670;&nbsp;</a></span>_ITC_SPR1_VECT3SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_VECT3SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 3 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03970">3970</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga07eada758494172adef7affc15bafc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07eada758494172adef7affc15bafc23">&#9670;&nbsp;</a></span>_ITC_SPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 2/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03940">3940</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4a68033a4995662ffe1eb6f4a1bba41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">&#9670;&nbsp;</a></span>_ITC_SPR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 2/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03951">3951</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabb5a740f514634089ee3cb04fa985c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5a740f514634089ee3cb04fa985c5d">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03973">3973</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf1539c97921a10240573de8595527338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1539c97921a10240573de8595527338">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03974">3974</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8c61b6c73086e891b241ad47cd2737a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c61b6c73086e891b241ad47cd2737a7">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT4SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT4SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 4 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03975">3975</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabc75f2f22414ea1ccd03d6e008627e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc75f2f22414ea1ccd03d6e008627e22">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT5SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT5SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 5 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03976">3976</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5fc26f0595ec0c6f6f87a0b5e5f87d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT5SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT5SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 5 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03977">3977</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2ea96978fb947098ac1569bf12753283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea96978fb947098ac1569bf12753283">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT5SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT5SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 5 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03978">3978</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c91deffcd4776dd71dee8ca38aecb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c91deffcd4776dd71dee8ca38aecb99">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03979">3979</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7741807231037b413a5af4dbc5f3a513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7741807231037b413a5af4dbc5f3a513">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03980">3980</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac5ab75c9fbb51272edbe71faddb1335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ab75c9fbb51272edbe71faddb1335e">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT6SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT6SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 6 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03981">3981</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5703611bae568ed4e46d770aa6e9bb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5703611bae568ed4e46d770aa6e9bb64">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03982">3982</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5728d5bb45962853e42e6ed007ffd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5728d5bb45962853e42e6ed007ffd6c">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03983">3983</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3f8edaa494acb78b2f2f15b3c9edf74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8edaa494acb78b2f2f15b3c9edf74d">&#9670;&nbsp;</a></span>_ITC_SPR2_VECT7SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_VECT7SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 7 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03984">3984</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5d81daa3a39664da4b2460f6e2d6aa02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">&#9670;&nbsp;</a></span>_ITC_SPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 3/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03941">3941</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf31d3e75b89b5bd0efdf2ac12faca114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">&#9670;&nbsp;</a></span>_ITC_SPR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 3/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03952">3952</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2d46eb9d96707d2013613a2a39d64783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d46eb9d96707d2013613a2a39d64783">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03993">3993</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga39eeafc047c880119c1d5ef669d98e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39eeafc047c880119c1d5ef669d98e50">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03994">3994</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8048512d5900e6dad02e1a59f4f23a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8048512d5900e6dad02e1a59f4f23a96">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT10SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT10SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 10 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03995">3995</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga686adf2602c3496df317ae70d56ac869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686adf2602c3496df317ae70d56ac869">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03996">3996</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf91c8e599db8fb13d834e92bb246e1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91c8e599db8fb13d834e92bb246e1f0">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03997">3997</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6b7fec6ca31586d8de402ecf0cc08e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b7fec6ca31586d8de402ecf0cc08e89">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT11SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT11SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 11 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03998">3998</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4e10fdbc731fa381539d260d263267d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e10fdbc731fa381539d260d263267d5">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03987">3987</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8dfafa9ce773617f414c2f4f8627bede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfafa9ce773617f414c2f4f8627bede">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03988">3988</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2ef977e61be38ee567e548b8dd85af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef977e61be38ee567e548b8dd85af37">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT8SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT8SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 8 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03989">3989</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga81103aca38189a00e03fc69eed40fb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81103aca38189a00e03fc69eed40fb9a">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03990">3990</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf5b1aeefc0dc2f21f6f2beafbab70050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5b1aeefc0dc2f21f6f2beafbab70050">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03991">3991</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga657bd48c1982a779ff09413893883649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657bd48c1982a779ff09413893883649">&#9670;&nbsp;</a></span>_ITC_SPR3_VECT9SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_VECT9SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 9 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03992">3992</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8ddc1ed491c3fd780418d592f14247b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddc1ed491c3fd780418d592f14247b8">&#9670;&nbsp;</a></span>_ITC_SPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 4/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03942">3942</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaba9e7b662438863dc20111d417353b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9e7b662438863dc20111d417353b13">&#9670;&nbsp;</a></span>_ITC_SPR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 4/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03953">3953</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga788c12947e79fc99755f78be561cc6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga788c12947e79fc99755f78be561cc6da">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04001">4001</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga507faf88fd2e5528f88851ac9fb58640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga507faf88fd2e5528f88851ac9fb58640">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04002">4002</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8bde8839face988174f38c5c129ccdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bde8839face988174f38c5c129ccdf3">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT12SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT12SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 12 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04003">4003</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga255e876f3eb0392f94bd278a2569d922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga255e876f3eb0392f94bd278a2569d922">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04004">4004</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6d4c84b06c8ce434e28ab2f418090aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4c84b06c8ce434e28ab2f418090aa3">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04005">4005</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9590854ab8fffbaaa0eaead3565d529c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9590854ab8fffbaaa0eaead3565d529c">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT13SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT13SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 13 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04006">4006</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3bf8c36061ce0d799cdb68b9a7ef3f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf8c36061ce0d799cdb68b9a7ef3f12">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04007">4007</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaacc018c6829fd741532d8ed28c354547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc018c6829fd741532d8ed28c354547">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04008">4008</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6cf1643f99876955751bab330299befc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf1643f99876955751bab330299befc">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT14SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT14SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 14 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04009">4009</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga69a9034b7a1a6a326df6134c73436941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a9034b7a1a6a326df6134c73436941">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04010">4010</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf885ca8b9d889f0294871dd2cec5dbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf885ca8b9d889f0294871dd2cec5dbe5">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04011">4011</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7eb8122c0b04795b530cd3005fd861c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb8122c0b04795b530cd3005fd861c8">&#9670;&nbsp;</a></span>_ITC_SPR4_VECT15SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_VECT15SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 15 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04012">4012</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga48ccf0ac1f9ea89dbe1fa37de67426b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">&#9670;&nbsp;</a></span>_ITC_SPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 5/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03943">3943</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac032a4c32fbbe53d913ef2e7baa127e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac032a4c32fbbe53d913ef2e7baa127e4">&#9670;&nbsp;</a></span>_ITC_SPR5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 5/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03954">3954</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5a2de3df8f8d88d23bfb71059d1713c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2de3df8f8d88d23bfb71059d1713c3">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT16SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT16SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 16 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04015">4015</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga268d6ed248eb1ed81e1bd818711e5f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268d6ed248eb1ed81e1bd818711e5f8d">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT16SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT16SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 16 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04016">4016</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaad6b00a79c12da800655bd1276d01937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6b00a79c12da800655bd1276d01937">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT16SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT16SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 16 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04017">4017</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga759a2875dd529810ede5ec8c5c21932f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga759a2875dd529810ede5ec8c5c21932f">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT17SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT17SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 17 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04018">4018</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac07d5501fbb235d68a4a0b492f530431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac07d5501fbb235d68a4a0b492f530431">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT17SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT17SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 17 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04019">4019</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae02bfd10746dd009972eb818d7332b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae02bfd10746dd009972eb818d7332b54">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT17SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT17SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 17 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04020">4020</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga088e27958d83586a89a4f9895f36d5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga088e27958d83586a89a4f9895f36d5d2">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT18SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT18SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 18 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04021">4021</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga363d37257ce80cc6947cdb12369f4778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363d37257ce80cc6947cdb12369f4778">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT18SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT18SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 18 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04022">4022</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf3ed820ec7f9bcbd679c8e79990d0baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ed820ec7f9bcbd679c8e79990d0baa">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT18SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT18SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 18 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04023">4023</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga91553df8bba8e364881ba05b3e5dfd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91553df8bba8e364881ba05b3e5dfd74">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04024">4024</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0a0a367a7ec947969ace1b22aa341e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0a367a7ec947969ace1b22aa341e98">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04025">4025</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa3c79ab702fa418cc5345acf5666a05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c79ab702fa418cc5345acf5666a05c">&#9670;&nbsp;</a></span>_ITC_SPR5_VECT19SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_VECT19SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 19 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04026">4026</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga420d208dc3cb9c70b1a12bfd77da474b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420d208dc3cb9c70b1a12bfd77da474b">&#9670;&nbsp;</a></span>_ITC_SPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 6/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03944">3944</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga933e07fe969af04d1788bde095d544ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga933e07fe969af04d1788bde095d544ad">&#9670;&nbsp;</a></span>_ITC_SPR6_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 6/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03955">3955</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga45220e487702efe5e4e62b2c22a3e286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45220e487702efe5e4e62b2c22a3e286">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04029">4029</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab3f9d1e7094ac9e05c619bd4f6ae552c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f9d1e7094ac9e05c619bd4f6ae552c">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04030">4030</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga752e4a664caa59118f628dcef7d81f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga752e4a664caa59118f628dcef7d81f92">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT20SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT20SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 20 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04031">4031</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7e1bf9b062d181ea7ec6ce464de84042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1bf9b062d181ea7ec6ce464de84042">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04032">4032</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa31c818420132f1c1252ab6a16964d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa31c818420132f1c1252ab6a16964d31">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04033">4033</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga891e8bbd278220ec0c119f6f1c72a515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891e8bbd278220ec0c119f6f1c72a515">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT21SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT21SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 21 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04034">4034</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae5d6f192bd1ae0d9dc343c6f9593be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d6f192bd1ae0d9dc343c6f9593be09">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04035">4035</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga07922029668d1e5cd7b54327c6d8bd5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07922029668d1e5cd7b54327c6d8bd5c">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04036">4036</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa8ead1d02078362b22810b9877b3494a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ead1d02078362b22810b9877b3494a">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT22SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT22SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 22 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04037">4037</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga21ad56c63ae8107acfd54a69f52e2a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ad56c63ae8107acfd54a69f52e2a33">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT23SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT23SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 23 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04038">4038</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1ffe1f4bd8b7ebc2d760701022da7a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ffe1f4bd8b7ebc2d760701022da7a93">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT23SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT23SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 23 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04039">4039</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga01b8eb9904c07541ec46c597c7ee7e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b8eb9904c07541ec46c597c7ee7e25">&#9670;&nbsp;</a></span>_ITC_SPR6_VECT23SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_VECT23SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 23 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04040">4040</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga328e92977f925591fb57f5b918bbd456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328e92977f925591fb57f5b918bbd456">&#9670;&nbsp;</a></span>_ITC_SPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 7/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03945">3945</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9ebd827cc7c14075cfde917df65afc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebd827cc7c14075cfde917df65afc64">&#9670;&nbsp;</a></span>_ITC_SPR7_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 7/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03956">3956</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2453e9dafc4d4b90eea20c60960419ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2453e9dafc4d4b90eea20c60960419ec">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT24SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT24SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 24 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04043">4043</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabab860872d61419911026b12435f3a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab860872d61419911026b12435f3a83">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT24SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT24SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 24 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04044">4044</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7a410d993db3634c310b7fb149b0d447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a410d993db3634c310b7fb149b0d447">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT24SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT24SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 24 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04045">4045</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga94ac28cf8e66e23e0d775ebdcf18d434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ac28cf8e66e23e0d775ebdcf18d434">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04046">4046</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf80fc7db3c7e8118820177475b3f0b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80fc7db3c7e8118820177475b3f0b9e">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04047">4047</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0b8ffb6f75c3a95de74a9eb2fff26829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8ffb6f75c3a95de74a9eb2fff26829">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT25SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT25SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 25 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04048">4048</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga558d9205ba54d2cc25816c100d6c4823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558d9205ba54d2cc25816c100d6c4823">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04049">4049</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga61d41a1cd2c283edebbe43c9ad85fb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61d41a1cd2c283edebbe43c9ad85fb00">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04050">4050</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9bc96be209517a3af3c348fc3482fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc96be209517a3af3c348fc3482fdcf">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT26SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT26SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 26 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04051">4051</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga42e55c11a1eae803624c4a7e38cd79c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e55c11a1eae803624c4a7e38cd79c6">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04052">4052</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad7e8395146065c304f285ee6fb7b3a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8395146065c304f285ee6fb7b3a8a">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04053">4053</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga95b12f2779e9bd3a72087a505c5f0460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b12f2779e9bd3a72087a505c5f0460">&#9670;&nbsp;</a></span>_ITC_SPR7_VECT27SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_VECT27SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 27 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04054">4054</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga52a4cc4405f1e3ce8d1763d5da488b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">&#9670;&nbsp;</a></span>_ITC_SPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 8/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03946">3946</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga59420d1c7bde78f40459a4387d07c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59420d1c7bde78f40459a4387d07c4a6">&#9670;&nbsp;</a></span>_ITC_SPR8_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Interrupt priority register 8/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03957">3957</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac64405073e520d2492ad07763a778632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64405073e520d2492ad07763a778632">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04057">4057</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga94072efe17587735b616c44e4995cf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94072efe17587735b616c44e4995cf9f">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04058">4058</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1d74a148e3d49fd15d34daec2647ecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d74a148e3d49fd15d34daec2647ecdc">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT28SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT28SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 28 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04059">4059</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7b05aaf18f65b0246dea0362ac8beffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b05aaf18f65b0246dea0362ac8beffe">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04060">4060</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac167fd77d4dfc0efbb2de61b482e2a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac167fd77d4dfc0efbb2de61b482e2a2d">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04061">4061</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5fd8380bb80a46ecbec30708acab512f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd8380bb80a46ecbec30708acab512f">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT29SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT29SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 29 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04062">4062</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3e17110436606b71f56b6bcf6916df13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e17110436606b71f56b6bcf6916df13">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT30SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT30SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 30 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04063">4063</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad3d09f152bc0a54cdb74000cc1c69761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d09f152bc0a54cdb74000cc1c69761">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT30SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT30SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 30 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04064">4064</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0ee459ac6bdd06cb0daa4e13fe4f1552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ee459ac6bdd06cb0daa4e13fe4f1552">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT30SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT30SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 30 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04065">4065</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2fa41fad7add50c09e6179ceb93b738a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa41fad7add50c09e6179ceb93b738a">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT31SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT31SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 31 [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04066">4066</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga796d9a0a83ca5c79294b6a69f185b7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga796d9a0a83ca5c79294b6a69f185b7eb">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT31SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT31SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 31 [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04067">4067</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabb358ed16af989538f5fb702d61b9ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb358ed16af989538f5fb702d61b9ffb">&#9670;&nbsp;</a></span>_ITC_SPR8_VECT31SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_VECT31SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ITC interrupt priority vector 31 [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l04068">4068</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeab11bc629203f764f7b31ee4d07aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab11bc629203f764f7b31ee4d07aa6d">&#9670;&nbsp;</a></span>_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02060">2060</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3f911b06b6c2ea8bf5e72f7561c2ef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">&#9670;&nbsp;</a></span>_IWDG_KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Key register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02061">2061</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac897c65f7befd920ae94773a9e23f13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac897c65f7befd920ae94773a9e23f13d">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_ACCESS&#160;&#160;&#160;((uint8_t) 0x55)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02074">2074</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaadcbdb8461dab29c7c57082b27d4410f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadcbdb8461dab29c7c57082b27d4410f">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_ENABLE&#160;&#160;&#160;((uint8_t) 0xCC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02072">2072</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga528dd431d16c44bc5617b969e62f200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga528dd431d16c44bc5617b969e62f200d">&#9670;&nbsp;</a></span>_IWDG_KR_KEY_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR_KEY_REFRESH&#160;&#160;&#160;((uint8_t) 0xAA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog refresh. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02073">2073</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9db1f6ea905cc7afda429d913b90b2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db1f6ea905cc7afda429d913b90b2b9">&#9670;&nbsp;</a></span>_IWDG_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02062">2062</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaab3a38adcbc39ff111eeabe25941b35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3a38adcbc39ff111eeabe25941b35d">&#9670;&nbsp;</a></span>_IWDG_PR_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02077">2077</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafabc6debdf40469bcf2a2242253fdb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabc6debdf40469bcf2a2242253fdb42">&#9670;&nbsp;</a></span>_IWDG_PR_PRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02078">2078</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa3135f28c42b81733a637fc16be9675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3135f28c42b81733a637fc16be9675f">&#9670;&nbsp;</a></span>_IWDG_PR_PRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02079">2079</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2a82614b5287a2c84a9ff56dca001b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a82614b5287a2c84a9ff56dca001b41">&#9670;&nbsp;</a></span>_IWDG_PR_PRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_PRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler divider [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02080">2080</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3e308017bceb71e0a744efe4d34de6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e308017bceb71e0a744efe4d34de6a5">&#9670;&nbsp;</a></span>_IWDG_PR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02067">2067</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3b9a49f1bb7940087c77b12304fe9364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9a49f1bb7940087c77b12304fe9364">&#9670;&nbsp;</a></span>_IWDG_RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Reload register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02063">2063</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga656171bb413ef9421fdc289808a4ebe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656171bb413ef9421fdc289808a4ebe9">&#9670;&nbsp;</a></span>_IWDG_RLR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Timeout Watchdog Reload register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02068">2068</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae6bc1fa12031c2315dd467eccef6be27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6bc1fa12031c2315dd467eccef6be27">&#9670;&nbsp;</a></span>_MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC misc register struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01059">1059</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5c93d5fe49550de3de77255e3db887fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c93d5fe49550de3de77255e3db887fa">&#9670;&nbsp;</a></span>_MSC_CBOXS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01086">1086</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0851a8f5913e3b3a367c4793710d07a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0851a8f5913e3b3a367c4793710d07a2">&#9670;&nbsp;</a></span>_MSC_CBOXS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01087">1087</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaff3fe3d2b2f8b5f36f5917c0b840e510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3fe3d2b2f8b5f36f5917c0b840e510">&#9670;&nbsp;</a></span>_MSC_CBOXS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01088">1088</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1">&#9670;&nbsp;</a></span>_MSC_CBOXS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01089">1089</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1ac1d0d6c3e899c42610349aefde6eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac1d0d6c3e899c42610349aefde6eac">&#9670;&nbsp;</a></span>_MSC_CBOXS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01090">1090</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga13c688a61e89591823643ee90f3a4cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13c688a61e89591823643ee90f3a4cd0">&#9670;&nbsp;</a></span>_MSC_CBOXS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CBOXS5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC connection matrix selection for SMED5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01091">1091</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3a96c89ae60588b68ccabc2929fced82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a96c89ae60588b68ccabc2929fced82">&#9670;&nbsp;</a></span>_MSC_CFGP00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP00&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01060">1060</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab782cf3a23c7cc1e043f1c4488bdfd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab782cf3a23c7cc1e043f1c4488bdfd9a">&#9670;&nbsp;</a></span>_MSC_CFGP01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP01&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01061">1061</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2ff4012792ca73a700292c6df1bc1043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff4012792ca73a700292c6df1bc1043">&#9670;&nbsp;</a></span>_MSC_CFGP02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP02&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01062">1062</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4951e0307ef8b4524cad2cbb0d48d43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4951e0307ef8b4524cad2cbb0d48d43d">&#9670;&nbsp;</a></span>_MSC_CFGP03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP03&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01063">1063</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaafa59a8d8716bf28668fb402b1149e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafa59a8d8716bf28668fb402b1149e61">&#9670;&nbsp;</a></span>_MSC_CFGP04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP04&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01064">1064</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga586116ae1e11c072a4cbdbf4411dd4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586116ae1e11c072a4cbdbf4411dd4dd">&#9670;&nbsp;</a></span>_MSC_CFGP05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP05&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt control 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01065">1065</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab9b88b6867c72003301a00bd0b1b91b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b88b6867c72003301a00bd0b1b91b5">&#9670;&nbsp;</a></span>_MSC_CFGP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP15&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 1 interrupt control 5 &amp; AUX timer register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01102">1102</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8170219bd6fcda99a2f2b25cee25fcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8170219bd6fcda99a2f2b25cee25fcbb">&#9670;&nbsp;</a></span>_MSC_CFGP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP20&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01066">1066</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga90194c566e9ff40a5d1daa93c14801bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90194c566e9ff40a5d1daa93c14801bc">&#9670;&nbsp;</a></span>_MSC_CFGP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP21&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01067">1067</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gade096fbff8f8b89e95d913d155197a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade096fbff8f8b89e95d913d155197a6b">&#9670;&nbsp;</a></span>_MSC_CFGP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP22&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01068">1068</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9de1842981b0e053af88d3291dc5aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de1842981b0e053af88d3291dc5aebb">&#9670;&nbsp;</a></span>_MSC_CFGP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP23&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01069">1069</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa4f57bb73b5bd4a3c997a49cd4a94f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f57bb73b5bd4a3c997a49cd4a94f4e">&#9670;&nbsp;</a></span>_MSC_CFGP24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP24&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01070">1070</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf73a129a7ad9fd05d12250fe1b23f7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf73a129a7ad9fd05d12250fe1b23f7b5">&#9670;&nbsp;</a></span>_MSC_CFGP25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP25&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt control 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01071">1071</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6ecc1b5e75a5559f780c0ac84f390629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ecc1b5e75a5559f780c0ac84f390629">&#9670;&nbsp;</a></span>_MSC_CFGP30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP30&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC P3-0 control register input line (CMP0) (indirect addressing via _MSC_IDXADD=0x0E) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01128">1128</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga49fa07460e74543fc5605b997859dada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49fa07460e74543fc5605b997859dada">&#9670;&nbsp;</a></span>_MSC_CFGP31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP31&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC P3-1 control register input line (CMP1) (indirect addressing via _MSC_IDXADD=0x0F) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01129">1129</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae6c930f51015b8f9c88915f313075078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c930f51015b8f9c88915f313075078">&#9670;&nbsp;</a></span>_MSC_CFGP32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP32&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC P3-2 control register input line (CMP2) (indirect addressing via _MSC_IDXADD=0x10) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01130">1130</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga126c601170b6338976245f8a0fc73f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga126c601170b6338976245f8a0fc73f99">&#9670;&nbsp;</a></span>_MSC_CFGP33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGP33&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC P3-3 control register input line (CMP3) (indirect addressing via _MSC_IDXADD=0x11) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01131">1131</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga87c0fbafe059887293f635eda4a417a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c0fbafe059887293f635eda4a417a4">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_ENB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt enable [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01145">1145</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaee3358e0677f80480f434136061eebbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3358e0677f80480f434136061eebbb">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_LEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_LEV&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt request active level [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01141">1141</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae5a0f27c560e7daeecf69c39ad0d2f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a0f27c560e7daeecf69c39ad0d2f3e">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_MSK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt mask enable for polling (x=3) [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01147">1147</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac086b1c403d87de5e7ee56d62afc3168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac086b1c403d87de5e7ee56d62afc3168">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_SEL&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt request active level [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01142">1142</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae4c0f4fe5c492b16046bdede8b499439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c0f4fe5c492b16046bdede8b499439">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_SEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_SEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt request active level [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01143">1143</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga36dce9a2980b921d251612566407979c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36dce9a2980b921d251612566407979c">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_SEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_SEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt request active level [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01144">1144</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad21c0eef4833f46168befd8da46dafdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21c0eef4833f46168befd8da46dafdd">&#9670;&nbsp;</a></span>_MSC_CFGPXY_INT_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CFGPXY_INT_TYPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt type configuration IRQ/NMI (x=0..2) [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01146">1146</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7d1e594210e1708176dcaf66ccf8c404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1e594210e1708176dcaf66ccf8c404">&#9670;&nbsp;</a></span>_MSC_DACCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DAC &amp; comparator control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01076">1076</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8cdf629c379d0b5b1765c74862a34313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cdf629c379d0b5b1765c74862a34313">&#9670;&nbsp;</a></span>_MSC_DACCTR_CP3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_CP3_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable COMP3 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01175">1175</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf2993b77a3a8c7b7ab5e79ba1e032fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2993b77a3a8c7b7ab5e79ba1e032fa5">&#9670;&nbsp;</a></span>_MSC_DACCTR_CP3_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_CP3_SEL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>COMP3 reference voltage selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01176">1176</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga348378a54c6cfd749797716b818f985d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348378a54c6cfd749797716b818f985d">&#9670;&nbsp;</a></span>_MSC_DACCTR_DAC0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_DAC0_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable DAC0 and COMP0 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01171">1171</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1c4234bfa279f183b509a09733521341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4234bfa279f183b509a09733521341">&#9670;&nbsp;</a></span>_MSC_DACCTR_DAC1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_DAC1_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable DAC1 and COMP1 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01172">1172</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga476cc4b08bc28d380117ce5a9a96b50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476cc4b08bc28d380117ce5a9a96b50c">&#9670;&nbsp;</a></span>_MSC_DACCTR_DAC2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_DAC2_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable DAC2 and COMP2 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01173">1173</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf0be9f4836a0d977aff3221351907442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0be9f4836a0d977aff3221351907442">&#9670;&nbsp;</a></span>_MSC_DACCTR_DAC3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_DAC3_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable DAC3 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01174">1174</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga18482894f8d6d85a795b7e3d486b8559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18482894f8d6d85a795b7e3d486b8559">&#9670;&nbsp;</a></span>_MSC_DACCTR_DAC_BIAS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACCTR_DAC_BIAS_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC bias enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01178">1178</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacf07bb09fd1ff5073d1c829c4f8c932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf07bb09fd1ff5073d1c829c4f8c932a">&#9670;&nbsp;</a></span>_MSC_DACIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACIN0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DAC0 input data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01077">1077</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1fa21d70d5fb1c215a15919d07a72ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa21d70d5fb1c215a15919d07a72ca9">&#9670;&nbsp;</a></span>_MSC_DACIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACIN1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DAC1 input data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01078">1078</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga38262482849d1e927134f36eb7ef65a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38262482849d1e927134f36eb7ef65a4">&#9670;&nbsp;</a></span>_MSC_DACIN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACIN2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DAC2 input data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01079">1079</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa95c4f719d620e98ee3eff62d38b4ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa95c4f719d620e98ee3eff62d38b4ccc">&#9670;&nbsp;</a></span>_MSC_DACIN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACIN3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DAC3 input data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01080">1080</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7cb789aee524240da83f8692ab525686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cb789aee524240da83f8692ab525686">&#9670;&nbsp;</a></span>_MSC_DACINX_DAC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACINX_DAC_IN&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC input value [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01195">1195</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1f31d62e5e5281def27bc8e6f14484b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f31d62e5e5281def27bc8e6f14484b7">&#9670;&nbsp;</a></span>_MSC_DACINX_DAC_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACINX_DAC_IN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC input value [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01196">1196</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga169408ad4b6c133d53ed47bfe3b62001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga169408ad4b6c133d53ed47bfe3b62001">&#9670;&nbsp;</a></span>_MSC_DACINX_DAC_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACINX_DAC_IN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC input value [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01197">1197</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga77ca99e039085ea3c854b014509d3fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ca99e039085ea3c854b014509d3fbe">&#9670;&nbsp;</a></span>_MSC_DACINX_DAC_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACINX_DAC_IN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC input value [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01198">1198</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga735522102b9a2790868e7d7304bb685c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga735522102b9a2790868e7d7304bb685c">&#9670;&nbsp;</a></span>_MSC_DACINX_DAC_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DACINX_DAC_IN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>DAC input value [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01199">1199</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7d49019863f4f280aa26900fc6425809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d49019863f4f280aa26900fc6425809">&#9670;&nbsp;</a></span>_MSC_DALICKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DALICKDIV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DALI filter clock division factor (indirect addressing via _MSC_IDXADD=0x06) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01118">1118</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa2ff5979dc650c90ecfa75188bedc40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ff5979dc650c90ecfa75188bedc40f">&#9670;&nbsp;</a></span>_MSC_DALICKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DALICKSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DALI clock selection (indirect addressing via _MSC_IDXADD=0x05) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01117">1117</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1ad8de67cde89c1f92ee7b8a57b0ded6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad8de67cde89c1f92ee7b8a57b0ded6">&#9670;&nbsp;</a></span>_MSC_DALICONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_DALICONF&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC DALI filter mode configuration (indirect addressing via _MSC_IDXADD=0x07) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01119">1119</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1466ce149e3e84f4eeb8c935e454494d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1466ce149e3e84f4eeb8c935e454494d">&#9670;&nbsp;</a></span>_MSC_FTM0CKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_FTM0CKDIV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC basic timer 0 clock prescale (indirect addressing via _MSC_IDXADD=0x01) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01113">1113</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga72e7316d9abb6c8ba9b2ef21c7b863ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e7316d9abb6c8ba9b2ef21c7b863ce">&#9670;&nbsp;</a></span>_MSC_FTM0CKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_FTM0CKSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC basic timer 1/0 source clock selection (indirect addressing via _MSC_IDXADD=0x00) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01112">1112</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad070f65a423ac406b338a444ed0da07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad070f65a423ac406b338a444ed0da07c">&#9670;&nbsp;</a></span>_MSC_FTM0CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_FTM0CONF&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC basic timer 0 counter value (indirect addressing via _MSC_IDXADD=0x02) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01114">1114</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae847c2d78403fe76fff64a21d1a0335b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae847c2d78403fe76fff64a21d1a0335b">&#9670;&nbsp;</a></span>_MSC_FTM1CKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_FTM1CKDIV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC basic timer 1 clock prescale (indirect addressing via _MSC_IDXADD=0x03) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01115">1115</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabf31539523dccc156eec7b1497ae3b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf31539523dccc156eec7b1497ae3b82">&#9670;&nbsp;</a></span>_MSC_FTM1CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_FTM1CONF&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC basic timer 1 counter value (indirect addressing via _MSC_IDXADD=0x04) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01116">1116</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1b06b5b6d47f459bd549d5743c290916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b06b5b6d47f459bd549d5743c290916">&#9670;&nbsp;</a></span>_MSC_IDXADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IDXADD&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC indirect address register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01108">1108</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga32f70f3b921db32c855ba82bb74e50a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f70f3b921db32c855ba82bb74e50a0">&#9670;&nbsp;</a></span>_MSC_IDXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IDXDAT&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC indirect data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01109">1109</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5a7783ca0d091f72e2895b62b6ce53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a7783ca0d091f72e2895b62b6ce53e">&#9670;&nbsp;</a></span>_MSC_INPP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 input data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01074">1074</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad2236539849c5394c996fa43ad59b1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2236539849c5394c996fa43ad59b1c5">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [0] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01160">1160</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga06393155db37728bb2e316f08cf35c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06393155db37728bb2e316f08cf35c26">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [1] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01161">1161</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga550605d086843cbc7900e9833aba040c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550605d086843cbc7900e9833aba040c">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [2] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01162">1162</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ede1f90bd4844e86300311d91b4d657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ede1f90bd4844e86300311d91b4d657">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [3] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01163">1163</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf85e83b5220955068220e0044a4321f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85e83b5220955068220e0044a4321f4">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [4] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01164">1164</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1e73c62bd44aab5d7d59d41113a9c7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e73c62bd44aab5d7d59d41113a9c7b6">&#9670;&nbsp;</a></span>_MSC_INPP2_IN_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2_IN_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>port 2 [5] input signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01165">1165</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0fdf957d4517b9f0daabcd5c285eb78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fdf957d4517b9f0daabcd5c285eb78b">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC INPP2 aux. register 1 (indirect addressing via _MSC_IDXADD=0x08) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01120">1120</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac758e94d655cfba1c860c9c067a7bde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac758e94d655cfba1c860c9c067a7bde0">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[0] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01330">1330</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3a70adc928505f8ff74d580819947ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a70adc928505f8ff74d580819947ba1">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[1] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01331">1331</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga57ff861edcb45f523eb56e8aaed71c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ff861edcb45f523eb56e8aaed71c02">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[2] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01332">1332</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4b0aa15ecde2bbfed8b9ea27e1361fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b0aa15ecde2bbfed8b9ea27e1361fd9">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[3] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01333">1333</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab4842ba381db95d994ced5660c7d1985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4842ba381db95d994ced5660c7d1985">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[4] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01334">1334</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga59c580fd2f08ac554b2b4aa8defe416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c580fd2f08ac554b2b4aa8defe416c">&#9670;&nbsp;</a></span>_MSC_INPP2AUX1_PULLUP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX1_PULLUP5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[5] pull-up enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01335">1335</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab9a0a67b26155455ac689d1fed457cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a0a67b26155455ac689d1fed457cf4">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC INPP2 aux. register 2 (indirect addressing via _MSC_IDXADD=0x09) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01121">1121</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga390f7c784db0818a50e7a16fc7c739bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390f7c784db0818a50e7a16fc7c739bf">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP0_IMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP0_IMSK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP0 interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01350">1350</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5758fd4345269b0488ab03bbd004fff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5758fd4345269b0488ab03bbd004fff6">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[0] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01344">1344</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf0908c4dffaa6e7bcfe0c2bb941005eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0908c4dffaa6e7bcfe0c2bb941005eb">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[1] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01345">1345</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga428cd59a4c976910eab9fd760f4578ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga428cd59a4c976910eab9fd760f4578ea">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[2] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01346">1346</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[3] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01347">1347</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga76f278fbec9a3e73f59163c97490ee02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f278fbec9a3e73f59163c97490ee02">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[4] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01348">1348</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5a2dc57f1edd12543c21b221b4977523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2dc57f1edd12543c21b221b4977523">&#9670;&nbsp;</a></span>_MSC_INPP2AUX2_INPP2_IMSK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP2AUX2_INPP2_IMSK5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>INPP2[5] interrupt mask enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01349">1349</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaacd6b1c1a149905c9d3714c4086883c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd6b1c1a149905c9d3714c4086883c6">&#9670;&nbsp;</a></span>_MSC_INPP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 3 (COMP) input register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01105">1105</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga128387eae5601155d30fbadc06e6b3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128387eae5601155d30fbadc06e6b3fe">&#9670;&nbsp;</a></span>_MSC_INPP3_COMP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP3_COMP_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>COMP0 output signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01281">1281</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga18d54025d597a1d7105e0698342cb44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d54025d597a1d7105e0698342cb44d">&#9670;&nbsp;</a></span>_MSC_INPP3_COMP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP3_COMP_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>COMP1 output signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01282">1282</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga688bc9b77e9c55f34aad7b4e48f76c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga688bc9b77e9c55f34aad7b4e48f76c4b">&#9670;&nbsp;</a></span>_MSC_INPP3_COMP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP3_COMP_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>COMP2 output signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01283">1283</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaee0f9c9cd77baf6123bcc4ffe5911af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee0f9c9cd77baf6123bcc4ffe5911af4">&#9670;&nbsp;</a></span>_MSC_INPP3_COMP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_INPP3_COMP_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>COMP3 output signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01284">1284</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9cffd73108e5da27bd40af5ab41ee744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cffd73108e5da27bd40af5ab41ee744">&#9670;&nbsp;</a></span>_MSC_IOMXP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port P0 alternate function MUX control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01106">1106</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8081740639607cbb5be5e34b92c36c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8081740639607cbb5be5e34b92c36c7b">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P010</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P010&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [1:0] I/O multiplexing scheme [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01288">1288</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga338f5d937c7ad55d63f2f8b39e68f70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338f5d937c7ad55d63f2f8b39e68f70f">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P010_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P010_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [1:0] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01289">1289</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab107d4cc731020c2d2039b697fd79257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab107d4cc731020c2d2039b697fd79257">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P010_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P010_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [1:0] I/O multiplexing scheme [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01290">1290</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8933e916ecd452a11c47ae7b546fdf61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8933e916ecd452a11c47ae7b546fdf61">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P032</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P032&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [3:2] I/O multiplexing scheme [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01291">1291</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadd55f3522bde400f6c3bdd5ff9274c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd55f3522bde400f6c3bdd5ff9274c70">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P032_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P032_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [3:2] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01292">1292</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga527fe395edfe0435096e2a3ecbaf2aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527fe395edfe0435096e2a3ecbaf2aa5">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P032_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P032_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [3:2] I/O multiplexing scheme [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01293">1293</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga12a0480fc3f8f1788ce8bba2c3a233b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12a0480fc3f8f1788ce8bba2c3a233b8">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P054</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P054&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [5:4] I/O multiplexing scheme [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01294">1294</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8329a92d9da1ba8bda762e72ee44d900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8329a92d9da1ba8bda762e72ee44d900">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P054_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P054_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [5:4] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01295">1295</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga419c52e45ee2f58d2adac56cc245d040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga419c52e45ee2f58d2adac56cc245d040">&#9670;&nbsp;</a></span>_MSC_IOMXP0_SEL_P054_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP0_SEL_P054_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port0 [5:4] I/O multiplexing scheme [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01296">1296</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga315a52bb2b5f58ca03b11fc574f23fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315a52bb2b5f58ca03b11fc574f23fc6">&#9670;&nbsp;</a></span>_MSC_IOMXP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port P1 alternate function MUX control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01107">1107</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2607b6b794dd844ed3f691303bd5266f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2607b6b794dd844ed3f691303bd5266f">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [0] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01300">1300</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ad4de2ba7ab0f90d0ac77413bb74a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad4de2ba7ab0f90d0ac77413bb74a39">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P11&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [1] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01301">1301</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacd6aa273212f4a0f2663320583c8ca3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd6aa273212f4a0f2663320583c8ca3e">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P12&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [2] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01302">1302</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab77f0e2ec2a1593aa907da63dcea4f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab77f0e2ec2a1593aa907da63dcea4f82">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P13&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [3] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01303">1303</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac9475c204eed727cea24a9535440f02a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9475c204eed727cea24a9535440f02a">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P14&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [4] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01304">1304</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7f4b741f0339be3bd16958ceb446fb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4b741f0339be3bd16958ceb446fb4d">&#9670;&nbsp;</a></span>_MSC_IOMXP1_SEL_P15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP1_SEL_P15&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Port1 [5] I/O multiplexing scheme [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01305">1305</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8bb2f1947dab9fe461ded2bf75f03c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb2f1947dab9fe461ded2bf75f03c77">&#9670;&nbsp;</a></span>_MSC_IOMXP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXP2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC Port P2 alternate function MUX control register (indirect addressing via _MSC_IDXADD=0x13. Note: missing in RM v1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01133">1133</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga268155482541b3d70c6a235b85b0d3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268155482541b3d70c6a235b85b0d3d1">&#9670;&nbsp;</a></span>_MSC_IOMXSMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMED I/O MUX control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01092">1092</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabf0e0c77eb69ec994374b9409a2e9d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0e0c77eb69ec994374b9409a2e9d67">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SEL_FSMEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SEL_FSMEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable SMED FSM status signals multiplexing on P0[2:0] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01273">1273</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacb7f4ee819b64001b210e83f68d85245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7f4ee819b64001b210e83f68d85245">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SEL_FSMEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SEL_FSMEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable SMED FSM status signals multiplexing on P0[5:3] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01278">1278</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8f2b29982b3f0d720181be421c20b682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2b29982b3f0d720181be421c20b682">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL0&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[2:0] [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01269">1269</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf0d37b9c855d418cabe4e0377fda8444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d37b9c855d418cabe4e0377fda8444">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL00&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[2:0] [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01270">1270</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga04bca04a9910e434cde7dfe7406fe705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bca04a9910e434cde7dfe7406fe705">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL01&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[2:0] [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01271">1271</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae5f073f0712337ee8a52a76938be5e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f073f0712337ee8a52a76938be5e36">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL02&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[2:0] [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01272">1272</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga549c8f09a7e67f4758d8d5c976e848f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549c8f09a7e67f4758d8d5c976e848f8">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL1&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[5:3] [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01274">1274</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5d99fc5ca20166df80e7e10ebb0caa52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d99fc5ca20166df80e7e10ebb0caa52">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[5:3] [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01275">1275</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga28019f0186ab86adc8a3defc1f9db85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28019f0186ab86adc8a3defc1f9db85a">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL11&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[5:3] [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01276">1276</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga264d612abac78ef996384aa584c16dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264d612abac78ef996384aa584c16dde">&#9670;&nbsp;</a></span>_MSC_IOMXSMD_SMD_FSMSL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IOMXSMD_SMD_FSMSL12&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED FSM status multiplexing output selection line for P0[5:3] [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01277">1277</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga81639d71a079ebe08834aa5d8e61e959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81639d71a079ebe08834aa5d8e61e959">&#9670;&nbsp;</a></span>_MSC_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC registers reset value (all 0x00) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01137">1137</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga70fc2b7a43d1d95af64578d5db08e98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70fc2b7a43d1d95af64578d5db08e98a">&#9670;&nbsp;</a></span>_MSC_SMDCFG01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMED0 &amp; SMED1 global configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01081">1081</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga38d60748195ce6a8ad3f6b1424e43e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d60748195ce6a8ad3f6b1424e43e46">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD0_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD0_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM0 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01203">1203</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab7fda89b89b8c63e0912bb050e79169a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7fda89b89b8c63e0912bb050e79169a">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD0_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD0_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01204">1204</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga099fdccd4dc55afbdc9463cd23dc0488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099fdccd4dc55afbdc9463cd23dc0488">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD0_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD0_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01205">1205</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga581be8500097176d712b00bc166a406c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga581be8500097176d712b00bc166a406c">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD0_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD0_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01206">1206</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3bba0986823321a524076ad67bc6d180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bba0986823321a524076ad67bc6d180">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD0_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD0_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED0 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01207">1207</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD1_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD1_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM1 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01208">1208</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5f246d894f4347231bca1ac1ce8dc51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f246d894f4347231bca1ac1ce8dc51a">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD1_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD1_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01209">1209</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ae84cccfc257659b88abddc5ae99844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae84cccfc257659b88abddc5ae99844">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD1_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD1_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01210">1210</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab057f2aa9cbc7267fb829e3fad8bd2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab057f2aa9cbc7267fb829e3fad8bd2d1">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD1_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD1_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01211">1211</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac3a721c75df713b231b9441566f938f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3a721c75df713b231b9441566f938f9">&#9670;&nbsp;</a></span>_MSC_SMDCFG01_SMD1_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG01_SMD1_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED1 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01212">1212</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3454fc65b0c3107171717746368ab71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3454fc65b0c3107171717746368ab71f">&#9670;&nbsp;</a></span>_MSC_SMDCFG23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMED2 &amp; SMED3 global configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01082">1082</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafd69a9fcd9401d5151d44b46ea0e3199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd69a9fcd9401d5151d44b46ea0e3199">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD2_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD2_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM2 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01215">1215</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae58a3527ed8e7b47cb159284f4ddd9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58a3527ed8e7b47cb159284f4ddd9a4">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD2_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD2_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01216">1216</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3f1e5da0026fbe7663b6349dc06a415c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1e5da0026fbe7663b6349dc06a415c">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD2_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD2_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01217">1217</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3e5a0a6776ec0fb78420290dd0fdbb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5a0a6776ec0fb78420290dd0fdbb24">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD2_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD2_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01218">1218</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga33fd504ec7aae648a4869ed981ccbaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33fd504ec7aae648a4869ed981ccbaaf">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD2_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD2_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED2 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01219">1219</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa1e50320eead058a413a305bf259ec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1e50320eead058a413a305bf259ec0d">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD3_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD3_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM3 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01220">1220</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga437cca2ce5d63ffec229cf2db96ba00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437cca2ce5d63ffec229cf2db96ba00f">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD3_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD3_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01221">1221</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7dcd4fcaa3134fef6d2d990aa854cb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dcd4fcaa3134fef6d2d990aa854cb3d">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD3_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD3_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01222">1222</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3315ba4765a2190261b72d634104ae1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3315ba4765a2190261b72d634104ae1c">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD3_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD3_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01223">1223</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafa79d8ad2313900df68f998124b4832d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa79d8ad2313900df68f998124b4832d">&#9670;&nbsp;</a></span>_MSC_SMDCFG23_SMD3_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG23_SMD3_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED3 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01224">1224</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad25024257fad761d8f78b64e2d7c460a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad25024257fad761d8f78b64e2d7c460a">&#9670;&nbsp;</a></span>_MSC_SMDCFG45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMED4 &amp; SMED5 global configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01083">1083</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac4774e125d7c16c0ef276a28d482af82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4774e125d7c16c0ef276a28d482af82">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD4_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD4_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM4 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01227">1227</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa78abaabc53e57f2315a2e60aa4adfea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78abaabc53e57f2315a2e60aa4adfea">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD4_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD4_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01228">1228</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5fb88900e2fec7cb4071d727ad9b7984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb88900e2fec7cb4071d727ad9b7984">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD4_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD4_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01229">1229</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac5f15f685e7dc89c74ff094b806fe16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f15f685e7dc89c74ff094b806fe16d">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD4_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD4_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01230">1230</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga395fd18882117b6cda325ae72ab20c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395fd18882117b6cda325ae72ab20c03">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD4_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD4_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED4 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01231">1231</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1897582f286565399710d074c6c77220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1897582f286565399710d074c6c77220">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD5_DRVOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD5_DRVOUT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM5 control merge output signal in coupled mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01232">1232</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf2b30ffb9bfcbd394d05d6f55eca7630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b30ffb9bfcbd394d05d6f55eca7630">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD5_GLBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD5_GLBCONF&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 global configuration [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01233">1233</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga70aac9862236037e011371d469964878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70aac9862236037e011371d469964878">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD5_GLBCONF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD5_GLBCONF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 global configuration [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01234">1234</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga079cf92414af5fcbacb09d8cbad17682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079cf92414af5fcbacb09d8cbad17682">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD5_GLBCONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD5_GLBCONF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 global configuration [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01235">1235</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa54cab33ed0d3ba6fe51c24786d4fb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa54cab33ed0d3ba6fe51c24786d4fb28">&#9670;&nbsp;</a></span>_MSC_SMDCFG45_SMD5_GLBCONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMDCFG45_SMD5_GLBCONF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMED5 global configuration [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01236">1236</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga87f2a8a388bf824fe1539af8fc42726a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f2a8a388bf824fe1539af8fc42726a">&#9670;&nbsp;</a></span>_MSC_SMSWEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMEDs software events. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01084">1084</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaceaf755913ec0a19c5e5ed8ce70bba8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceaf755913ec0a19c5e5ed8ce70bba8f">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED0 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01239">1239</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4195566abb4eeb5bfc8ba67c2d418dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4195566abb4eeb5bfc8ba67c2d418dff">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED1 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01240">1240</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaff0a478e0991d4e8c004c5c280509a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff0a478e0991d4e8c004c5c280509a7b">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED2 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01241">1241</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga49863fbe4441698a33ba80bf0cc3280c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49863fbe4441698a33ba80bf0cc3280c">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED3 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01242">1242</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3a327a9cb441fb45cd34f358ab157174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a327a9cb441fb45cd34f358ab157174">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED4 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01243">1243</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3b3af03ffcdfd34f1c7a0019fc103320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3af03ffcdfd34f1c7a0019fc103320">&#9670;&nbsp;</a></span>_MSC_SMSWEV_SW5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMSWEV_SW5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>software event on SMED5 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01244">1244</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4c28b31f686cfc0482eb13a72114c728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c28b31f686cfc0482eb13a72114c728">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC SMEDs unlock register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01085">1085</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gada547b3797aea0e88f2d6ff830c10e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada547b3797aea0e88f2d6ff830c10e72">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_UNLOCK_01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_UNLOCK_01&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>unlock SMED0/1 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01251">1251</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga54a3f0db0788887bb5457cc2345bdaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a3f0db0788887bb5457cc2345bdaf2">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_UNLOCK_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_UNLOCK_23&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>unlock SMED2/3 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01252">1252</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga25f68392beac40d5c139437d0b391bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25f68392beac40d5c139437d0b391bb5">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_UNLOCK_45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_UNLOCK_45&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>unlock SMED4/5 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01253">1253</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga017f2a17fee302eb0b4a12f641ea83ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017f2a17fee302eb0b4a12f641ea83ea">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_USE_UNLOCK_01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_USE_UNLOCK_01&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable unlock for SMED0/1 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01248">1248</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab3f84f39c3915de54f61d57ee6dc11c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f84f39c3915de54f61d57ee6dc11c2">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_USE_UNLOCK_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_USE_UNLOCK_23&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable unlock for SMED2/3 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01249">1249</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabbf01941b0743f7fb6f05173a01d66ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf01941b0743f7fb6f05173a01d66ce">&#9670;&nbsp;</a></span>_MSC_SMUNLOCK_USE_UNLOCK_45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_SMUNLOCK_USE_UNLOCK_45&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable unlock for SMED4/5 (only in coupled mode)[0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01250">1250</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf93dd12c7094f67fc83315ad99041d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf93dd12c7094f67fc83315ad99041d56">&#9670;&nbsp;</a></span>_MSC_STSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSP0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 0 interrupt status. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01072">1072</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae9d574f54e9b8308e47ca53251a37f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d574f54e9b8308e47ca53251a37f8e">&#9670;&nbsp;</a></span>_MSC_STSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSP1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 1 &amp; AUX timer interrupt status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01103">1103</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad540233244eb0b8423224915030a0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad540233244eb0b8423224915030a0c9f">&#9670;&nbsp;</a></span>_MSC_STSP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSP2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC port 2 interrupt status. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01073">1073</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga80da40596c79420dcd0e5bea3d19610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80da40596c79420dcd0e5bea3d19610b">&#9670;&nbsp;</a></span>_MSC_STSP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSP3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>MSC Port 3 status register (CMP) (indirect addressing via _MSC_IDXADD=0x12) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01132">1132</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga47c1e16f4e8b082d8479f713b4194edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c1e16f4e8b082d8479f713b4194edd">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[0] or timer 0 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01151">1151</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab2d548f0b9839f8c3be462c4d3f05cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d548f0b9839f8c3be462c4d3f05cfd">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[1] or timer 1 [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01152">1152</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2243a7f41a6cd1b22f0777391cc02acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2243a7f41a6cd1b22f0777391cc02acf">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[2] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01153">1153</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga40df16c587ade44abf20303d57cbb21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40df16c587ade44abf20303d57cbb21f">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[3] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01154">1154</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafadd87753b75ed5a1751af7b5a26704c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadd87753b75ed5a1751af7b5a26704c">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[4] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01155">1155</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8517373098a6ad0f624970131956c14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8517373098a6ad0f624970131956c14d">&#9670;&nbsp;</a></span>_MSC_STSPX_INT_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STSPX_INT_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>interrupt pending for port2[5] or CCO aux timer [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01156">1156</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga90095a47257c6b94a44a419764710b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90095a47257c6b94a44a419764710b42">&#9670;&nbsp;</a></span>_NDEVID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _NDEVID0&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Complementary Device Identifier byte 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03848">3848</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac4caca933fe53d95300912e922459f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4caca933fe53d95300912e922459f2b">&#9670;&nbsp;</a></span>_NDEVID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _NDEVID1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>ComplementaryDevice Identifier byte 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03850">3850</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7e9923c7a6fdc9555d181bba675084a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9923c7a6fdc9555d181bba675084a8">&#9670;&nbsp;</a></span>_PORT_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00378">378</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga90f640195df00b22a5c2dc2aada9b0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f640195df00b22a5c2dc2aada9b0ce">&#9670;&nbsp;</a></span>_PORT_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00379">379</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaaab54fa8da2b3f5774fda6c37d0f4326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab54fa8da2b3f5774fda6c37d0f4326">&#9670;&nbsp;</a></span>_PORT_DDR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_DDR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx direction register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00377">377</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6c135f66cd3457c165de8417c8ce30f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c135f66cd3457c165de8417c8ce30f3">&#9670;&nbsp;</a></span>_PORT_ODR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_ODR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx output register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00376">376</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafdf0fd8e95a02859b5dddebc0c6888b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf0fd8e95a02859b5dddebc0c6888b5">&#9670;&nbsp;</a></span>_PORT_PIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00383">383</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3c1630e28e272ab2583f2818775b267c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1630e28e272ab2583f2818775b267c">&#9670;&nbsp;</a></span>_PORT_PIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00384">384</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1dc29d07f2f157b3379f6fb8793966c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc29d07f2f157b3379f6fb8793966c0">&#9670;&nbsp;</a></span>_PORT_PIN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00385">385</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac297ba2a0f728978270068f807151d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac297ba2a0f728978270068f807151d33">&#9670;&nbsp;</a></span>_PORT_PIN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00386">386</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">&#9670;&nbsp;</a></span>_PORT_PIN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00387">387</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga06906795786eb83d272ba6ef5632aa3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06906795786eb83d272ba6ef5632aa3d">&#9670;&nbsp;</a></span>_PORT_PIN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00388">388</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaed70079bee0ac10eb65de61a40e30384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed70079bee0ac10eb65de61a40e30384">&#9670;&nbsp;</a></span>_PORT_PIN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00389">389</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae95f30db839768da616bc9d7674b6ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95f30db839768da616bc9d7674b6ff3">&#9670;&nbsp;</a></span>_PORT_PIN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PORT_PIN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PORTx bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00390">390</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga44f69a4146a141cb4830f44fe74a3b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f69a4146a141cb4830f44fe74a3b0b">&#9670;&nbsp;</a></span>_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Reset module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01536">1536</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae8df0f3b5dc48d3a0af57126039f37ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8df0f3b5dc48d3a0af57126039f37ac">&#9670;&nbsp;</a></span>_RST_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Reset module status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01537">1537</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9cebfa9792934fb059b445b420a14da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cebfa9792934fb059b445b420a14da9">&#9670;&nbsp;</a></span>_RST_SR_EMCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_EMCF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>EMC reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01544">1544</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga88b0bf6035d9c4ae2dc6950627e7672e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b0bf6035d9c4ae2dc6950627e7672e">&#9670;&nbsp;</a></span>_RST_SR_ILLOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_ILLOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Illegal opcode reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01542">1542</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae558a0a7c561385ae7f81a761df74679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae558a0a7c561385ae7f81a761df74679">&#9670;&nbsp;</a></span>_RST_SR_IWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_IWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Independent Watchdog reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01541">1541</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga01d6c75d076581476b7cf54426e7b7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d6c75d076581476b7cf54426e7b7eb">&#9670;&nbsp;</a></span>_RST_SR_SWIMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_SWIMF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SWIM reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01543">1543</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0c4a9b04f8f89f096ba180f63bb78f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4a9b04f8f89f096ba180f63bb78f0d">&#9670;&nbsp;</a></span>_RST_SR_WWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR_WWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog reset flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01540">1540</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa2a3629fd36066aaa3b7191062dc9a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">&#9670;&nbsp;</a></span>_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((volatile type*) (addr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>peripheral register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00187">187</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8fdc9e584cbd8242e4cd8237935c5d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdc9e584cbd8242e4cd8237935c5d38">&#9670;&nbsp;</a></span>_SMED_CFG_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Timer configuration register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03669">3669</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8d6a19a5637e79069548a85431619042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d6a19a5637e79069548a85431619042">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_NUM&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers to be temporary incremented selection [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03734">3734</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad9f78608f72185528ab61b9ec93cf425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f78608f72185528ab61b9ec93cf425">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_NUM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_NUM0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers to be temporary incremented selection [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03735">3735</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa9f7c5a2337a58775ee8175d1f349487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f7c5a2337a58775ee8175d1f349487">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_NUM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_NUM1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers to be temporary incremented selection [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03736">3736</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeac7c2412a171cf438ba3e0d66c89cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeac7c2412a171cf438ba3e0d66c89cc1">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_UPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_UPD&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers update mode [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03737">3737</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadd1005cdf18011d995abbb2739e53845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1005cdf18011d995abbb2739e53845">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_UPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_UPD0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers update mode [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03738">3738</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7a668fa80d5b6d87c3135cffad7e459f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a668fa80d5b6d87c3135cffad7e459f">&#9670;&nbsp;</a></span>_SMED_CFG_TIM_UPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CFG_TIM_UPD1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>time registers update mode [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03739">3739</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab65a56dadfdc8104fb56d8589b555e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65a56dadfdc8104fb56d8589b555e0f">&#9670;&nbsp;</a></span>_SMED_CTR_DTR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_DTR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Dithering register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03645">3645</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8059fdcec130f6d1386d9bdada0abd3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8059fdcec130f6d1386d9bdada0abd3c">&#9670;&nbsp;</a></span>_SMED_CTR_FSM_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_FSM_ENA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>synchronous FSM enable [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03682">3682</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga27ff25c16d6f838d03b247603a15270f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27ff25c16d6f838d03b247603a15270f">&#9670;&nbsp;</a></span>_SMED_CTR_INP_EL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_EL_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Asy_Enable input characteristic definition [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03703">3703</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4505f0c1b1f2cf5f754a075d0f1f7fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4505f0c1b1f2cf5f754a075d0f1f7fe8">&#9670;&nbsp;</a></span>_SMED_CTR_INP_EL_INSIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_EL_INSIG&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external InSig input characteristic definition [2:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03699">3699</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac9d4590c750191f38cc88dd102540466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9d4590c750191f38cc88dd102540466">&#9670;&nbsp;</a></span>_SMED_CTR_INP_EL_INSIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_EL_INSIG0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external InSig input characteristic definition [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03700">3700</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5d52f3cef1073d56732327cd74d03228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d52f3cef1073d56732327cd74d03228">&#9670;&nbsp;</a></span>_SMED_CTR_INP_EL_INSIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_EL_INSIG1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external InSig input characteristic definition [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03701">3701</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac282a453c0aad1f3e7f157871fdb9aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac282a453c0aad1f3e7f157871fdb9aad">&#9670;&nbsp;</a></span>_SMED_CTR_INP_EL_INSIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_EL_INSIG2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external InSig input characteristic definition [2] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03702">3702</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac26377352832eab44dcc89ba424ea837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac26377352832eab44dcc89ba424ea837">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RAIS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RAIS_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Asy_Enable input polarity level definition [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03698">3698</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9f3849c9781bd5c7b127263e8a9b4060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3849c9781bd5c7b127263e8a9b4060">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Control input register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03644">3644</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac6bf257f874d2ad8d455452ef646547e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6bf257f874d2ad8d455452ef646547e">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RS_INSIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RS_INSIG&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external event input polarity level definition [2:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03694">3694</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad45f0f7c42d8351967036a94517bcee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad45f0f7c42d8351967036a94517bcee8">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RS_INSIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RS_INSIG0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external event input polarity level definition [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03695">3695</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga10a4956c5e5f68f72cd34033e7605466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a4956c5e5f68f72cd34033e7605466">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RS_INSIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RS_INSIG1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external event input polarity level definition [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03696">3696</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacadc149854826fdd61e8cfe05fa04f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacadc149854826fdd61e8cfe05fa04f92">&#9670;&nbsp;</a></span>_SMED_CTR_INP_RS_INSIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_INP_RS_INSIG2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external event input polarity level definition [2] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03697">3697</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf613640d177069a4da3f58d5abdc3b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf613640d177069a4da3f58d5abdc3b5b">&#9670;&nbsp;</a></span>_SMED_CTR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03642">3642</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga36f7620a232b5e20cacac56b2fb537c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f7620a232b5e20cacac56b2fb537c8">&#9670;&nbsp;</a></span>_SMED_CTR_START_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_START_CNT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>start counter [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03681">3681</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9699aaf11a46e9caa430c09f56e6c3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9699aaf11a46e9caa430c09f56e6c3ba">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_DITHER_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_DITHER_VAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the CTR_DTHR register [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03690">3690</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga53fd9b582c33a9e05e0a8134ba0ffd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53fd9b582c33a9e05e0a8134ba0ffd8e">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Control timer register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03643">3643</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaba1b2a8d8eb65bf247f937738efa093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1b2a8d8eb65bf247f937738efa093b">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_TIME_T0_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_TIME_T0_VAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T0 register [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03686">3686</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabbb93624417e0602cdeabda6e5354ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb93624417e0602cdeabda6e5354ee1">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_TIME_T1_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_TIME_T1_VAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T1 register [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03687">3687</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga84abadf0b4efa5e590f35466d72fbe08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84abadf0b4efa5e590f35466d72fbe08">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_TIME_T2_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_TIME_T2_VAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T2 register [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03688">3688</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2516e17bb58e17ba06d0d1347014cd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2516e17bb58e17ba06d0d1347014cd5b">&#9670;&nbsp;</a></span>_SMED_CTR_TMR_TIME_T3_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_CTR_TMR_TIME_T3_VAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T3 register [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03689">3689</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabe317f37dce8b621f658724f9ef0a9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe317f37dce8b621f658724f9ef0a9e3">&#9670;&nbsp;</a></span>_SMED_DMP_CPL_IT_GE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_CPL_IT_GE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>lock together SMEDn_GSTS and SMEDn_IRQ reset signal [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03785">3785</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaef695b26cae9f7e7833cd1a55dfb4540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef695b26cae9f7e7833cd1a55dfb4540">&#9670;&nbsp;</a></span>_SMED_DMP_DMP_EVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_DMP_EVER&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dump update mode all [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03784">3784</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1a747fa2b466980976281efc9dc4f059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a747fa2b466980976281efc9dc4f059">&#9670;&nbsp;</a></span>_SMED_DMP_DMPE_EX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_DMPE_EX0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dump update mode for InSig[0] event [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03781">3781</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaff8661d4080670bf9b290a2964ebf85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8661d4080670bf9b290a2964ebf85a">&#9670;&nbsp;</a></span>_SMED_DMP_DMPE_EX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_DMPE_EX1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dump update mode for InSig[1] event [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03782">3782</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0023cc1c54733b4bd2acc4525467052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0023cc1c54733b4bd2acc4525467052f">&#9670;&nbsp;</a></span>_SMED_DMP_DMPE_EX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_DMPE_EX2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dump update mode for InSig[2] event [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03783">3783</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab29181a53007f3e27f6a32b765988489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29181a53007f3e27f6a32b765988489">&#9670;&nbsp;</a></span>_SMED_DMP_H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Dump counter MSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03671">3671</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga51427b76bb97c4af29518e7a64e009da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51427b76bb97c4af29518e7a64e009da">&#9670;&nbsp;</a></span>_SMED_DMP_L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Dump counter LSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03670">3670</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae5944133e136247b03de26527e470f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5944133e136247b03de26527e470f41">&#9670;&nbsp;</a></span>_SMED_DMP_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_DMP_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Dump enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03676">3676</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0731ce55753645c026500c285767a3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0731ce55753645c026500c285767a3b1">&#9670;&nbsp;</a></span>_SMED_FSM_STS_EVINP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_EVINP&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>event input signals [2:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03794">3794</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga420f803788a63007e2af709be8508979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420f803788a63007e2af709be8508979">&#9670;&nbsp;</a></span>_SMED_FSM_STS_EVINP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_EVINP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>event input signals [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03795">3795</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaedd3d4facc20c55928298f61f5d55803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedd3d4facc20c55928298f61f5d55803">&#9670;&nbsp;</a></span>_SMED_FSM_STS_EVINP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_EVINP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>event input signals [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03796">3796</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf3d9debe30320f5b9f5f88332d3b6f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3d9debe30320f5b9f5f88332d3b6f86">&#9670;&nbsp;</a></span>_SMED_FSM_STS_EVINP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_EVINP2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>event input signals [2] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03797">3797</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4">&#9670;&nbsp;</a></span>_SMED_FSM_STS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_FSM&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>finite state machine state variable [2:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03789">3789</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7220872aed1f5ea3dca7618c8064c5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7220872aed1f5ea3dca7618c8064c5f3">&#9670;&nbsp;</a></span>_SMED_FSM_STS_FSM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_FSM0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>finite state machine state variable [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03790">3790</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga969a0311ae3b543713ada8e777dc597e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga969a0311ae3b543713ada8e777dc597e">&#9670;&nbsp;</a></span>_SMED_FSM_STS_FSM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_FSM1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>finite state machine state variable [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03791">3791</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a">&#9670;&nbsp;</a></span>_SMED_FSM_STS_FSM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_FSM2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>finite state machine state variable [2] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03792">3792</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7d8c2ad28bd396d04f147710d8a86103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8c2ad28bd396d04f147710d8a86103">&#9670;&nbsp;</a></span>_SMED_FSM_STS_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_PWM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM output signal [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03793">3793</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga54d5e6bdd93141f45b6075f55dde2bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d5e6bdd93141f45b6075f55dde2bba">&#9670;&nbsp;</a></span>_SMED_FSM_STS_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_FSM_STS_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn FSM status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03677">3677</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6ee6e0448286f8c34e783ba696315345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee6e0448286f8c34e783ba696315345">&#9670;&nbsp;</a></span>_SMED_GSTS_CNT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_CNT_FLAG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter reset flag when dump is enabled [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03746">3746</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac2a830776ebdbc3bdeee43979be2fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a830776ebdbc3bdeee43979be2fbcf">&#9670;&nbsp;</a></span>_SMED_GSTS_DMP_LK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_DMP_LK&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter dump status [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03747">3747</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4e7e9bffd6df9365bbbed8880f471c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7e9bffd6df9365bbbed8880f471c57">&#9670;&nbsp;</a></span>_SMED_GSTS_DMP_LK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_DMP_LK0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter dump status [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03748">3748</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac629c633df6d3a3b89021dd051b7bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac629c633df6d3a3b89021dd051b7bf39">&#9670;&nbsp;</a></span>_SMED_GSTS_DMP_LK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_DMP_LK1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter dump status [1] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03749">3749</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2744746bc3e720770abbb394ca73d041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2744746bc3e720770abbb394ca73d041">&#9670;&nbsp;</a></span>_SMED_GSTS_EVENT_OV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_EVENT_OV&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>event overflow flag [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03750">3750</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4fda477fb0817512ab403e4912e54cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fda477fb0817512ab403e4912e54cff">&#9670;&nbsp;</a></span>_SMED_GSTS_EX0_DUMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_EX0_DUMP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dumping cause flag InSig[0] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03743">3743</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae257f01c9a7daf04e444065fa902c806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae257f01c9a7daf04e444065fa902c806">&#9670;&nbsp;</a></span>_SMED_GSTS_EX1_DUMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_EX1_DUMP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dumping cause flag InSig[1] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03744">3744</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6009af0ae2b6781ed4b5206fd7905c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6009af0ae2b6781ed4b5206fd7905c20">&#9670;&nbsp;</a></span>_SMED_GSTS_EX2_DUMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_EX2_DUMP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>dumping cause flag InSig[2] [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03745">3745</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1aff442a63e0d520de4a3de585d4b45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aff442a63e0d520de4a3de585d4b45a">&#9670;&nbsp;</a></span>_SMED_GSTS_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_GSTS_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn General status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03672">3672</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadad9dfe54583436d27f15549070d135a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad9dfe54583436d27f15549070d135a">&#9670;&nbsp;</a></span>_SMED_IER_CNT_OV_E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_CNT_OV_E&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter overflow interrupt enable [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03764">3764</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga87091d72961521238a06a36c1ef620ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87091d72961521238a06a36c1ef620ad">&#9670;&nbsp;</a></span>_SMED_IER_IT_EN_EX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_EN_EX0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[0] capture interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03765">3765</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeae0b070c24e6bfbf33dbba0949f43ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae0b070c24e6bfbf33dbba0949f43ce">&#9670;&nbsp;</a></span>_SMED_IER_IT_EN_EX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_EN_EX1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[1] capture interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03766">3766</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad61517a8c9d1cb8d77d49a06c7f58be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61517a8c9d1cb8d77d49a06c7f58be3">&#9670;&nbsp;</a></span>_SMED_IER_IT_EN_EX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_EN_EX2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[2] capture interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03767">3767</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaafbd3cd1f45371a6d47881c14fb8016a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafbd3cd1f45371a6d47881c14fb8016a">&#9670;&nbsp;</a></span>_SMED_IER_IT_STA_S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_STA_S0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(0) transition interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03768">3768</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3c8dbffba046fdf573049044c6e37480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8dbffba046fdf573049044c6e37480">&#9670;&nbsp;</a></span>_SMED_IER_IT_STA_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_STA_S1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(1) transition interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03769">3769</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4469e85848549197fdcbf681c1779993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4469e85848549197fdcbf681c1779993">&#9670;&nbsp;</a></span>_SMED_IER_IT_STA_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_STA_S2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(2) transition interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03770">3770</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga02a11584290742be5e1cfc92f250536e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a11584290742be5e1cfc92f250536e">&#9670;&nbsp;</a></span>_SMED_IER_IT_STA_S3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_IT_STA_S3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(3) transition interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03771">3771</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c74b9a80446e5a826c43bced69e822b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c74b9a80446e5a826c43bced69e822b">&#9670;&nbsp;</a></span>_SMED_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03674">3674</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadfea9fadc98968ffc01e3ac2bdd43e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfea9fadc98968ffc01e3ac2bdd43e25">&#9670;&nbsp;</a></span>_SMED_IRQ_CNT_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_CNT_OVER&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter overflow interrupt request [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03754">3754</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab84c059fa11aa0af68bf05d38808664f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab84c059fa11aa0af68bf05d38808664f">&#9670;&nbsp;</a></span>_SMED_IRQ_EXT0_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_EXT0_INT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[0] capture interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03755">3755</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadcb3beeab24540e5dd767109b4c0b934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb3beeab24540e5dd767109b4c0b934">&#9670;&nbsp;</a></span>_SMED_IRQ_EXT1_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_EXT1_INT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[1] capture interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03756">3756</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacc6dc82cc15a8a5854428775288a48e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6dc82cc15a8a5854428775288a48e6">&#9670;&nbsp;</a></span>_SMED_IRQ_EXT2_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_EXT2_INT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[2] capture interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03757">3757</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafcdea483097f74f7e41d721ed80cd663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcdea483097f74f7e41d721ed80cd663">&#9670;&nbsp;</a></span>_SMED_IRQ_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Interrupt regquest register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03673">3673</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa9168cb315810777332e759806a9f924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9168cb315810777332e759806a9f924">&#9670;&nbsp;</a></span>_SMED_IRQ_STA_S0_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_STA_S0_IT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(0) transition interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03758">3758</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga27c06abc52c78b58de024c240a639013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27c06abc52c78b58de024c240a639013">&#9670;&nbsp;</a></span>_SMED_IRQ_STA_S1_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_STA_S1_IT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(1) transition interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03759">3759</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae886a860c060b6a879b9ed5a1e4f430b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae886a860c060b6a879b9ed5a1e4f430b">&#9670;&nbsp;</a></span>_SMED_IRQ_STA_S2_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_STA_S2_IT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(2) transition interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03760">3760</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaecc2f78f962177b78bd8a5e6502f94fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc2f78f962177b78bd8a5e6502f94fa">&#9670;&nbsp;</a></span>_SMED_IRQ_STA_S3_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_IRQ_STA_S3_IT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Tmr(3) transition interrupt request [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03761">3761</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacf14efcb1bb694a1d3fa905f1d9f5a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf14efcb1bb694a1d3fa905f1d9f5a43">&#9670;&nbsp;</a></span>_SMED_ISEL_INPUT0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_ISEL_INPUT0_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[0] input enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03774">3774</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae3cd827aadaea4080aa4d49ab3157911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3cd827aadaea4080aa4d49ab3157911">&#9670;&nbsp;</a></span>_SMED_ISEL_INPUT1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_ISEL_INPUT1_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[1] input enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03775">3775</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga472f10a6ef6bb830690a7243379e99ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472f10a6ef6bb830690a7243379e99ae">&#9670;&nbsp;</a></span>_SMED_ISEL_INPUT2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_ISEL_INPUT2_EN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>InSig[2] input enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03776">3776</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5c806d23d16d8fa964e25586a6c7b326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c806d23d16d8fa964e25586a6c7b326">&#9670;&nbsp;</a></span>_SMED_ISEL_INPUT_LAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_ISEL_INPUT_LAT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable latch function on InSig[0] input [0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03777">3777</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga074c782c2dd95558b39da9393a6813c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074c782c2dd95558b39da9393a6813c1">&#9670;&nbsp;</a></span>_SMED_ISEL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_ISEL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Externalevent control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03675">3675</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab6b17681e01137ba430423189e0921ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b17681e01137ba430423189e0921ee">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_AND_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_AND_OR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>jumping Boolean function definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03716">3716</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga17f0070b83421d061db03486b37e2819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17f0070b83421d061db03486b37e2819">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_CNT_RSTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_CNT_RSTE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>counter reset definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03713">3713</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaffca9fdc09a0a171baaf51b8bca210ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffca9fdc09a0a171baaf51b8bca210ac">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_EDGE&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external edge jumping selection [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03710">3710</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga346bd853fdfedef6d1f55ed9bbd3b183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346bd853fdfedef6d1f55ed9bbd3b183">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_EDGE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_EDGE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external edge jumping selection [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03711">3711</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8b8c06919c9a531d3bc4618d953508a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8c06919c9a531d3bc4618d953508a3">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_EDGE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_EDGE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>external edge jumping selection [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03712">3712</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga08ecb6ebe6076fa3ec0757aac96a714d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ecb6ebe6076fa3ec0757aac96a714d">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_HOLD_JMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_HOLD_JMP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>hold state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03715">3715</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadb682fca10efeb6d0f8a25e9e21d8df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb682fca10efeb6d0f8a25e9e21d8df2">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_NX_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_NX_STAT&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>next event controlled state definition [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03707">3707</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf0c9afadfb36644224a3e384aa372b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c9afadfb36644224a3e384aa372b2e">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_NX_STAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_NX_STAT0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>next event controlled state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03708">3708</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3125b5abb752d274a49740e573741611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3125b5abb752d274a49740e573741611">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_NX_STAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_NX_STAT1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>next event controlled state definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03709">3709</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf6f0afcd13f71f367ec790fa85059269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f0afcd13f71f367ec790fa85059269">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_PULS_EDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_PULS_EDG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>PWM pulse out level definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03714">3714</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga534ecc479f08d54e3a202988a7125720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga534ecc479f08d54e3a202988a7125720">&#9670;&nbsp;</a></span>_SMED_PRM_ID0_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID0_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 0 IDLE register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03654">3654</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga105b4cc1ca060a6d8d95acee6096fd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105b4cc1ca060a6d8d95acee6096fd78">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_CEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_CEDGE&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T0 register [1:0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03720">3720</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5d5b961e0454a85725263b806b1ab070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5b961e0454a85725263b806b1ab070">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_CEDGE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_CEDGE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T0 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03721">3721</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6a721246613cc390cf80b6abe5b4b967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a721246613cc390cf80b6abe5b4b967">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_CEDGE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_CEDGE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T0 register [1] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03722">3722</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3c07df307bff51acbd411250ce309f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c07df307bff51acbd411250ce309f7d">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_CNT_RSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_CNT_RSTC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T1 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03723">3723</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5297994f69b1e3e277e46a23e8f5c292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5297994f69b1e3e277e46a23e8f5c292">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_HOLD_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_HOLD_EXIT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T3 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03725">3725</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8067a5f467e29c3b445b9fda35d211a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8067a5f467e29c3b445b9fda35d211a5">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_PULS_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_PULS_CMP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>validation of the TMR_T2 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03724">3724</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0b6c3302018ea564e5776229bd3b3ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b6c3302018ea564e5776229bd3b3ba6">&#9670;&nbsp;</a></span>_SMED_PRM_ID1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID1_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 1 IDLE register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03655">3655</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8abb7ed4710612ff6efe74595580828f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8abb7ed4710612ff6efe74595580828f">&#9670;&nbsp;</a></span>_SMED_PRM_ID2_LATCH_RS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID2_LATCH_RS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>latch reset definition [0] (in _SMEDn_PRM_ID2, _SMEDn_PRM_Sx2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03729">3729</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga01a2871efcb1510e3d19e8204f45d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a2871efcb1510e3d19e8204f45d3eb">&#9670;&nbsp;</a></span>_SMED_PRM_ID2_QCOUP_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID2_QCOUP_ST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>idle quad couple start mode configuration [0] (in _SMEDn_PRM_ID2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03731">3731</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga57b733f73eb7e811055c97df54abd756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b733f73eb7e811055c97df54abd756">&#9670;&nbsp;</a></span>_SMED_PRM_ID2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_ID2_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 2 IDLE register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03656">3656</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1c7c8755675a864054b949d11d9da04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7c8755675a864054b949d11d9da04f">&#9670;&nbsp;</a></span>_SMED_PRM_S00_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S00_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 0 S0 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03657">3657</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab345767ba2b13a81f8c92123da97b8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab345767ba2b13a81f8c92123da97b8f2">&#9670;&nbsp;</a></span>_SMED_PRM_S01_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S01_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 1 S0 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03658">3658</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga64c4f50cc8dc17537b552b9ea3f93e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64c4f50cc8dc17537b552b9ea3f93e7b">&#9670;&nbsp;</a></span>_SMED_PRM_S02_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S02_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 2 S0 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03659">3659</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad04c1215bd8d1b38e996bb5055220013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04c1215bd8d1b38e996bb5055220013">&#9670;&nbsp;</a></span>_SMED_PRM_S10_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S10_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 0 S1 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03660">3660</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa3f9ece7e572d949f4c9825aec90eabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3f9ece7e572d949f4c9825aec90eabf">&#9670;&nbsp;</a></span>_SMED_PRM_S11_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S11_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 1 S1 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03661">3661</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae9bda23d17633e09cdb02839ec48beb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9bda23d17633e09cdb02839ec48beb4">&#9670;&nbsp;</a></span>_SMED_PRM_S12_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S12_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 2 S1 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03662">3662</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac7e8a42cddecbe811d578d8bd3d48f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7e8a42cddecbe811d578d8bd3d48f47">&#9670;&nbsp;</a></span>_SMED_PRM_S20_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S20_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 0 S2 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03663">3663</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga70cea3f5f69797086b051aa8254a1da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70cea3f5f69797086b051aa8254a1da8">&#9670;&nbsp;</a></span>_SMED_PRM_S21_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S21_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 1 S2 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03664">3664</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab897e13d9235647aa7ecf56a4f804a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab897e13d9235647aa7ecf56a4f804a04">&#9670;&nbsp;</a></span>_SMED_PRM_S22_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S22_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 2 S2 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03665">3665</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9a01b3f5702673a1c435dc0ad7ed67a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a01b3f5702673a1c435dc0ad7ed67a6">&#9670;&nbsp;</a></span>_SMED_PRM_S30_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S30_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 0 S3 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03666">3666</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6923623514ab2cd8038aa493b6f1d039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6923623514ab2cd8038aa493b6f1d039">&#9670;&nbsp;</a></span>_SMED_PRM_S31_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S31_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 1 S3 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03667">3667</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab9d8b4ae7182360a48b9cfd461e132db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d8b4ae7182360a48b9cfd461e132db">&#9670;&nbsp;</a></span>_SMED_PRM_S32_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_PRM_S32_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Parameter 2 S3 register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03668">3668</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac7bce05d19bd84ce84acbba2a857f4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7bce05d19bd84ce84acbba2a857f4fe">&#9670;&nbsp;</a></span>_SMED_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn struct/bit access reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03641">3641</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad517cdf928b90e4b061cc1eeaee2c4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad517cdf928b90e4b061cc1eeaee2c4a1">&#9670;&nbsp;</a></span>_SMED_TMR_T0H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T0H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T0 MSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03647">3647</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8d4890a4f5e161e1ca60a2a942620b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4890a4f5e161e1ca60a2a942620b57">&#9670;&nbsp;</a></span>_SMED_TMR_T0L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T0L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T0 LSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03646">3646</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga86a7e3377df1a188eb4c2c29d633d363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a7e3377df1a188eb4c2c29d633d363">&#9670;&nbsp;</a></span>_SMED_TMR_T1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T1H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T1 MSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03649">3649</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga803fd397373038337638f3420eac79bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803fd397373038337638f3420eac79bb">&#9670;&nbsp;</a></span>_SMED_TMR_T1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T1L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T1 LSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03648">3648</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8195450bfe42603dacacc71f9983860f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8195450bfe42603dacacc71f9983860f">&#9670;&nbsp;</a></span>_SMED_TMR_T2H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T2H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T2 MSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03651">3651</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabc569708c46a01a7d58d127290e03deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc569708c46a01a7d58d127290e03deb">&#9670;&nbsp;</a></span>_SMED_TMR_T2L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T2L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T2 LSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03650">3650</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafbab09d5ed8ffc7b07b0cf7926f6ef71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbab09d5ed8ffc7b07b0cf7926f6ef71">&#9670;&nbsp;</a></span>_SMED_TMR_T3H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T3H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T3 MSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03653">3653</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae7756aedf6945b6ac254356c8214aadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7756aedf6945b6ac254356c8214aadf">&#9670;&nbsp;</a></span>_SMED_TMR_T3L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SMED_TMR_T3L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SMEDn Time T3 LSB register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03652">3652</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4a34180a58c77953f7056020ca45a5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a34180a58c77953f7056020ca45a5b5">&#9670;&nbsp;</a></span>_SYSTIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a>,<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02650">2650</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaddeb90bbb290e825f662eadbb119a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddeb90bbb290e825f662eadbb119a225">&#9670;&nbsp;</a></span>_SYSTIM_ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_ARRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM auto-reload register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02658">2658</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa2762b974f653c76a4be13bea619c51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2762b974f653c76a4be13bea619c51a">&#9670;&nbsp;</a></span>_SYSTIM_ARRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_ARRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM auto-reload register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02670">2670</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8f5b245c9a6931e3829aa54a4c02f06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5b245c9a6931e3829aa54a4c02f06d">&#9670;&nbsp;</a></span>_SYSTIM_ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_ARRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM auto-reload register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02659">2659</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1baccc3fc413a2e8fbb3138d21707bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1baccc3fc413a2e8fbb3138d21707bfc">&#9670;&nbsp;</a></span>_SYSTIM_ARRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_ARRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM auto-reload register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02671">2671</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac336d37d2b3e34d2e3294b01d229e849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac336d37d2b3e34d2e3294b01d229e849">&#9670;&nbsp;</a></span>_SYSTIM_CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM counter register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02655">2655</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab37b073f7441a5cd8091ae89e49dc5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37b073f7441a5cd8091ae89e49dc5e1">&#9670;&nbsp;</a></span>_SYSTIM_CNTRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CNTRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM counter register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02667">2667</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7be176c137b7af5deaac5ebbd00b3e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7be176c137b7af5deaac5ebbd00b3e13">&#9670;&nbsp;</a></span>_SYSTIM_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM counter register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02656">2656</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac8b396ce4a461460835f7146ca37b96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b396ce4a461460835f7146ca37b96c">&#9670;&nbsp;</a></span>_SYSTIM_CNTRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CNTRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM counter register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02668">2668</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga508d64efa778f750239449fe34c5e9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508d64efa778f750239449fe34c5e9e8">&#9670;&nbsp;</a></span>_SYSTIM_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02651">2651</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae939830c0f44234b43e85e935e8fcf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae939830c0f44234b43e85e935e8fcf06">&#9670;&nbsp;</a></span>_SYSTIM_CR1_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_ARPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Auto-reload preload enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02680">2680</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4c9064c199ddcadc366e04174a62f175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9064c199ddcadc366e04174a62f175">&#9670;&nbsp;</a></span>_SYSTIM_CR1_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_CEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Counter enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02675">2675</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga79abce24144311387e64062231eefead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79abce24144311387e64062231eefead">&#9670;&nbsp;</a></span>_SYSTIM_CR1_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_OPM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM One-pulse mode [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02678">2678</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3b32fe0af198da855806e15be635f340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b32fe0af198da855806e15be635f340">&#9670;&nbsp;</a></span>_SYSTIM_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02663">2663</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga434d32ad0d0a871a8914711e06021a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga434d32ad0d0a871a8914711e06021a95">&#9670;&nbsp;</a></span>_SYSTIM_CR1_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_UDIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Update disable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02676">2676</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadddb60cb812cca807819c04df1a3e8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadddb60cb812cca807819c04df1a3e8f4">&#9670;&nbsp;</a></span>_SYSTIM_CR1_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_CR1_URS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Update request source [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02677">2677</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga50e4c45d324c6d21689caadfcf17a609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e4c45d324c6d21689caadfcf17a609">&#9670;&nbsp;</a></span>_SYSTIM_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_EGR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Event generation register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02654">2654</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e47cc0381d6a5c7d29257be38c3ea00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e47cc0381d6a5c7d29257be38c3ea00">&#9670;&nbsp;</a></span>_SYSTIM_EGR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_EGR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Event generation register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02666">2666</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7af0b1b73ee2597ccceb59aa6e97808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af0b1b73ee2597ccceb59aa6e97808f">&#9670;&nbsp;</a></span>_SYSTIM_EGR_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_EGR_UG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Update generation [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02691">2691</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac74ec05763bc2be5554a02a3749bfbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74ec05763bc2be5554a02a3749bfbdb">&#9670;&nbsp;</a></span>_SYSTIM_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02652">2652</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga497c6b0b3be63ce5ffc4a1ab2a59300f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497c6b0b3be63ce5ffc4a1ab2a59300f">&#9670;&nbsp;</a></span>_SYSTIM_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02664">2664</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gada38c2480dba660298741cb59f7340b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada38c2480dba660298741cb59f7340b2">&#9670;&nbsp;</a></span>_SYSTIM_IER_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_IER_UIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Update interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02683">2683</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga64e91954f8daba39b62fc6026c38f11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e91954f8daba39b62fc6026c38f11b">&#9670;&nbsp;</a></span>_SYSTIM_PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM clock prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02657">2657</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1675c527a5b75755011d7fe593428ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1675c527a5b75755011d7fe593428ab8">&#9670;&nbsp;</a></span>_SYSTIM_PSCR_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR_PSC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM prescaler [2:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02695">2695</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga60aba44b9ae4e0dbedf9cac22e92ac47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60aba44b9ae4e0dbedf9cac22e92ac47">&#9670;&nbsp;</a></span>_SYSTIM_PSCR_PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR_PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM prescaler [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02696">2696</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga384dd52e74913f4447fd14c9271b71bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga384dd52e74913f4447fd14c9271b71bb">&#9670;&nbsp;</a></span>_SYSTIM_PSCR_PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR_PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM prescaler [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02697">2697</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad11bcfcf72a2fb09b9a186b160e36eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad11bcfcf72a2fb09b9a186b160e36eaf">&#9670;&nbsp;</a></span>_SYSTIM_PSCR_PSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR_PSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM prescaler [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02698">2698</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga40559425e5e3598a9fb3b6a4bde01d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40559425e5e3598a9fb3b6a4bde01d2d">&#9670;&nbsp;</a></span>_SYSTIM_PSCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_PSCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM clock prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02669">2669</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga03363247ab8c702aae7bd6895aa58cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03363247ab8c702aae7bd6895aa58cc8">&#9670;&nbsp;</a></span>_SYSTIM_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02653">2653</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1f58506c71fab1ab53e4a2e2b6e36ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f58506c71fab1ab53e4a2e2b6e36ed8">&#9670;&nbsp;</a></span>_SYSTIM_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02665">2665</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaee206bf65916ee59af7e877685f31f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee206bf65916ee59af7e877685f31f5c">&#9670;&nbsp;</a></span>_SYSTIM_SR1_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSTIM_SR1_UIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>SYSTIM Update interrupt flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02687">2687</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa3b76d63ea514a30ca4911448e9f4241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3b76d63ea514a30ca4911448e9f4241">&#9670;&nbsp;</a></span>_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a>,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02507">2507</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4ff5321f9b94893780dec788419bd9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ff5321f9b94893780dec788419bd9b3">&#9670;&nbsp;</a></span>_UART_BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_BRR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Baud rate register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02510">2510</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga64449efbabf5ed35141909f4eb28b58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64449efbabf5ed35141909f4eb28b58a">&#9670;&nbsp;</a></span>_UART_BRR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_BRR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Baud rate register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02520">2520</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab9543e29dccaea29f7c6ba20830abf01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9543e29dccaea29f7c6ba20830abf01">&#9670;&nbsp;</a></span>_UART_BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_BRR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Baud rate register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02511">2511</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga467b095e4adf6ae17b0ed66dc2289c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga467b095e4adf6ae17b0ed66dc2289c76">&#9670;&nbsp;</a></span>_UART_BRR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_BRR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Baud rate register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02521">2521</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab8fa249ca765d9b8b1a6eb8d6f331f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8fa249ca765d9b8b1a6eb8d6f331f51">&#9670;&nbsp;</a></span>_UART_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02512">2512</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga636a1220ab9ccbf7550286caaa67c5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636a1220ab9ccbf7550286caaa67c5f3">&#9670;&nbsp;</a></span>_UART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_M&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART word length [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02543">2543</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafc80a8ba390fd51c6d98fa3cf3cecd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc80a8ba390fd51c6d98fa3cf3cecd03">&#9670;&nbsp;</a></span>_UART_CR1_PCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_PCEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Parity control enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02541">2541</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6f7523db574e09c6d6fbdf1e78ede0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7523db574e09c6d6fbdf1e78ede0f4">&#9670;&nbsp;</a></span>_UART_CR1_PIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_PIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Parity interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02539">2539</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf362e25bb32e45f62396ae89ce38c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf362e25bb32e45f62396ae89ce38c06f">&#9670;&nbsp;</a></span>_UART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_PS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Parity selection [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02540">2540</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga991ebfc0973e88768607adb9fd3fe658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga991ebfc0973e88768607adb9fd3fe658">&#9670;&nbsp;</a></span>_UART_CR1_R8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_R8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Receive Data bit 8 (in 9-bit mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02546">2546</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaab6a2932ec398ae1d9faf07900a7dd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6a2932ec398ae1d9faf07900a7dd88">&#9670;&nbsp;</a></span>_UART_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02522">2522</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga599089d534f6ca1392240b373f0b80cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599089d534f6ca1392240b373f0b80cb">&#9670;&nbsp;</a></span>_UART_CR1_T8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_T8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmit Data bit 8 (in 9-bit mode) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02545">2545</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga8a3797d2f0aabe77cfb907f624f63f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3797d2f0aabe77cfb907f624f63f8e">&#9670;&nbsp;</a></span>_UART_CR1_UARTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_UARTD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Disable (for low power consumption) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02544">2544</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab1b329ac9ac9f7f56c8ba0fd1944e755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b329ac9ac9f7f56c8ba0fd1944e755">&#9670;&nbsp;</a></span>_UART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR1_WAKE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Wakeup method [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02542">2542</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4e83736138ebba109a3ad34b08a41fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e83736138ebba109a3ad34b08a41fa3">&#9670;&nbsp;</a></span>_UART_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02513">2513</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaccf5b03991a11d653559487d74a95921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf5b03991a11d653559487d74a95921">&#9670;&nbsp;</a></span>_UART_CR2_ILIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_ILIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART IDLE Line interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02553">2553</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga68e85ac6cf3ae5fa283c4c807927383d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e85ac6cf3ae5fa283c4c807927383d">&#9670;&nbsp;</a></span>_UART_CR2_REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_REN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Receiver enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02551">2551</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2e7c2a0144bb921ceb08b88c012ce756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7c2a0144bb921ceb08b88c012ce756">&#9670;&nbsp;</a></span>_UART_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02523">2523</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7319d0da7ca0862d3806f7197f6fb5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7319d0da7ca0862d3806f7197f6fb5dd">&#9670;&nbsp;</a></span>_UART_CR2_RIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_RIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Receiver interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02554">2554</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga6e274f08a18118f84fc60f5fc02a392d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e274f08a18118f84fc60f5fc02a392d">&#9670;&nbsp;</a></span>_UART_CR2_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_RWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Receiver wakeup [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02550">2550</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga081d8c898e9f325882b6425aefbe675c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081d8c898e9f325882b6425aefbe675c">&#9670;&nbsp;</a></span>_UART_CR2_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_SBK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Send break [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02549">2549</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga455f851cce9ae9ad3268e56d365f013b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga455f851cce9ae9ad3268e56d365f013b">&#9670;&nbsp;</a></span>_UART_CR2_TCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_TCIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmission complete interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02555">2555</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabacd69be7bf3fa9a2a49bb6c004d1aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabacd69be7bf3fa9a2a49bb6c004d1aa1">&#9670;&nbsp;</a></span>_UART_CR2_TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_TEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmitter enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02552">2552</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacd90b3e3d7a3c54ad0f16c58d527b3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd90b3e3d7a3c54ad0f16c58d527b3a8">&#9670;&nbsp;</a></span>_UART_CR2_TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR2_TIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmitter interrupt enable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02556">2556</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacf34c408a625d71e3c1dd39e57e190dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf34c408a625d71e3c1dd39e57e190dc">&#9670;&nbsp;</a></span>_UART_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02514">2514</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0c76a09a23fa20eda3582dc1d2b3aa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c76a09a23fa20eda3582dc1d2b3aa46">&#9670;&nbsp;</a></span>_UART_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02524">2524</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9f83e2bcc009ef3528808303786e9659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f83e2bcc009ef3528808303786e9659">&#9670;&nbsp;</a></span>_UART_CR3_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR3_STOP&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART STOP bits [1:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02560">2560</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac8a0fb14c65f5d50cb52996ed83a145d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a0fb14c65f5d50cb52996ed83a145d">&#9670;&nbsp;</a></span>_UART_CR3_STOP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR3_STOP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART STOP bits [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02561">2561</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafb54d406c9f14b79cae4a936028c7a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb54d406c9f14b79cae4a936028c7a81">&#9670;&nbsp;</a></span>_UART_CR3_STOP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR3_STOP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART STOP bits [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02562">2562</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3402cf4bb6318e602014d950dafc51c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3402cf4bb6318e602014d950dafc51c0">&#9670;&nbsp;</a></span>_UART_CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02515">2515</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga572ef0c0c2c38d8e34100d6860a64cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga572ef0c0c2c38d8e34100d6860a64cc1">&#9670;&nbsp;</a></span>_UART_CR4_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_ADD&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Address of the UART node [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02566">2566</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeea3e20533a2cb3dab0ba56b7c44ef61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea3e20533a2cb3dab0ba56b7c44ef61">&#9670;&nbsp;</a></span>_UART_CR4_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_ADD0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Address of the UART node [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02567">2567</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac9f72523134b8b525cef1fabcd877403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f72523134b8b525cef1fabcd877403">&#9670;&nbsp;</a></span>_UART_CR4_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_ADD1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Address of the UART node [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02568">2568</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab3c91361d9cd2d9a55cfd569a4b00af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c91361d9cd2d9a55cfd569a4b00af3">&#9670;&nbsp;</a></span>_UART_CR4_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_ADD2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Address of the UART node [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02569">2569</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga96dce756fcbefcbcd0935b65b3e1e39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96dce756fcbefcbcd0935b65b3e1e39c">&#9670;&nbsp;</a></span>_UART_CR4_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_ADD3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Address of the UART node [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02570">2570</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafdfc2970e44609e2c822896f943a67d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfc2970e44609e2c822896f943a67d1">&#9670;&nbsp;</a></span>_UART_CR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Control register 4 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02525">2525</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga98699992b80d09be9fa3aa13011cecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98699992b80d09be9fa3aa13011cecdc">&#9670;&nbsp;</a></span>_UART_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02509">2509</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga609a1e319f04b2c80ac5a81b9309d835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga609a1e319f04b2c80ac5a81b9309d835">&#9670;&nbsp;</a></span>_UART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02508">2508</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabb132141e3c04a3b4216857fda2c5d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb132141e3c04a3b4216857fda2c5d72">&#9670;&nbsp;</a></span>_UART_SR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Framing error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02530">2530</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4">&#9670;&nbsp;</a></span>_UART_SR_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_IDLE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART IDLE line detected [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02533">2533</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae654d5cea35dc9d95664a52b53c57434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae654d5cea35dc9d95664a52b53c57434">&#9670;&nbsp;</a></span>_UART_SR_NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_NF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Noise flag [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02531">2531</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac08c6e79915a040fba0c4c9ef03966b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08c6e79915a040fba0c4c9ef03966b0">&#9670;&nbsp;</a></span>_UART_SR_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_OR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Overrun error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02532">2532</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2e68d2215f3df3e7e53905876e63dd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e68d2215f3df3e7e53905876e63dd60">&#9670;&nbsp;</a></span>_UART_SR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Parity error [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02529">2529</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab98723d273e4cdd4b384070d34a6c0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98723d273e4cdd4b384070d34a6c0cc">&#9670;&nbsp;</a></span>_UART_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02519">2519</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7ad302d66cc87713dce25184332d8e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad302d66cc87713dce25184332d8e90">&#9670;&nbsp;</a></span>_UART_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Read data register not empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02534">2534</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1f6f4eca8b81385e5588e611d501d049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6f4eca8b81385e5588e611d501d049">&#9670;&nbsp;</a></span>_UART_SR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_TC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmission complete [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02535">2535</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga7917d27a0dfa6c14d6631be2245645d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7917d27a0dfa6c14d6631be2245645d0">&#9670;&nbsp;</a></span>_UART_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_SR_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>UART Transmit data register empty [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02536">2536</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab5cbd1e8b1d43a2bacbc0c7a9bea375e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">&#9670;&nbsp;</a></span>_UID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">N</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>read unique identifier byte N </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00189">189</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga0805659aa3ffd3f906b888b0d36a3e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0805659aa3ffd3f906b888b0d36a3e13">&#9670;&nbsp;</a></span>_WWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01995">1995</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1ab816af607b32f66b1546d9b24792f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab816af607b32f66b1546d9b24792f0">&#9670;&nbsp;</a></span>_WWDG_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog Control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01996">1996</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaeedd80791fab1a1faeea736ab0662c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedd80791fab1a1faeea736ab0662c13">&#9670;&nbsp;</a></span>_WWDG_CR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog Control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02001">2001</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae1a89008a9601c8712cb6e0e97f68227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a89008a9601c8712cb6e0e97f68227">&#9670;&nbsp;</a></span>_WWDG_CR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [6:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02006">2006</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga1bb9f8fb4a51c23c33789409ce6be2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb9f8fb4a51c23c33789409ce6be2e2">&#9670;&nbsp;</a></span>_WWDG_CR_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02007">2007</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4c44ab241783523ad708ef74db47abc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c44ab241783523ad708ef74db47abc4">&#9670;&nbsp;</a></span>_WWDG_CR_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02008">2008</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf5c67b558adccb49ec77219b080fd25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c67b558adccb49ec77219b080fd25d">&#9670;&nbsp;</a></span>_WWDG_CR_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02009">2009</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gabd98d8f572af1ba11d13f6c8a66ebe4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd98d8f572af1ba11d13f6c8a66ebe4b">&#9670;&nbsp;</a></span>_WWDG_CR_T3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02010">2010</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gad4a9a4e65fda2a56fad4828820c2bc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a9a4e65fda2a56fad4828820c2bc6a">&#9670;&nbsp;</a></span>_WWDG_CR_T4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02011">2011</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga2e312dfd0e3a5411bf1434d0589d865f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e312dfd0e3a5411bf1434d0589d865f">&#9670;&nbsp;</a></span>_WWDG_CR_T5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02012">2012</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaf22f95fb2caba9f7992b64e018ad247e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf22f95fb2caba9f7992b64e018ad247e">&#9670;&nbsp;</a></span>_WWDG_CR_T6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_T6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit counter [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02013">2013</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gadb4ce57fbd4daeb110d66fef96a2b011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4ce57fbd4daeb110d66fef96a2b011">&#9670;&nbsp;</a></span>_WWDG_CR_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_WDGA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog activation (n/a if WWDG enabled by option byte) [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02014">2014</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gafec6f0a093f5e8625f645f8d4e878228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec6f0a093f5e8625f645f8d4e878228">&#9670;&nbsp;</a></span>_WWDG_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog Window register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01997">1997</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga01d0cc05896baaf6dab8214448728c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d0cc05896baaf6dab8214448728c5e">&#9670;&nbsp;</a></span>_WWDG_WR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog Window register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02002">2002</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gac2070d65d667434ce7bc9fcb08730746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2070d65d667434ce7bc9fcb08730746">&#9670;&nbsp;</a></span>_WWDG_WR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [6:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02017">2017</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga797aa2eeae09906f1a5348c54e5a03ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797aa2eeae09906f1a5348c54e5a03ea">&#9670;&nbsp;</a></span>_WWDG_WR_W0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02018">2018</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae8b36ea81e6195ce86820fc6f9605c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8b36ea81e6195ce86820fc6f9605c89">&#9670;&nbsp;</a></span>_WWDG_WR_W1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [1]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02019">2019</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaab96faefe5894b72b6b38a573881c902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab96faefe5894b72b6b38a573881c902">&#9670;&nbsp;</a></span>_WWDG_WR_W2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [2]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02020">2020</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9c21752e3816f7aa6e390abed80fc4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c21752e3816f7aa6e390abed80fc4c9">&#9670;&nbsp;</a></span>_WWDG_WR_W3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [3]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02021">2021</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4600e693341add0dde237eb19775f725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4600e693341add0dde237eb19775f725">&#9670;&nbsp;</a></span>_WWDG_WR_W4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02022">2022</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gacf7d80024f200c2896c9bfb5320aafa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7d80024f200c2896c9bfb5320aafa4">&#9670;&nbsp;</a></span>_WWDG_WR_W5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [5]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02023">2023</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga9a2ea6bd408380593cd73abba7b03fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a2ea6bd408380593cd73abba7b03fc5">&#9670;&nbsp;</a></span>_WWDG_WR_W6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_W6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>Window Watchdog 7-bit window value [6]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02024">2024</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga53113645cdd530e35b5b00e8772a8f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53113645cdd530e35b5b00e8772a8f0c">&#9670;&nbsp;</a></span>ADC_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_AddressBase&#160;&#160;&#160;0x5400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga53113645cdd530e35b5b00e8772a8f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53113645cdd530e35b5b00e8772a8f0c">&#9670;&nbsp;</a></span>ADC_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_AddressBase&#160;&#160;&#160;0x5400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga53113645cdd530e35b5b00e8772a8f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53113645cdd530e35b5b00e8772a8f0c">&#9670;&nbsp;</a></span>ADC_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_AddressBase&#160;&#160;&#160;0x5400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga53113645cdd530e35b5b00e8772a8f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53113645cdd530e35b5b00e8772a8f0c">&#9670;&nbsp;</a></span>ADC_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_AddressBase&#160;&#160;&#160;0x5400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50B4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50B4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50B4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50B4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga9d187d6eca6046a1fd4905476d13787e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d187d6eca6046a1fd4905476d13787e">&#9670;&nbsp;</a></span>DALI_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DALI_AddressBase&#160;&#160;&#160;0x53C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga9d187d6eca6046a1fd4905476d13787e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d187d6eca6046a1fd4905476d13787e">&#9670;&nbsp;</a></span>DALI_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DALI_AddressBase&#160;&#160;&#160;0x53C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga9d187d6eca6046a1fd4905476d13787e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d187d6eca6046a1fd4905476d13787e">&#9670;&nbsp;</a></span>DALI_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DALI_AddressBase&#160;&#160;&#160;0x53C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga9d187d6eca6046a1fd4905476d13787e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d187d6eca6046a1fd4905476d13787e">&#9670;&nbsp;</a></span>DALI_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DALI_AddressBase&#160;&#160;&#160;0x53C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga616dd807402c5d832bf1bf32b481daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616dd807402c5d832bf1bf32b481daae">&#9670;&nbsp;</a></span>DEVID_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVID_AddressBase&#160;&#160;&#160;0x4896</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga616dd807402c5d832bf1bf32b481daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616dd807402c5d832bf1bf32b481daae">&#9670;&nbsp;</a></span>DEVID_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVID_AddressBase&#160;&#160;&#160;0x4896</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga616dd807402c5d832bf1bf32b481daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616dd807402c5d832bf1bf32b481daae">&#9670;&nbsp;</a></span>DEVID_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVID_AddressBase&#160;&#160;&#160;0x4896</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga616dd807402c5d832bf1bf32b481daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga616dd807402c5d832bf1bf32b481daae">&#9670;&nbsp;</a></span>DEVID_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVID_AddressBase&#160;&#160;&#160;0x4896</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gac136489c5ba4794566532004267967f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac136489c5ba4794566532004267967f8">&#9670;&nbsp;</a></span>DISABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>disable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00169">169</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga7ca2cec1256c982e354114e155314354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca2cec1256c982e354114e155314354">&#9670;&nbsp;</a></span>ENABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>enable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00170">170</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga21e7cca4a83cfcfc857a55474fceeaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">&#9670;&nbsp;</a></span>ENTER_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTER_HALT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>put controller to HALT mode </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00173">173</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x505A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x505A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x505A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x505A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae47efc0f7a4518fbac6e9ae17c6fa876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47efc0f7a4518fbac6e9ae17c6fa876">&#9670;&nbsp;</a></span>GCR_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCR_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gae47efc0f7a4518fbac6e9ae17c6fa876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47efc0f7a4518fbac6e9ae17c6fa876">&#9670;&nbsp;</a></span>GCR_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCR_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gae47efc0f7a4518fbac6e9ae17c6fa876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47efc0f7a4518fbac6e9ae17c6fa876">&#9670;&nbsp;</a></span>GCR_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCR_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae47efc0f7a4518fbac6e9ae17c6fa876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47efc0f7a4518fbac6e9ae17c6fa876">&#9670;&nbsp;</a></span>GCR_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCR_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gac71ae9e2636f338ab99462fee142ff8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71ae9e2636f338ab99462fee142ff8a">&#9670;&nbsp;</a></span>ISR_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;void func(void) __interrupt(irq)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>handler for interrupt service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00160">160</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga81cb997f3c72f8b2329819e29af6fdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81cb997f3c72f8b2329819e29af6fdc5">&#9670;&nbsp;</a></span>ISR_HANDLER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER_TRAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func</td><td>)</td>
          <td>&#160;&#160;&#160;void func() __trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>handler for trap service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00162">162</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga3e8b0088f7757a1194df0e64d158a595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b0088f7757a1194df0e64d158a595">&#9670;&nbsp;</a></span>MSC_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_AddressBase&#160;&#160;&#160;0x5010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga3e8b0088f7757a1194df0e64d158a595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b0088f7757a1194df0e64d158a595">&#9670;&nbsp;</a></span>MSC_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_AddressBase&#160;&#160;&#160;0x5010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga3e8b0088f7757a1194df0e64d158a595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b0088f7757a1194df0e64d158a595">&#9670;&nbsp;</a></span>MSC_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_AddressBase&#160;&#160;&#160;0x5010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga3e8b0088f7757a1194df0e64d158a595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b0088f7757a1194df0e64d158a595">&#9670;&nbsp;</a></span>MSC_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_AddressBase&#160;&#160;&#160;0x5010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gad99fda6bb7696991797c925f968234b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99fda6bb7696991797c925f968234b9">&#9670;&nbsp;</a></span>NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NOP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>perform a nop() operation (=minimum delay) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00168">168</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gab51a7da358b5d76c208bafee2c10ef03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51a7da358b5d76c208bafee2c10ef03">&#9670;&nbsp;</a></span>PORT0_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT0_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gab51a7da358b5d76c208bafee2c10ef03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51a7da358b5d76c208bafee2c10ef03">&#9670;&nbsp;</a></span>PORT0_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT0_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gab51a7da358b5d76c208bafee2c10ef03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51a7da358b5d76c208bafee2c10ef03">&#9670;&nbsp;</a></span>PORT0_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT0_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gab51a7da358b5d76c208bafee2c10ef03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51a7da358b5d76c208bafee2c10ef03">&#9670;&nbsp;</a></span>PORT0_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT0_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga9803fffbd70ff7e6111190a37d215ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9803fffbd70ff7e6111190a37d215ebf">&#9670;&nbsp;</a></span>PORT1_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT1_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga9803fffbd70ff7e6111190a37d215ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9803fffbd70ff7e6111190a37d215ebf">&#9670;&nbsp;</a></span>PORT1_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT1_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga9803fffbd70ff7e6111190a37d215ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9803fffbd70ff7e6111190a37d215ebf">&#9670;&nbsp;</a></span>PORT1_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT1_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga9803fffbd70ff7e6111190a37d215ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9803fffbd70ff7e6111190a37d215ebf">&#9670;&nbsp;</a></span>PORT1_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT1_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga26aa3cd981712b586c60fa18b4b0c0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26aa3cd981712b586c60fa18b4b0c0ea">&#9670;&nbsp;</a></span>SMED0_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED0_AddressBase&#160;&#160;&#160;0x5500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga26aa3cd981712b586c60fa18b4b0c0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26aa3cd981712b586c60fa18b4b0c0ea">&#9670;&nbsp;</a></span>SMED0_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED0_AddressBase&#160;&#160;&#160;0x5500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga26aa3cd981712b586c60fa18b4b0c0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26aa3cd981712b586c60fa18b4b0c0ea">&#9670;&nbsp;</a></span>SMED0_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED0_AddressBase&#160;&#160;&#160;0x5500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga26aa3cd981712b586c60fa18b4b0c0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26aa3cd981712b586c60fa18b4b0c0ea">&#9670;&nbsp;</a></span>SMED0_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED0_AddressBase&#160;&#160;&#160;0x5500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga016db9592d5d12e313c75f5704894c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016db9592d5d12e313c75f5704894c74">&#9670;&nbsp;</a></span>SMED1_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED1_AddressBase&#160;&#160;&#160;0x5540</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga016db9592d5d12e313c75f5704894c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016db9592d5d12e313c75f5704894c74">&#9670;&nbsp;</a></span>SMED1_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED1_AddressBase&#160;&#160;&#160;0x5540</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga016db9592d5d12e313c75f5704894c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016db9592d5d12e313c75f5704894c74">&#9670;&nbsp;</a></span>SMED1_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED1_AddressBase&#160;&#160;&#160;0x5540</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga016db9592d5d12e313c75f5704894c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016db9592d5d12e313c75f5704894c74">&#9670;&nbsp;</a></span>SMED1_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED1_AddressBase&#160;&#160;&#160;0x5540</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga0781ea5cafe690365573d160b55cd4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0781ea5cafe690365573d160b55cd4aa">&#9670;&nbsp;</a></span>SMED2_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED2_AddressBase&#160;&#160;&#160;0x5580</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga0781ea5cafe690365573d160b55cd4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0781ea5cafe690365573d160b55cd4aa">&#9670;&nbsp;</a></span>SMED2_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED2_AddressBase&#160;&#160;&#160;0x5580</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga0781ea5cafe690365573d160b55cd4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0781ea5cafe690365573d160b55cd4aa">&#9670;&nbsp;</a></span>SMED2_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED2_AddressBase&#160;&#160;&#160;0x5580</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga0781ea5cafe690365573d160b55cd4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0781ea5cafe690365573d160b55cd4aa">&#9670;&nbsp;</a></span>SMED2_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED2_AddressBase&#160;&#160;&#160;0x5580</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga835df5c6761895f5fcf8a4c9c8c5b7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835df5c6761895f5fcf8a4c9c8c5b7c9">&#9670;&nbsp;</a></span>SMED3_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED3_AddressBase&#160;&#160;&#160;0x55C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga835df5c6761895f5fcf8a4c9c8c5b7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835df5c6761895f5fcf8a4c9c8c5b7c9">&#9670;&nbsp;</a></span>SMED3_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED3_AddressBase&#160;&#160;&#160;0x55C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga835df5c6761895f5fcf8a4c9c8c5b7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835df5c6761895f5fcf8a4c9c8c5b7c9">&#9670;&nbsp;</a></span>SMED3_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED3_AddressBase&#160;&#160;&#160;0x55C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga835df5c6761895f5fcf8a4c9c8c5b7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835df5c6761895f5fcf8a4c9c8c5b7c9">&#9670;&nbsp;</a></span>SMED3_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED3_AddressBase&#160;&#160;&#160;0x55C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gab54601b78e78e0cfa0f66d55337e6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54601b78e78e0cfa0f66d55337e6a87">&#9670;&nbsp;</a></span>SMED4_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED4_AddressBase&#160;&#160;&#160;0x5600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gab54601b78e78e0cfa0f66d55337e6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54601b78e78e0cfa0f66d55337e6a87">&#9670;&nbsp;</a></span>SMED4_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED4_AddressBase&#160;&#160;&#160;0x5600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gab54601b78e78e0cfa0f66d55337e6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54601b78e78e0cfa0f66d55337e6a87">&#9670;&nbsp;</a></span>SMED4_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED4_AddressBase&#160;&#160;&#160;0x5600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gab54601b78e78e0cfa0f66d55337e6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54601b78e78e0cfa0f66d55337e6a87">&#9670;&nbsp;</a></span>SMED4_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED4_AddressBase&#160;&#160;&#160;0x5600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gaf78954be5b0faedfb4b06b787b3f58f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78954be5b0faedfb4b06b787b3f58f7">&#9670;&nbsp;</a></span>SMED5_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED5_AddressBase&#160;&#160;&#160;0x5640</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gaf78954be5b0faedfb4b06b787b3f58f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78954be5b0faedfb4b06b787b3f58f7">&#9670;&nbsp;</a></span>SMED5_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED5_AddressBase&#160;&#160;&#160;0x5640</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gaf78954be5b0faedfb4b06b787b3f58f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78954be5b0faedfb4b06b787b3f58f7">&#9670;&nbsp;</a></span>SMED5_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED5_AddressBase&#160;&#160;&#160;0x5640</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gaf78954be5b0faedfb4b06b787b3f58f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78954be5b0faedfb4b06b787b3f58f7">&#9670;&nbsp;</a></span>SMED5_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMED5_AddressBase&#160;&#160;&#160;0x5640</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga5642385a4894d1c083ab54f9028d4bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5642385a4894d1c083ab54f9028d4bab">&#9670;&nbsp;</a></span>STLUX <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga5642385a4894d1c083ab54f9028d4bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5642385a4894d1c083ab54f9028d4bab">&#9670;&nbsp;</a></span>STLUX <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga5642385a4894d1c083ab54f9028d4bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5642385a4894d1c083ab54f9028d4bab">&#9670;&nbsp;</a></span>STLUX <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga5642385a4894d1c083ab54f9028d4bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5642385a4894d1c083ab54f9028d4bab">&#9670;&nbsp;</a></span>STLUX <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga6edf4f4497e32cec8e7171faf1cdb5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6edf4f4497e32cec8e7171faf1cdb5fb">&#9670;&nbsp;</a></span>STLUX285A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX285A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga06034914ee79e088080503f5a6b2131d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06034914ee79e088080503f5a6b2131d">&#9670;&nbsp;</a></span>STLUX325A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX325A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga9b32680160e7c8b34322ad8d65fa1e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b32680160e7c8b34322ad8d65fa1e36">&#9670;&nbsp;</a></span>STLUX383A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX383A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae75a30c57c0d37e64a89385e8686d398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75a30c57c0d37e64a89385e8686d398">&#9670;&nbsp;</a></span>STLUX385A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STLUX385A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gab69180e63aeb3ba766d253dac3665dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69180e63aeb3ba766d253dac3665dd7">&#9670;&nbsp;</a></span>STM8_ADDR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_ADDR_WIDTH&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>width of address space </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00081">81</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga30a13026c4f9ac4f6002961283890245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a13026c4f9ac4f6002961283890245">&#9670;&nbsp;</a></span>STM8_EEPROM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>last address in EEPROM (part of P-flash, configure via option byte) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>size of data EEPROM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga84b778a23f09a07361e2f95160db6f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b778a23f09a07361e2f95160db6f7f">&#9670;&nbsp;</a></span>STM8_EEPROM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_START&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>first address in EEPROM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga20f1e303fb20029fec7158f951171d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f1e303fb20029fec7158f951171d0d">&#9670;&nbsp;</a></span>STM8_MEM_POINTER_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_MEM_POINTER_T&#160;&#160;&#160;uint16_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>address variable type </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00082">82</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5590f8d60881132116ba80404493d5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5590f8d60881132116ba80404493d5b8">&#9670;&nbsp;</a></span>STM8_PFLASH_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>last address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>size of program flash [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="gaa4311d8e88619f08acaa5b8b556487cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4311d8e88619f08acaa5b8b556487cf">&#9670;&nbsp;</a></span>STM8_PFLASH_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_START&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>first address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga183be28d601434fa87e13b03b8f062a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183be28d601434fa87e13b03b8f062a3">&#9670;&nbsp;</a></span>STM8_RAM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>last address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>size of RAM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5cd3410d769c6cdceddc07de03d90481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd3410d769c6cdceddc07de03d90481">&#9670;&nbsp;</a></span>STM8_RAM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_START&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>first address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga5f3754e033deb3bae76086aa8c9d9ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">&#9670;&nbsp;</a></span>SW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>reset controller via WWDG module </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00174">174</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga3b7ea32dbe261ab6f928fe04f1030208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7ea32dbe261ab6f928fe04f1030208">&#9670;&nbsp;</a></span>SYSTIM_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIM_AddressBase&#160;&#160;&#160;0x5340</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga3b7ea32dbe261ab6f928fe04f1030208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7ea32dbe261ab6f928fe04f1030208">&#9670;&nbsp;</a></span>SYSTIM_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIM_AddressBase&#160;&#160;&#160;0x5340</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga3b7ea32dbe261ab6f928fe04f1030208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7ea32dbe261ab6f928fe04f1030208">&#9670;&nbsp;</a></span>SYSTIM_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIM_AddressBase&#160;&#160;&#160;0x5340</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga3b7ea32dbe261ab6f928fe04f1030208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7ea32dbe261ab6f928fe04f1030208">&#9670;&nbsp;</a></span>SYSTIM_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIM_AddressBase&#160;&#160;&#160;0x5340</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="gaa30e473ec4a616bd5bbbe41e014203a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30e473ec4a616bd5bbbe41e014203a2">&#9670;&nbsp;</a></span>TRIGGER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRIGGER_TRAP&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00171">171</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga53ef3788e5acd48bd7da9d86cc63e01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ef3788e5acd48bd7da9d86cc63e01b">&#9670;&nbsp;</a></span>UART_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga53ef3788e5acd48bd7da9d86cc63e01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ef3788e5acd48bd7da9d86cc63e01b">&#9670;&nbsp;</a></span>UART_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga53ef3788e5acd48bd7da9d86cc63e01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ef3788e5acd48bd7da9d86cc63e01b">&#9670;&nbsp;</a></span>UART_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga53ef3788e5acd48bd7da9d86cc63e01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ef3788e5acd48bd7da9d86cc63e01b">&#9670;&nbsp;</a></span>UART_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x48E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x48E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x48E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x48E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga005ed1b077a9da0cd4b368e52054120d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga005ed1b077a9da0cd4b368e52054120d">&#9670;&nbsp;</a></span>WAIT_FOR_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT_FOR_INTERRUPT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h</a>&gt;</code></p>

<p>stop code execution and wait for interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00172">172</a> of file <a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">STLUX_STNRG.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x325_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX325A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x325_a_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_l_u_x325_a_8h_source.html">STLUX325A.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x383_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX383A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x383_a_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_l_u_x383_a_8h_source.html">STLUX383A.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x285_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX285A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x285_a_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_l_u_x285_a_8h_source.html">STLUX285A.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="_s_t_l_u_x385_a_8h.html">/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX385A.h</a>&gt;</code></p>

<p class="definition">Definition at line <a class="el" href="_s_t_l_u_x385_a_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_l_u_x385_a_8h_source.html">STLUX385A.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
