<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow">
<meta property="og:url" content="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2023-06-21T19:57:52.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:02.870Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="EDA工具">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&Basic Flow",
  "url": "https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2023-06-21T19:57:52.000Z",
  "dateModified": "2026-01-18T08:18:02.870Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&Basic Flow',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-06-21T19:57:52.000Z" title="发表于 2023-06-21 19:57:52">2023-06-21</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:02.870Z" title="更新于 2026-01-18 08:18:02">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="Lab1-Data-Setup-Basic-Flow"><a href="#Lab1-Data-Setup-Basic-Flow" class="headerlink" title="Lab1 Data Setup&amp;Basic Flow"></a>Lab1 Data Setup&amp;Basic Flow</h1><h2 id="1-1-Create-a-Milkyway-library"><a href="#1-1-Create-a-Milkyway-library" class="headerlink" title="1.1 Create a Milkyway library"></a>1.1 Create a Milkyway library</h2><p>lab1_data_setup目录下有<br>.synopsys_dc.setup<br>scripts<br>risc_chip.mw<br>design_data</p>
<p>其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等的路径，以方便在后面使用icc时能直接调用。</p>
<p>启动icc_shell后会自动调用.synopsys_dc.setup，可以通过printvar来验证变量是否已设置</p>
<p>了解了.synopsys_dc.setup后，下面就创建设计库（即Milkyway library)<br>写入库的路径、库名、tf文件路径、添加reference libraries，这些都可以使用刚刚加载的变量名来替代。<br>其中reference libraries需要添加ref&#x2F;mw_lib&#x2F;的sc、ram16x128、io三个库</p>
<p>这些库是Milkyway参考库：</p>
<blockquote>
<p>信息是以被称为“views”的形式存储的，例如：</p>
<p>CEL:完整的版图信息</p>
<p>FRAM:用于布局布线的抽象化的版图物理信息（只有单元大小、端口名称、端口位置等简单的物理信息）</p>
<p>LM:带有时序和功耗信息的逻辑模型（可选*），该文件对于后端布局布线不是必须的，IC<br>Compiler只通过link_library变量来读取指定的(.db)格式的逻辑库。</p>
<p>对于那些标准单元库、IO库、Memory或者其他Macro，如果设计中没有CEL View以及FRAM<br>View，则可以在Milkway软件中通过简单的read_lef文件的方式生成这些文件。其中lef文件全拼为：Library<br>Exchange Format。</p>
</blockquote>
<p>创建完成后可以使用ls -a risc_chip.mw来查看库里的东西<br>有CEL lib lib_1 lib_bck .lock文件</p>
<p><strong>总结：</strong><br>这一节介绍了.synopsys_dc.setup设置了若干变量，该文件会在icc_shell启动时自动执行，进而在使用icc创建库时可以调用这些变量，无需手写。milkyway库保存了后端工作的全部信息，创建时需要指定库的存储路径，名字，参考的其他mw库，创建成功后会生成lib_name.mw，目录下有CEL，lib等文件。</p>
<p><strong>涉及的相关脚本和命令：</strong><br>.synopsys_dc.setup中<br>suppress_message是压制某些警告，我记得这个在学习java框架SpringBoot时也有相关注解，主要是告诉工具不要输出某些无所谓的警告。<br>history keep 100 这个应该是控制command.log记录100条最近执行的指令，缺省是20条<br>set_app_var和set都是设置变量 感觉区别不太大<br>alias是取别名，属于shell指令，把一些比较长的命令取别名为短的<br>lappend 变量 路径  这个含义是把该变量当做一个list，在其后增加一条路径，并和前面已有路径用空格隔开<br>set_min_library 没查过，无非是设置库<br>sdc_file是dc时可以write出来的，我感觉就是把dc设置的时序参数写出来<br>def_file是floor plan需要导入的<br>ctrl_file是opt_ctrl.tcl脚本</p>
<h2 id="1-2-Load-the-Netlist-TLU-Constraints-and-Controls"><a href="#1-2-Load-the-Netlist-TLU-Constraints-and-Controls" class="headerlink" title="1.2 Load the Netlist,TLU+,Constraints and Controls"></a>1.2 Load the Netlist,TLU+,Constraints and Controls</h2><p>上一节创建了RISC_CHIP库，这里打开该库，导入Verilog设计（是dc出来的网表，一般命名为mapped.v或netlist.v)，<br>然后导入TLU+文件，有3个文件</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">set_tlu_plus_files -max_tluplus <span class="variable">$tlup_max</span> \</span><br><span class="line">-min_tluplus <span class="variable">$tlup_min</span> \</span><br><span class="line">-tech2itf_map <span class="variable">$tlup_map</span></span><br></pre></td></tr></table></figure>
<p>关于TLU+</p>
<blockquote>
<p>TLUPlus is a binary table format that stores the RC coefficients.  The TLUPlus models<br>enable accurate RC extraction results by including the effects of width, space, density, and<br>temperature on the resistance coefficients.  For details about modeling these effects in the<br>Interconnect Technology Format (ITF) file, see the StarRC documentation.</p>
</blockquote>
<p>即TLU+是存放RC系数的文件。<br>检查物理和逻辑库的一致性、检查TLU是否已经加入：<br>check_library<br>check_tlu_plus_files<br>验证指定的link库已被加载<br>list_libs<br>定义power&#x2F;ground的逻辑连接<br>source $derive_pg_file<br>check_mv_design -power_nets<br>读sdc文件 read_sdc $sdc_file<br>检查时序 check_timing<br>添加时序和优化控制<br>source $ctrl_file<br>运行零互联时延报告<br>保存mw_cel</p>
<p><strong>总结：</strong><br>这一节打开了上节创建的RISC_CHIP库，导入网表、TLU，定义了power&#x2F;ground的逻辑连接，读入sdc文件，添加时序和优化控制，最后输出零互联时延报告，涉及到source脚本，各种check，还是不那么好彻底理解的。但是总体来说还是对项目进行一些基本的配置，然后输出时延报告，还没有进入到floor plan的步骤。</p>
<p><strong>涉及的相关脚本和命令：</strong><br>导入设计:<br>import_designs $verilog_file -format verilog -top $top_design</p>
<p>设置TLU+ ：<br>set_tlu_plus_files -max_tluplus $tlup_max <br>-min_tluplus $tlup_min <br>-tech2itf_map $tlup_map</p>
<p>检查物理和逻辑库的一致性：<br>check_library</p>
<p>检查TLU+ 文件被添加，通过了检查:<br>check_tlu_plus_files</p>
<p>验证link libraries已经被加载(我的理解就是sc io ram16x128的db库<br>list_libs</p>
<p>定义power&#x2F;ground的管脚和网络之间的逻辑连接<br>soruce $derive_pg_file   #这个文件路径在.&#x2F;scripts&#x2F;derive_pg.tcl<br>check_mv_design -power_nets</p>
<p>应用顶级设计约束<br>read_sdc $sdc_file</p>
<p>检查时序约束<br>check_timing</p>
<p>检查时序异常约束<br>report_timing_requirements</p>
<p>检查是否有路径禁用时序分析<br>report_disable_timing</p>
<p>检查设计是否被配置为特定模式或者用例<br>report_case_analysis</p>
<p>验证clocks是否被合适地建模:<br>report_clock<br>reprot_clock -skew</p>
<p>应用时序和优化控制<br>source $ctrl_file</p>
<p>跑0互联时序报告<br>source sc[TAB]z[TAB]<br>#The above file scripts&#x2F;zic_timing.tel contains:<br>#set_zero_interconnect_delay_mode true<br>#redirect -tee zic.timing { report_timing }<br>#set_zero_interconnect_delay_mode false</p>
<p>查看zic.timing内容<br>exec cat zic.timing</p>
<p>移除理想network<br>remove_ideal_network [get_ports scan_en]</p>
<p>保存cel<br>save_mw_cel -as RISC_CHIP_data_setup</p>
<p>涉及到的脚本和命令相当多，需要查iccug，结合实践，加以理解。</p>
<h2 id="1-3-Basic-Flow-Design-Planning"><a href="#1-3-Basic-Flow-Design-Planning" class="headerlink" title="1.3 Basic Flow:Design Planning"></a>1.3 Basic Flow:Design Planning</h2><p>这一节提供了一个DEF格式的预定义好的floor plan file，<br>读入def文件，read_def $def_file<br>确保standard cells在power和ground metal routes之上<br>保存该设计cel，该文件会保存到risc_chip.mw&#x2F;CEL（也就是说还是在刚刚的项目里操作）</p>
<p><strong>总结：</strong><br>读入预定义好的floor plan file</p>
<p><strong>涉及的相关脚本和命令：</strong><br>read_def $def_file<br>set pnet options -complete {METAL3 METAL4}<br>save_mw_cel -as RISC_CHIP_floorplanned</p>
<h2 id="1-4-Bsic-Flow-Placement"><a href="#1-4-Bsic-Flow-Placement" class="headerlink" title="1.4 Bsic Flow:Placement"></a>1.4 Bsic Flow:Placement</h2><p>使用place_opt进行布线<br>分析拥塞<br>最后保存</p>
<p><strong>总结：</strong><br>疑问是，自动布线，不需要自己动手吗？那我之前上课学到的布线相关的命令是做什么的？</p>
<p><strong>涉及的相关脚本和命令：</strong><br>place_opt<br>redirect -tee place_opt.timing {report_timing}<br>report_congestion -grc_based -by_layer \<br>-routing_stage global<br>save_mw_cel -as RISC_CHIP_placed</p>
<h2 id="1-5-Basic-Flow-CTS"><a href="#1-5-Basic-Flow-CTS" class="headerlink" title="1.5 Basic Flow:CTS"></a>1.5 Basic Flow:CTS</h2><p>使用命令进行时钟树综合，然后展示时钟树。<br>保存cel<br>退出icc，discard all</p>
<p><strong>总结：</strong><br>似乎看着也很简单，就是几行命令搞定cts，那么后面需要自己动手试一试是否能跑的出来。</p>
<p><strong>涉及的相关脚本和命令：</strong><br>remove_clock_uncertainty [all_clocks]<br>set_fix_hold [all_clocks]<br>clock_opt<br>redirect -tee clock__opt. timing { report_timing}<br>save rnw cel -as RISC CHIP cts</p>
<h2 id="1-6-Basic-Flow-Routing"><a href="#1-6-Basic-Flow-Routing" class="headerlink" title="1.6 Basic Flow:Routing"></a>1.6 Basic Flow:Routing</h2><p>重新打开icc_shell，打开设计，选择库，重做一遍timing和optimization controls，因为这些步骤中的变量在退出icc后就没了。<br>然后route_opt进行自动布线<br>布线后输出时序报告。<br>保存退出</p>
<p>**总结：**需要对相关的命令查一下iccug，有基本的认知了解，再进行学习可能更好。</p>
<p><strong>涉及的相关脚本和命令：</strong><br>source $ctrl file<br>route opt<br>report_design -physical<br>save_mw_cel -as RISC_CHIP_routed</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/">https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA%E5%B7%A5%E5%85%B7/">EDA工具</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/Q3/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task5-9/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9</div></div><div class="info-2"><div class="info-item-1">ICC1 workshop lab guide2.5 Create P&#x2F;G Rings Around Macro GroupsIn the task following this one you will use “Power Network Synthesis” (PNS) toautomate the creation of power&#x2F;ground core and individual macro rings, as well asvertical and horizontal straps. If you want to create rings around groups of macros,that is done prior to PNS, which is what this task will accomplish.在接下来的任务中，你将使用电源网络综合去自动地创建P&#x2F;G核心和单个宏环，以及垂直和水平绑带。如果你想在宏组周围创建环，则需要在PNS之前完成，这就是这次要完成的任务。  We have created a script...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</div></div><div class="info-2"><div class="info-item-1">Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。 All of these cells are instantiated cells in the netlist.所有这些单元格都是网络列表中的实例化单元格。 They are all stacked o...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-synopsys-milkyway-database-design-library-dependency-library/" title="【IC设计】Synopsys的Milkyway数据库、设计库、依赖库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】Synopsys的Milkyway数据库、设计库、依赖库</div></div><div class="info-2"><div class="info-item-1">Milkyway database for Synopsys Galaxy Design PlatformSynopsys Galaxy Design Platform（Synopsys银河设计平台）包括的系列工具有：DC、ICC、StarRC、IC Validator、PrimeRail、Milkyway Environment Milkyway（银河）数据库是为Synopsys银河设计平台服务的数据库，方便工具直接通过接口对数据库进行读写，而不是以ASCII文件中间文件的形式进行操作。 不同EDA软件和mw库的交互：** DC** write_milkyway或write_verilog或write_ddc  即DC的写出可以用mw格式 ICC从mw中读入physical design info和library cell info 写出也用mw格式mw环境可以将GDSII,IASIS和LEF&#x2F;DEF转换成为新的lib cell，从而成为mw格式 StarRC从mw库中读入物理设计信息来执行寄生RC参数提取，并写回到数据库中，方便ICC读取和使用时序信息。 mw的基本...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/" title="【IC设计】Synopsys数字IC设计流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-11</div><div class="info-item-2">【IC设计】Synopsys数字IC设计流程</div></div><div class="info-2"><div class="info-item-1">数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，PT时序分析，DRC&amp;LVS等） 前端设计RTL编写和HDL仿真  用Verilog实现芯片各个模块的功能，如写一个四位乘法器multipleir.v和它的测试文件tb_multiplier.v并使用VCS编译并仿真，使用Verdi查看波形，通过RTL功能验证。 逻辑综合使用DC（Design Compiler）综合RTL代码，生成门级网表（Gate-Level Netlist）。   具体来说，DC实际上将RTL先翻译成 了内部可识别的GTECH形式的中间代码，然后再根据所提供的目标库和设计约束来映射和优化出最终的网表文件netlist.v。     在使用Synopsys D...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-18</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</div></div><div class="info-2"><div class="info-item-1">Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。 All of these cells are instantiated cells in the netlist.所有这些单元格都是网络列表中的实例化单元格。 They are all stacked o...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/" title="【IC设计】DC工具的target、link、synthetic、symbol库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-01</div><div class="info-item-2">【IC设计】DC工具的target、link、synthetic、symbol库</div></div><div class="info-2"><div class="info-item-1">Specifying Libraries You use dc_shell variables to specify the libraries used by Design  Compiler.Table 4-1 lists  the variables for each library type as well  as the typical file extension for the library.  你使用dc_shell变量去指定dc要使用的库。下表列出了每种库以及对应的常用扩展名    Library type Variable Default File extension    Target library target_library {“your_library.db”} .db   Link library link_library {“*”,”your_library.db”} .db   Symbol library symbol_library {“your_library.sdb”} .sdb   DesignWare library synthe...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task5-9/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-07-08</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9</div></div><div class="info-2"><div class="info-item-1">ICC1 workshop lab guide2.5 Create P&#x2F;G Rings Around Macro GroupsIn the task following this one you will use “Power Network Synthesis” (PNS) toautomate the creation of power&#x2F;ground core and individual macro rings, as well asvertical and horizontal straps. If you want to create rings around groups of macros,that is done prior to PNS, which is what this task will accomplish.在接下来的任务中，你将使用电源网络综合去自动地创建P&#x2F;G核心和单个宏环，以及垂直和水平绑带。如果你想在宏组周围创建环，则需要在PNS之前完成，这就是这次要完成的任务。  We have created a script...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab1-Data-Setup-Basic-Flow"><span class="toc-number">1.</span> <span class="toc-text">Lab1 Data Setup&amp;Basic Flow</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-1-Create-a-Milkyway-library"><span class="toc-number">1.1.</span> <span class="toc-text">1.1 Create a Milkyway library</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-2-Load-the-Netlist-TLU-Constraints-and-Controls"><span class="toc-number">1.2.</span> <span class="toc-text">1.2 Load the Netlist,TLU+,Constraints and Controls</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-3-Basic-Flow-Design-Planning"><span class="toc-number">1.3.</span> <span class="toc-text">1.3 Basic Flow:Design Planning</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-4-Bsic-Flow-Placement"><span class="toc-number">1.4.</span> <span class="toc-text">1.4 Bsic Flow:Placement</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-5-Basic-Flow-CTS"><span class="toc-number">1.5.</span> <span class="toc-text">1.5 Basic Flow:CTS</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-6-Basic-Flow-Routing"><span class="toc-number">1.6.</span> <span class="toc-text">1.6 Basic Flow:Routing</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>