Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 287909faa2874caa8337065fea9c1fa2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 23 for port 'addr_i' [C:/Users/moguz/OneDrive/Vivado/graph_proc_ver0-20210128T235715Z-001/graph_proc_ver0/check8114.srcs/sources_1/imports/Desktop/IBEX/ibex_work/examples/fpga/artya7-100/rtl/top_artya7_100.sv:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 23 for port 'addr_mem_o' [C:/Users/moguz/OneDrive/Vivado/graph_proc_ver0-20210128T235715Z-001/graph_proc_ver0/check8114.srcs/sources_1/imports/Desktop/IBEX/ibex_work/examples/fpga/artya7-100/rtl/top_artya7_100.sv:259]
WARNING: [VRFC 10-5021] port 'mem_data_val_i' is not connected on this instance [C:/Users/moguz/OneDrive/Vivado/graph_proc_ver0-20210128T235715Z-001/graph_proc_ver0/check8114.srcs/sources_1/imports/Desktop/IBEX/ibex_work/examples/fpga/artya7-100/rtl/top_artya7_100.sv:84]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
