Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 11:24:37 2025
| Host         : Magnus_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file mpu_rg_timing_summary_routed.rpt -pb mpu_rg_timing_summary_routed.pb -rpx mpu_rg_timing_summary_routed.rpx -warn_on_violation
| Design       : mpu_rg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     252         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (483)
5. checking no_input_delay (3)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLOCK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: COUNT_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (483)
--------------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  581          inf        0.000                      0                  581           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           581 Endpoints
Min Delay           581 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.677ns  (logic 1.580ns (12.466%)  route 11.096ns (87.534%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          6.019    12.677    ax0
    SLICE_X28Y79         FDRE                                         r  ax_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.579ns  (logic 1.580ns (13.647%)  route 9.999ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          4.922    11.579    ax0
    SLICE_X65Y80         FDRE                                         r  ax_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.579ns  (logic 1.580ns (13.647%)  route 9.999ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          4.922    11.579    ax0
    SLICE_X65Y80         FDRE                                         r  ax_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 1.580ns (14.003%)  route 9.705ns (85.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          4.627    11.285    ax0
    SLICE_X64Y79         FDRE                                         r  ax_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 1.580ns (14.003%)  route 9.705ns (85.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          4.627    11.285    ax0
    SLICE_X64Y79         FDRE                                         r  ax_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ax_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.992ns  (logic 1.580ns (14.376%)  route 9.412ns (85.624%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          5.078     6.534    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  ax[15]_i_1/O
                         net (fo=16, routed)          4.334    10.992    ax0
    SLICE_X65Y76         FDRE                                         r  ax_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2C_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 4.488ns (40.874%)  route 6.491ns (59.126%))
  Logic Levels:           6  (FDCE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE                         0.000     0.000 r  SD_COUNTER_reg[3]/C
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SD_COUNTER_reg[3]/Q
                         net (fo=27, routed)          1.819     2.275    SD_COUNTER[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  I2C_SCL_OBUF_inst_i_26/O
                         net (fo=1, routed)           0.646     3.045    I2C_SCL_OBUF_inst_i_26_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.169 r  I2C_SCL_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.806     3.975    I2C_SCL_OBUF_inst_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.099 r  I2C_SCL_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.572     4.671    I2C_SCL_OBUF_inst_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.795 r  I2C_SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.649     7.443    I2C_SCL_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.979 r  I2C_SCL_OBUF_inst/O
                         net (fo=0)                   0.000    10.979    I2C_SCL
    V8                                                                r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gy_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.580ns (15.441%)  route 8.654ns (84.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          4.572     6.028    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.152 r  gy[15]_i_1/O
                         net (fo=16, routed)          4.082    10.234    gy0
    SLICE_X0Y79          FDRE                                         r  gy_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gy_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.580ns (15.441%)  route 8.654ns (84.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          4.572     6.028    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.152 r  gy[15]_i_1/O
                         net (fo=16, routed)          4.082    10.234    gy0
    SLICE_X0Y79          FDRE                                         r  gy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gy_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.580ns (15.441%)  route 8.654ns (84.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_n_IBUF_inst/O
                         net (fo=23, routed)          4.572     6.028    reset_n_IBUF
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.152 r  gy[15]_i_1/O
                         net (fo=16, routed)          4.082    10.234    gy0
    SLICE_X0Y79          FDRE                                         r  gy_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_COUNTER_reg_rep[7]__10/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2C_SDAT_IOBUF_inst_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE                         0.000     0.000 r  SD_COUNTER_reg_rep[7]__10/C
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SD_COUNTER_reg_rep[7]__10/Q
                         net (fo=1, routed)           0.104     0.232    SD_COUNTER_reg_rep[7]__10_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.099     0.331 r  I2C_SDAT_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     0.331    I2C_SDAT_IOBUF_inst_i_2_n_0
    SLICE_X42Y23         FDCE                                         r  I2C_SDAT_IOBUF_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.943%)  route 0.146ns (44.057%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  COUNT_reg[0]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_reg[0]/Q
                         net (fo=7, routed)           0.146     0.287    COUNT_reg_n_0_[0]
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  COUNT[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    plusOp[5]
    SLICE_X39Y38         FDRE                                         r  COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  COUNT_reg[2]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_reg[2]/Q
                         net (fo=5, routed)           0.179     0.320    COUNT_reg_n_0_[2]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.042     0.362 r  COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    plusOp[3]
    SLICE_X39Y38         FDRE                                         r  COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  COUNT_reg[2]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_reg[2]/Q
                         net (fo=5, routed)           0.179     0.320    COUNT_reg_n_0_[2]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.365 r  COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    plusOp[2]
    SLICE_X39Y38         FDRE                                         r  COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  COUNT_reg[0]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    COUNT_reg_n_0_[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.042     0.368 r  COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    plusOp[1]
    SLICE_X40Y38         FDRE                                         r  COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE                         0.000     0.000 r  data_reg[5]/C
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_reg[5]/Q
                         net (fo=7, routed)           0.184     0.325    data[5]
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.370    data[5]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  COUNT_reg[0]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  COUNT_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    COUNT_reg_n_0_[0]
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    plusOp[0]
    SLICE_X40Y38         FDRE                                         r  COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCL_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SCL_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDPE                         0.000     0.000 r  SCL_reg/C
    SLICE_X40Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SCL_reg/Q
                         net (fo=2, routed)           0.185     0.326    SCL
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  SCL_i_1/O
                         net (fo=1, routed)           0.000     0.371    SCL_i_1_n_0
    SLICE_X40Y25         FDPE                                         r  SCL_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE                         0.000     0.000 r  data_reg[9]/C
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_reg[9]/Q
                         net (fo=7, routed)           0.185     0.326    data[9]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    data[9]_i_1_n_0
    SLICE_X37Y24         FDRE                                         r  data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.040%)  route 0.186ns (49.960%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  data_reg[6]/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_reg[6]/Q
                         net (fo=7, routed)           0.186     0.327    data[6]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.372 r  data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    data[6]_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------





