0.7
2020.2
May 22 2024
19:03:11
D:/Studies/10_Projects/Digital Design Projects/Verilog/4_dataTypes/4_dataTypes.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/Studies/10_Projects/Digital Design Projects/Verilog/4_dataTypes/4_dataTypes.srcs/sim_1/new/datatypes_tb.v,1731573055,verilog,,,,tb,,,,,,,,
