--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml comparator.twx comparator.ncd -o comparator.twr
comparator.pcf

Design file:              comparator.ncd
Physical constraint file: comparator.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |BranchDecide   |   16.024|
A<1>           |BranchDecide   |   16.194|
A<2>           |BranchDecide   |   16.350|
A<3>           |BranchDecide   |   16.436|
A<4>           |BranchDecide   |   16.348|
A<5>           |BranchDecide   |   16.337|
A<6>           |BranchDecide   |   15.807|
A<7>           |BranchDecide   |   15.900|
A<8>           |BranchDecide   |   14.785|
A<9>           |BranchDecide   |   14.950|
A<10>          |BranchDecide   |   14.607|
A<11>          |BranchDecide   |   14.934|
A<12>          |BranchDecide   |   14.603|
A<13>          |BranchDecide   |   13.993|
A<14>          |BranchDecide   |   13.241|
A<15>          |BranchDecide   |   11.895|
B<0>           |BranchDecide   |   11.307|
B<1>           |BranchDecide   |   11.336|
B<2>           |BranchDecide   |   11.084|
B<3>           |BranchDecide   |   11.128|
B<4>           |BranchDecide   |   11.033|
B<5>           |BranchDecide   |   11.179|
B<6>           |BranchDecide   |   11.064|
B<7>           |BranchDecide   |   11.111|
B<8>           |BranchDecide   |   11.136|
B<9>           |BranchDecide   |   10.996|
B<10>          |BranchDecide   |   10.817|
B<11>          |BranchDecide   |   11.124|
B<12>          |BranchDecide   |   10.722|
B<13>          |BranchDecide   |   10.935|
B<14>          |BranchDecide   |   10.823|
B<15>          |BranchDecide   |   10.348|
EorNE          |BranchDecide   |    6.217|
---------------+---------------+---------+


Analysis completed Wed Oct 25 16:24:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 310 MB



