<div align="center">

# ğŸŒŸ Week 1 â€” Day 2  
## â±ï¸ Timing Libraries Â· ğŸ—ï¸ Hierarchical vs Flat Synthesis Â· ğŸ” Flop Coding Styles

</div>

---

## ğŸ“– Table of Contents
- [â±ï¸ Timing Libraries (.lib)](#â±ï¸-timing-libraries-lib)  
  - ğŸ” Library Structure  
  - ğŸŒ¡ï¸ PVT Corners  
  - ğŸ“‚ Example: SKY130 Library  
  - ğŸ—ï¸ AND Gate Flavors  
  - ğŸ“œ Liberty Snippet Comparison  
- [ğŸ—ï¸ Hierarchical vs Flat Synthesis](#ğŸ—ï¸-hierarchical-vs-flat-synthesis)  
  - ğŸ“Œ Key Concepts  
  - ğŸ§ª Lab Experiments (Part 1 & 2)  
- [ğŸ” Flop Coding Styles & Optimizations](#ğŸ”-flop-coding-styles--optimizations)  
  - ğŸ’¡ Why Flops?  
  - ğŸ” Coding Styles  
  - ğŸ§ª Synthesis & Simulation Labs (Parts 1â€“5)  

---

## â±ï¸ Timing Libraries (.lib)

Timing libraries (`.lib`) are the **backbone of synthesis**, acting as a *dictionary* for standard cells. They define how each logic gate behaves in terms of **function**, **delay**, **power**, and **area**.

> ğŸ’¡ **Why it matters**: These libraries guide synthesis tools to optimize designs for speed, power, or area based on project goals.

---

### ğŸ” Library Structure
Each **cell** in a `.lib` file includes:
- **Logic Equation**: Defines the Boolean function (e.g., `A1 & A2` for AND gate).  
- **Pin Directions**: Specifies inputs and outputs.  
- **Timing Data**: Includes setup, hold, and propagation delays.  
- **Power Models**: Covers leakage and dynamic power consumption.  
- **Area Usage**: Represents the physical layout size.

---

### ğŸŒ¡ï¸ PVT Corners
Silicon performance varies with **Process, Voltage, Temperature (PVT)** conditions. Key corners include:

| Corner | Voltage | Temp   | Process     | Behavior                |
|--------|---------|--------|-------------|-------------------------|
| **SS** | 1.60 V  | 125 Â°C | Slow-Slow   | ğŸ¢ Worst Delay, Low Power |
| **TT** | 1.80 V  | 25 Â°C  | Typical     | âš–ï¸ Balanced             |
| **FF** | 1.95 V  | 0 Â°C   | Fast-Fast   | ğŸš€ Best Delay, High Power |

> ğŸ“Œ **Pro Tip**: Always simulate across PVT corners to ensure robust designs!

---

### ğŸ“‚ Example Library: SKY130
**Filename Breakdown**:  
`sky130_fd_sc_hd__tt_025C_1v80.lib`

| Part              | Meaning                              |
|-------------------|--------------------------------------|
| `sky130_fd_sc_hd` | SkyWater 130nm High-Density Library  |
| `tt`              | Typical Process Corner               |
| `025C`            | Temperature = 25 Â°C                  |
| `1v80`            | Operating Voltage = 1.80 V           |

---

### ğŸ—ï¸ AND Gate Flavors
The **2-input AND gate** comes in multiple *drive strengths* to balance **speed**, **power**, and **area**:

| Cell Flavor | Area (ÂµmÂ²) | Speed       | Power Consumption | Delay      |
|-------------|------------|-------------|-------------------|------------|
| **AND2_0**  | 6.25 Ã— 10â¸ | ğŸ¢ Very Slow | ğŸ”‹ Very Low       | â±ï¸ High     |
| **AND2_2**  | 7.50 Ã— 10â¸ | âš–ï¸ Medium    | ğŸ”‹ Moderate       | â±ï¸ Medium   |
| **AND2_4**  | 8.75 Ã— 10â¸ | ğŸš€ Very Fast | ğŸ”‹ High          | âš¡ Very Low |

> ğŸ’¡ **Design Choice**: Pick a flavor based on **timing closure** and **power budgets**.

---

### ğŸ“œ Liberty Snippet Comparison
Below is a comparison of `.lib` snippets for different **AND2 gate flavors** in the **SKY130** library:

| Parameter   | AND2_0 ğŸ¢         | AND2_2 âš–ï¸         | AND2_4 ğŸš€         |
|-------------|-------------------|-------------------|-------------------|
| **Area**    | `6.25`            | `7.50`            | `8.75`            |
| **Function**| `(A1 & A2)`       | `(A1 & A2)`       | `(A1 & A2)`       |
| **Delay**   | â±ï¸ High           | â±ï¸ Medium         | âš¡ Very Low       |
| **Power**   | ğŸ”‹ Very Low       | ğŸ”‹ Moderate       | ğŸ”‹ High           |
| **Speed**   | ğŸ¢ Very Slow      | âš–ï¸ Medium         | ğŸš€ Very Fast      |

**Liberty File Snippets**:

```liberty
cell ("sky130_fd_sc_hd__and2_0") {
  area : 6.25;
  pin(A1) { direction : input; }
  pin(A2) { direction : input; }
  pin(X)  { direction : output; function : "(A1 & A2)"; }
}

cell ("sky130_fd_sc_hd__and2_2") {
  area : 7.50;
  pin(A1) { direction : input; }
  pin(A2) { direction : input; }
  pin(X)  { direction : output; function : "(A1 & A2)"; }
}

cell ("sky130_fd_sc_hd__and2_4") {
  area : 8.75;
  pin(A1) { direction : input; }
  pin(A2) { direction : input; }
  pin(X)  { direction : output; function : "(A1 & A2)"; }
}
```

## ğŸ—ï¸ 2. Hierarchical vs Flat Synthesis

In digital design, **synthesis strategy** plays a crucial role in area, timing, and readability of the final gate-level netlist.  
Two popular approaches are **Hierarchical** (modular) and **Flat** (flattened single netlist).  

---

<div align="center">

| ğŸ¯ Approach | ğŸ§© Concept | ğŸ“Š Pros | âš ï¸ Cons |
|-------------|------------|---------|---------|
| **Hierarchical** | Break design into **modules** and connect in a top-level | âœ”ï¸ Easy debugging <br> âœ”ï¸ Reusable IPs <br> âœ”ï¸ Faster compile for large designs | âŒ Slightly larger area <br> âŒ Cross-module optimization limited |
| **Flat** | Collapse all modules into a **single netlist** | âœ”ï¸ Global optimization <br> âœ”ï¸ Better area & timing in some cases | âŒ Harder to debug <br> âŒ No modular reuse |

</div>

---

### ğŸ”¹ Hierarchical Example (Modular)

```verilog
// AND Gate
module and_gate(input A, B, output Y);
    assign Y = A & B;
endmodule

// OR Gate
module or_gate(input A, B, output Y);
    assign Y = A | B;
endmodule

// Top Module
module top_hier(input X1, X2, X3, X4,
                output Y_and, Y_or);
    and_gate u1 (.A(X1), .B(X2), .Y(Y_and));
    or_gate  u2 (.A(X3), .B(X4), .Y(Y_or));
endmodule
```

ğŸ“Œ In this approach:  
- Each gate remains **visible** in the final netlist.  
- Debugging is easier as **boundaries** are maintained.  

<p align="center">
  <img src="Images/block.png" width="1000" alt="Hierarchical Block Diagram"/>
</p>

---
### ğŸ”¹ Yosys Flow for Hierarchical Netlist

## â–¶ï¸ Start Yosys
```bash
yosys
```
## ğŸ“‚ Load Liberty
```bash
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
## ğŸ“‚ Load Verilog Files
```bash
read_verilog multiple_modules.v
```
## âš™ï¸ Run Synthesis
```bash
read_verilog multiple_modules.v
```
## ğŸ”— Map Cells using Liberty
```bash
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
## ğŸ‘ï¸ Show Hierarchy Preserved
```bash
show top_module
```

<p align="center">
  <img src="Images/multimodule.png" width="1000" alt="Hierarchical Schematic"/>
  <br>
  <em> Hierarchical Schematic (Yosys show output) </em>
</p>


## ğŸ“ Write Netlist with Hierarchy
```bash
write_verilog -noattr multiple_modules-hier.v
```
## ğŸ‘“ Open Netlist in GVim
```bash
!gvim multiple_modules-hier.v
```

<p align="center">
  <img src="Images/code.png" width="1000" alt="Hierarchical Netlist"/>
  <br>
  <em>Hierarchical Netlist (GVim output)</em>
</p>

### âš™ï¸ CMOS Visualization

- **Stacked PMOS** â†’ Not preferred, as PMOS has **poor carrier mobility**, making circuits slower.  
- **Stacked NMOS** â†’ Generally better since NMOS has **higher mobility**, but too many in series increases resistance.  

---

<p align="center">
  <img src="Day2/Images/cmos.png" width="600" alt="CMOS Visualization"/>
  <br>
  <em>CMOS Transistor-Level Representation</em>
</p>

### ğŸ—ï¸ C. Flattened Synthesis

In **flattened synthesis**, all modules in a design are merged into a **single flat netlist**, removing the original hierarchy.  
This enables **global optimizations** across the design but makes debugging more challenging.

---

### ğŸ”¹ Key Points
- Command `yosys > flatten` collapses the hierarchy.  
- Sub-modules are no longer preserved after flattening.  
- The design is represented as **one unified block**.  
- Useful for **maximizing performance**, but hierarchy visibility is lost.  

---

### âœï¸ Writing a Flat Netlist

## 1. Flatten the hierarchy
```bash
flatten
```
## 2. Export netlist
```bash
write_verilog -noattr good_mux_netlist_flat.v
```

## 3. Open with editor
```bash
!gvim good_mux_netlist_flat.v
```
<p align="center"> <img src="Images/flat_file.png" alt="Flattened Netlist File" width="1000"/> </p>

### ğŸ“Š Visualizing the Flat Netlist

To see the flat representation after synthesis:

```bash
yosys> flatten
```
```bash
yosys> show
```
<p align="center"> <img src="Images/flat_syn.png" alt="Flattened Schematic" width="1000"/> </p>

## ğŸ” Hierarchical vs Flattened Synthesis

| **Aspect**            | **Hierarchical ğŸ§©**             | **Flattened ğŸ—ï¸**                |
|------------------------|---------------------------------|---------------------------------|
| **Hierarchy**          | Preserved                      | Collapsed                       |
| **Optimization Scope** | Module-level                   | Global                          |
| **Runtime**            | âš¡ Faster (scales for SoCs)     | ğŸ¢ Slower                       |
| **Debugging**          | ğŸ› ï¸ Easier                      | ğŸ” Harder                       |
| **Netlist Style**      | Modular blocks                 | Single block                    |
| **Best For**           | âœ… Debug, modular development   | ğŸš€ Max performance optimization |

---

## ğŸŒŸ Key Takeaway

- Use **hierarchical synthesis** when you want clarity and modularity.  
- Use **flattened synthesis** when you need **maximum optimization** at the cost of runtime and debug simplicity.  

### ğŸ§© D. Submodule-Level Synthesis

In **submodule-level synthesis**, a single submodule of the design is synthesized independently, while the rest of the hierarchy remains untouched.  
This method is highly effective for **isolated testing, optimization, and debugging** before integrating into the top-level design.

---

### ğŸ”¹ Key Highlights
- ğŸ¯ Focuses on **one submodule** at a time.  
- ğŸ§© Preserves hierarchy of other modules.  
- ğŸ“¦ Ideal when **multiple instances** of the same module exist.  
- âš¡ Enables a **divide-and-conquer** approach for large designs.  
- âœ… Each submodule can be **optimized, verified, and reused** efficiently.  
- ğŸš« Netlist generation at submodule stage is optional (not typically needed for final hardware).  

---

### ğŸ–¥ï¸ Yosys Workflow

## 1. Launch Yosys
```bash
yosys
```

# 2. Load standard cell library
```bash
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

# 3. Load Verilog source files
```bash
read_verilog multiple_modules.v
```

# 4. Run synthesis only for selected submodule
```bash
synth -top sub_module1
```

# 5. Visualize synthesized submodule
```bash
show
```
<p align="center"> <img src="Images/submodule_netlist.png" alt="Submodule Netlist Visualization" width="1000"/> </p>

### ğŸŒŸ Why Use Submodule Synthesis?

- âœ… Speeds up **debugging** by isolating issues.  
- âœ… Saves time when working on **large SoCs**.  
- âœ… Allows **targeted optimization** of complex blocks.  
- âœ… Supports **incremental verification** at block level.  

