

================================================================
== Synthesis Summary Report of 'accel'
================================================================
+ General Information: 
    * Date:           Mon Oct 24 21:45:35 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        maxp_fwp
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+-----+
    |                               Modules                              | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |    |            |            |     |
    |                               & Loops                              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+-----+
    |+ accel*                                                            |     -|  0.00|    12624|  1.262e+05|         -|    12619|      -|  dataflow|  7 (~0%)|   -|  5187 (~0%)|   6197 (2%)|    -|
    | + read_mem_float_12544u_s                                          |     -|  0.00|    12618|  1.262e+05|         -|    12618|      -|        no|        -|   -|  1148 (~0%)|   674 (~0%)|    -|
    |  + read_mem_float_12544u_Pipeline_write_in_stream                  |     -|  0.00|    12547|  1.255e+05|         -|    12547|      -|        no|        -|   -|  1015 (~0%)|   127 (~0%)|    -|
    |   o write_in_stream                                                |     -|  7.30|    12545|  1.254e+05|         3|        1|  12544|       yes|        -|   -|           -|           -|    -|
    | + create_window_stream_maxp2d_28u_28u_16u_2u_2u_s                  |     -|  2.45|    12546|  1.255e+05|         -|    12546|      -|        no|  6 (~0%)|   -|   354 (~0%)|  1026 (~0%)|    -|
    |  o pixel_channel                                                   |     -|  7.30|    12544|  1.254e+05|         2|        1|  12544|       yes|        -|   -|           -|           -|    -|
    | + maxp2d_3136u_2u_2u_s                                             |     -|  1.29|     3143|  3.143e+04|         -|     3143|      -|        no|        -|   -|   665 (~0%)|   360 (~0%)|    -|
    |  o VITIS_LOOP_72_1                                                 |     -|  7.30|     3141|  3.141e+04|         7|        1|   3136|       yes|        -|   -|           -|           -|    -|
    | + entry_proc                                                       |     -|  5.44|        0|      0.000|         -|        0|      -|        no|        -|   -|     3 (~0%)|    29 (~0%)|    -|
    | + write_mem_float_3136u_window_bool_2u_2u_s                        |     -|  0.00|     3210|  3.210e+04|         -|     3210|      -|        no|        -|   -|   664 (~0%)|  1174 (~0%)|    -|
    |  + write_mem_float_3136u_window_bool_2u_2u_Pipeline_write_out_mem  |     -|  0.00|     3139|  3.139e+04|         -|     3139|      -|        no|        -|   -|   532 (~0%)|   595 (~0%)|    -|
    |   o write_out_mem                                                  |     -|  7.30|     3137|  3.137e+04|         3|        1|   3136|       yes|        -|   -|           -|           -|    -|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | float*   |
| output   | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+---------------------------------+
| HW Interface | Direction | Length | Width | Location                        |
+--------------+-----------+--------+-------+---------------------------------+
| m_axi_gmem   | read      | 784    | 512   | maxp_fwp/src/maxp_fwp.cpp:7:19  |
| m_axi_gmem   | write     | 196    | 512   | maxp_fwp/src/maxp_fwp.hpp:44:17 |
+--------------+-----------+--------+-------+---------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + accel                                                            | 0   |        |            |     |        |         |
|  + read_mem_float_12544u_s                                         | 0   |        |            |     |        |         |
|   + read_mem_float_12544u_Pipeline_write_in_stream                 | 0   |        |            |     |        |         |
|     add_ln7_fu_120_p2                                              | -   |        | add_ln7    | add | fabric | 0       |
|  + create_window_stream_maxp2d_28u_28u_16u_2u_2u_s                 | 0   |        |            |     |        |         |
|    add_ln25_fu_198_p2                                              | -   |        | add_ln25   | add | fabric | 0       |
|    sub_ln34_fu_259_p2                                              | -   |        | sub_ln34   | sub | fabric | 0       |
|    add_ln34_fu_273_p2                                              | -   |        | add_ln34   | add | fabric | 0       |
|    add_ln34_1_fu_287_p2                                            | -   |        | add_ln34_1 | add | fabric | 0       |
|    pos_y_0_fu_293_p2                                               | -   |        | pos_y_0    | add | fabric | 0       |
|    sub_ln43_fu_323_p2                                              | -   |        | sub_ln43   | sub | fabric | 0       |
|    add_ln43_fu_337_p2                                              | -   |        | add_ln43   | add | fabric | 0       |
|    add_ln43_1_fu_351_p2                                            | -   |        | add_ln43_1 | add | fabric | 0       |
|    add_ln40_fu_362_p2                                              | -   |        | add_ln40   | add | fabric | 0       |
|    add_ln43_2_fu_376_p2                                            | -   |        | add_ln43_2 | add | fabric | 0       |
|    add_ln43_3_fu_390_p2                                            | -   |        | add_ln43_3 | add | fabric | 0       |
|    add_ln43_4_fu_409_p2                                            | -   |        | add_ln43_4 | add | fabric | 0       |
|    add_ln43_5_fu_423_p2                                            | -   |        | add_ln43_5 | add | fabric | 0       |
|    row_ptr_2_fu_458_p2                                             | -   |        | row_ptr_2  | add | fabric | 0       |
|    col_ptr_2_fu_470_p2                                             | -   |        | col_ptr_2  | add | fabric | 0       |
|    add_ln28_fu_520_p2                                              | -   |        | add_ln28   | add | fabric | 0       |
|  + maxp2d_3136u_2u_2u_s                                            | 0   |        |            |     |        |         |
|    w_2_fu_129_p2                                                   | -   |        | w_2        | add | fabric | 0       |
|  + write_mem_float_3136u_window_bool_2u_2u_s                       | 0   |        |            |     |        |         |
|   + write_mem_float_3136u_window_bool_2u_2u_Pipeline_write_out_mem | 0   |        |            |     |        |         |
|     add_ln44_fu_129_p2                                             | -   |        | add_ln44   | add | fabric | 0       |
+--------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------------------+------+------+--------+---------------------------+---------+--------+---------+
| Name                                               | BRAM | URAM | Pragma | Variable                  | Storage | Impl   | Latency |
+----------------------------------------------------+------+------+--------+---------------------------+---------+--------+---------+
| + accel                                            | 7    | 0    |        |                           |         |        |         |
|   output_r_c_U                                     | -    | -    |        | output_r_c                | fifo    | srl    | 0       |
|   gmem_input_stream_U                              | -    | -    |        | gmem_input_stream         | fifo    | srl    | 0       |
|   window_stream_U                                  | -    | -    |        | window_stream             | fifo    | srl    | 0       |
|   feature_map_stream_U                             | -    | -    |        | feature_map_stream        | fifo    | srl    | 0       |
|   activations_window_stream_U                      | 1    | -    |        | activations_window_stream | fifo    | memory | 0       |
|  + create_window_stream_maxp2d_28u_28u_16u_2u_2u_s | 6    | 0    |        |                           |         |        |         |
|    line_buffer_U                                   | 6    | -    |        | line_buffer               | rom_np  | auto   | 1       |
+----------------------------------------------------+------+------+--------+---------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------+
| Type     | Options | Location                               |
+----------+---------+----------------------------------------+
| pipeline | II=1    | maxp_fwp/src/maxp_fwp.cpp:74 in maxp2d |
| dataflow |         | maxp_fwp/src/maxp_fwp.cpp:103 in accel |
+----------+---------+----------------------------------------+


