
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/vijayalakshmi/Documents/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/vijayalakshmi/Documents/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vijayalakshmi' on host 'vijayalakshmi' (Linux_x86_64 version 5.15.0-72-generic) on Tue Jun 13 16:18:28 IST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/vijayalakshmi/Desktop/Packet_shifter/script'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/vijayalakshmi/Desktop/Packet_shifter/ip/data_packet'.

 Generating function - data_packet 

INFO: [HLS 200-10] Adding design file '../src/data_packet.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/vijayalakshmi/Desktop/Packet_shifter/ip/data_packet/data_packet'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 100.
INFO: [HLS 200-10] Analyzing design file '../src/data_packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3929 ; free virtual = 9754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3929 ; free virtual = 9754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3920 ; free virtual = 9754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3919 ; free virtual = 9754
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3898 ; free virtual = 9734
INFO: [HLS 200-472] Inferring partial write operation for 'arr.V' (../src/data_packet.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr.V' (../src/data_packet.cpp:106:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3907 ; free virtual = 9744
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_packet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'data_packet'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.27 seconds; current allocated memory: 126.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 349
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     34      8       349   
INFO: [BIND 205-100]   1     11      4      0      0     34      8      298.6  
INFO: [BIND 205-100]   2     11      5      0      0     34      8      265.4  
INFO: [BIND 205-100]   3     10      5      0      0     34      8      265.4  
INFO: [BIND 205-100]   4     10      5      0      0     34      8      265.4  
INFO: [BIND 205-100]   5     10      5      0      0     34      8      265.4  
INFO: [BIND 205-100] Final cost: 265.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.053837 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_packet/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'data_packet/input_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'data_packet/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'data_packet/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'data_packet' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_packet'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 127.452 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 338.32 MHz
INFO: [RTMG 210-278] Implementing memory 'data_packet_arr_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 939.371 ; gain = 526.004 ; free physical = 3898 ; free virtual = 9741
INFO: [VHDL 208-304] Generating VHDL RTL for data_packet.
INFO: [VLOG 209-307] Generating Verilog RTL for data_packet.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vijayalakshmi/Documents/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:18:52 2023...
###################################################################
 All the IPs are generated and available inside ip directory
###################################################################
INFO: [HLS 200-112] Total elapsed time: 34.53 seconds; peak allocated memory: 127.452 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Jun 13 16:19:03 2023...
