{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583156660909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583156660914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 14:44:20 2020 " "Processing started: Mon Mar 02 14:44:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583156660914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583156660914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_CyclonV -c Test_CyclonV " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_CyclonV -c Test_CyclonV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583156660914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583156661523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583156661523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cyclonv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_cyclonv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_CyclonV-syn " "Found design unit 1: Test_CyclonV-syn" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583156671059 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_CyclonV " "Found entity 1: Test_CyclonV" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583156671059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583156671059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_CyclonV " "Elaborating entity \"Test_CyclonV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583156671096 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led4 Test_CyclonV.vhd(12) " "VHDL Signal Declaration warning at Test_CyclonV.vhd(12): used implicit default value for signal \"led4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led5 Test_CyclonV.vhd(13) " "VHDL Signal Declaration warning at Test_CyclonV.vhd(13): used implicit default value for signal \"led5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led6 Test_CyclonV.vhd(14) " "VHDL Signal Declaration warning at Test_CyclonV.vhd(14): used implicit default value for signal \"led6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led7 Test_CyclonV.vhd(15) " "VHDL Signal Declaration warning at Test_CyclonV.vhd(15): used implicit default value for signal \"led7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 Test_CyclonV.vhd(43) " "VHDL Process Statement warning at Test_CyclonV.vhd(43): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW8 Test_CyclonV.vhd(44) " "VHDL Process Statement warning at Test_CyclonV.vhd(44): signal \"SW8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW0 Test_CyclonV.vhd(46) " "VHDL Process Statement warning at Test_CyclonV.vhd(46): signal \"SW0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671098 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW1 Test_CyclonV.vhd(47) " "VHDL Process Statement warning at Test_CyclonV.vhd(47): signal \"SW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW2 Test_CyclonV.vhd(48) " "VHDL Process Statement warning at Test_CyclonV.vhd(48): signal \"SW2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW3 Test_CyclonV.vhd(49) " "VHDL Process Statement warning at Test_CyclonV.vhd(49): signal \"SW3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW7 Test_CyclonV.vhd(51) " "VHDL Process Statement warning at Test_CyclonV.vhd(51): signal \"SW7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW6 Test_CyclonV.vhd(52) " "VHDL Process Statement warning at Test_CyclonV.vhd(52): signal \"SW6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DO Test_CyclonV.vhd(55) " "VHDL Process Statement warning at Test_CyclonV.vhd(55): signal \"DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DO Test_CyclonV.vhd(56) " "VHDL Process Statement warning at Test_CyclonV.vhd(56): signal \"DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DO Test_CyclonV.vhd(57) " "VHDL Process Statement warning at Test_CyclonV.vhd(57): signal \"DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DO Test_CyclonV.vhd(58) " "VHDL Process Statement warning at Test_CyclonV.vhd(58): signal \"DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583156671099 "|Test_CyclonV"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM " "RAM logic \"RAM\" is uninferred due to inappropriate RAM size" {  } { { "Test_CyclonV.vhd" "RAM" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583156671373 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1583156671373 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DO\[3\] " "Inserted always-enabled tri-state buffer between \"DO\[3\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DO\[2\] " "Inserted always-enabled tri-state buffer between \"DO\[2\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DO\[1\] " "Inserted always-enabled tri-state buffer between \"DO\[1\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DO\[0\] " "Inserted always-enabled tri-state buffer between \"DO\[0\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "WE " "Inserted always-enabled tri-state buffer between \"WE\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EN " "Inserted always-enabled tri-state buffer between \"EN\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADDR\[0\] " "Inserted always-enabled tri-state buffer between \"ADDR\[0\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADDR\[1\] " "Inserted always-enabled tri-state buffer between \"ADDR\[1\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DI\[0\] " "Inserted always-enabled tri-state buffer between \"DI\[0\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DI\[1\] " "Inserted always-enabled tri-state buffer between \"DI\[1\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DI\[2\] " "Inserted always-enabled tri-state buffer between \"DI\[2\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DI\[3\] " "Inserted always-enabled tri-state buffer between \"DI\[3\]\" and its non-tri-state driver." {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583156671540 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1583156671540 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DO\[3\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DO\[2\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DO\[1\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DO\[0\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "WE " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"WE\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "EN " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"EN\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 29 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ADDR\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ADDR\[0\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ADDR\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ADDR\[1\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DI\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DI\[0\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DI\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DI\[1\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DI\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DI\[2\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DI\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DI\[3\]\" is moved to its source" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1583156671541 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1583156671541 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "WE~synth " "Node \"WE~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EN~synth " "Node \"EN~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ADDR\[0\]~synth " "Node \"ADDR\[0\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ADDR\[1\]~synth " "Node \"ADDR\[1\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DI\[0\]~synth " "Node \"DI\[0\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DI\[1\]~synth " "Node \"DI\[1\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DI\[2\]~synth " "Node \"DI\[2\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DI\[3\]~synth " "Node \"DI\[3\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DO\[0\]~synth " "Node \"DO\[0\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DO\[1\]~synth " "Node \"DO\[1\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DO\[2\]~synth " "Node \"DO\[2\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DO\[3\]~synth " "Node \"DO\[3\]~synth\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671549 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1583156671549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583156671549 "|Test_CyclonV|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583156671549 "|Test_CyclonV|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583156671549 "|Test_CyclonV|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583156671549 "|Test_CyclonV|led7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583156671549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583156671611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583156671903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583156671903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW4 " "No output dependent on input pin \"SW4\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671981 "|Test_CyclonV|SW4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW5 " "No output dependent on input pin \"SW5\"" {  } { { "Test_CyclonV.vhd" "" { Text "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/CycloneV/Registor/Test_CyclonV.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583156671981 "|Test_CyclonV|SW5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583156671981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583156671981 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583156671981 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583156671981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583156671981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583156671981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583156672019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 14:44:32 2020 " "Processing ended: Mon Mar 02 14:44:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583156672019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583156672019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583156672019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583156672019 ""}
