-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:04 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
ytdSnh0kaIdQ1jA9zpIDVyuD75rOzCMaQ5dwVKYRfxMOJ1bS6/UiDw4UObxe8nJzLRaQA751hhMI
eDDEbmr/6lHACmpHfxzhDLEMW/3JJekY3x6ALEi1NF28kJ+V+2ERLj3jIXq7GnEtOUaMAJ6xqHfj
PMtOQteSLKIo0Wt///4kYj25IMRfsBxa55hJn40csQpP/JubFDFVG9F3LEE9w7omG8c76BxwH4nk
PpkjMr0lny/hYKyPHHqjQ2ojUEfIn+ihTstklr5/Up9r/nUNdeKGWmdHyDqCLMkqbcB5ZTvx4RD3
nn5F+M+KStDs5Zxc6hAUinY3zHCSiSLqiCWlHxQADQWoOWOz5/amzcnPi2ywXBiadsaeEfF4YCiy
DG+B1op7uZND+5Lqu2tbrEIEMwpXPJtiSc/JaoBLZMV9OvH4GonQ3u1IMXyDcddU88SXf6+WKsRb
Zh5OAx7F0ue8qErzlCdQCLtQe1+ShsQPjN5uhEXuoo812nRrumOrDdXTtd5LNtEZFEdpp/d7rMYL
Edsw1KuZleWlaLlAdj2OKMgAMomuYPUmS+c+XGJLHp0pR2L3y1qUX7ZSHF9eeoBJSGCpCG7JCY18
PQ0/poS9NtjbTuOIv4klhfTCi0LTCKwRH9ML3sp6IcS6FrFDKkiMS/g9VNcDTmu5s43DOKJjAPOc
t88Fz0Auq8v50CkthffMjTcaw1NAYzWU5Dk7tzG9ckSHecDKZPAe46bjdN/L8IDtYLtsBGuUQMqa
VA59schq/gytPoiipNM/yGojIxS2FTnzhcw+KQaqDAMOrhYipFXjdX/ohjPMsc+cT92/fCgM0lBj
yt5EbwJQYXzvW321R2L5wQq0bJdeXqG5Pr8nMzpQMBJNGJBN4lCCYR59x9BhDLnF8QLUWEHkr9xe
G7vKY4BjSkGOpow7sNx1mmm17s7NzZhq79klitTnfGaICZD8Ryaczm1CHmgLSda8IDc40zBjKvKF
DQMqNipmpcAnnVB05jaQB0xAGD0O4wVwgtyEShNJclNyQiriMclgMgv5Bpa9S4QWOuVVvpINUinr
6Xy2kdET0qK5DbbhanGxiYvVs9CB4r7aY4X2Rx2bw7quoGAZEjnE4/ph2O4F/J2vM3/mVk7zaXKQ
OcDUUlALYcdn4v8/JBM/38oYjSEuSo7Q8J1yRX9vRFvVwzbqLHQF0lEP7HFeK6UBeY/uBCMzfgfB
RYmiiUboyyHQQaRm7Iute6Xw2B+63kcnXap9vm/1w2b+6pWto/cUcCGTLS1Q95AM/06p9fW+Nhy4
2CDIXk7KEvueetfCAgW47liTKQlpunKqvgWYfPxCqcZ44zqVYm9y4EjagJ16hQ5Lp9kn/w6+Tx/7
bAesaDIwlp5kA4Lue4WRL+4PxqU+rvHvnO4mSK2TXh5u41hqWCNBCIQis/tHs9NpBaBFz2qVepll
WZESFC/v5OnVX3CQyBV0W9FTDs/N6oZJUU8g95BdqXuDIvhHqY+CVSCBr+gg2UgnRYEC+C16VkIh
arHVnfnmbedCpi0urMdHTTceXZ/idAWB8kFJWOj3F+B7amkQj6la0Qao74rVF6tP8D2jgq9n3Zve
218t
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_2_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_2_0 : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_2_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_2_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_2_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_2_0;

architecture STRUCTURE of design_1_dlconstant_gpio_2_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_2_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
