

================================================================
== Synthesis Summary Report of 'FIR_filter'
================================================================
+ General Information: 
    * Date:           Tue Feb 20 20:10:39 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        FIR_v2_opt
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+-----------+-----+
    |                 Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |            |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF     |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+-----------+-----+
    |+ FIR_filter                             |     -|  0.35|       33|  330.000|         -|       34|     -|        no|     -|  4 (5%)|  3781 (10%)|  1751 (9%)|    -|
    | + FIR_filter_Pipeline_VITIS_LOOP_49_1   |     -|  2.18|       22|  220.000|         -|       22|     -|        no|     -|  1 (1%)|   169 (~0%)|   364 (2%)|    -|
    |  o VITIS_LOOP_49_1                      |     -|  7.30|       20|  200.000|         6|        1|    16|       yes|     -|       -|           -|          -|    -|
    | + FIR_filter_Pipeline_VITIS_LOOP_49_11  |     -|  2.18|       22|  220.000|         -|       22|     -|        no|     -|  1 (1%)|   173 (~0%)|   367 (2%)|    -|
    |  o VITIS_LOOP_49_1                      |     -|  7.30|       20|  200.000|         6|        1|    16|       yes|     -|       -|           -|          -|    -|
    | + FIR_filter_Pipeline_VITIS_LOOP_49_12  |     -|  2.18|       22|  220.000|         -|       22|     -|        no|     -|  1 (1%)|   173 (~0%)|   367 (2%)|    -|
    |  o VITIS_LOOP_49_1                      |     -|  7.30|       20|  200.000|         6|        1|    16|       yes|     -|       -|           -|          -|    -|
    | + FIR_filter_Pipeline_VITIS_LOOP_49_13  |     -|  2.18|       22|  220.000|         -|       22|     -|        no|     -|  1 (1%)|   169 (~0%)|   364 (2%)|    -|
    |  o VITIS_LOOP_49_1                      |     -|  7.30|       20|  200.000|         6|        1|    16|       yes|     -|       -|           -|          -|    -|
    | + FIR_filter_Pipeline_total             |     -|  0.35|        6|   60.000|         -|        6|     -|        no|     -|       -|    38 (~0%)|   228 (1%)|    -|
    |  o total                                |     -|  7.30|        4|   40.000|         1|        1|     4|       yes|     -|       -|           -|          -|    -|
    +-----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------------+---------------+-------+--------+--------+
| Interface       | Register Mode | TDATA | TREADY | TVALID |
+-----------------+---------------+-------+--------+--------+
| data_in_stream  | both          | 24    | 1      | 1      |
| data_out_stream | both          | 32    | 1      | 1      |
+-----------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+-----------------------------------------------------+
| Argument        | Direction | Datatype                                            |
+-----------------+-----------+-----------------------------------------------------+
| data_in_stream  | in        | stream<ap_fixed<24, 1, AP_RND_CONV, AP_SAT, 1>, 0>& |
| data_out_stream | out       | stream<ap_fixed<32, 7, AP_RND_CONV, AP_SAT, 1>, 0>& |
+-----------------+-----------+-----------------------------------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+
| Argument        | HW Interface    | HW Type   |
+-----------------+-----------------+-----------+
| data_in_stream  | data_in_stream  | interface |
| data_out_stream | data_out_stream | interface |
+-----------------+-----------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| + FIR_filter                            | 4   |        |          |     |        |         |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_1  | 1   |        |          |     |        |         |
|    add_ln49_fu_237_p2                   | -   |        | add_ln49 | add | fabric | 0       |
|    mul_mul_24s_11ns_35_4_1_U2           | 1   |        | r_V_6    | mul | dsp48  | 3       |
|    rhs_fu_354_p2                        | -   |        | rhs      | add | fabric | 0       |
|    ret_V_fu_373_p2                      | -   |        | ret_V    | add | fabric | 0       |
|    p_Val2_9_fu_387_p2                   | -   |        | p_Val2_9 | add | fabric | 0       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_11 | 1   |        |          |     |        |         |
|    add_ln49_fu_237_p2                   | -   |        | add_ln49 | add | fabric | 0       |
|    mul_mul_24s_13ns_37_4_1_U24          | 1   |        | r_V      | mul | dsp48  | 3       |
|    rhs_fu_354_p2                        | -   |        | rhs      | add | fabric | 0       |
|    ret_V_fu_373_p2                      | -   |        | ret_V    | add | fabric | 0       |
|    p_Val2_7_fu_387_p2                   | -   |        | p_Val2_7 | add | fabric | 0       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_12 | 1   |        |          |     |        |         |
|    add_ln49_fu_237_p2                   | -   |        | add_ln49 | add | fabric | 0       |
|    mul_mul_24s_13ns_37_4_1_U45          | 1   |        | r_V_4    | mul | dsp48  | 3       |
|    rhs_fu_354_p2                        | -   |        | rhs      | add | fabric | 0       |
|    ret_V_fu_373_p2                      | -   |        | ret_V    | add | fabric | 0       |
|    p_Val2_5_fu_387_p2                   | -   |        | p_Val2_5 | add | fabric | 0       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_13 | 1   |        |          |     |        |         |
|    add_ln49_fu_237_p2                   | -   |        | add_ln49 | add | fabric | 0       |
|    mul_mul_24s_11ns_35_4_1_U65          | 1   |        | r_V_2    | mul | dsp48  | 3       |
|    rhs_fu_354_p2                        | -   |        | rhs      | add | fabric | 0       |
|    ret_V_fu_373_p2                      | -   |        | ret_V    | add | fabric | 0       |
|    p_Val2_3_fu_387_p2                   | -   |        | p_Val2_3 | add | fabric | 0       |
|  + FIR_filter_Pipeline_total            | 0   |        |          |     |        |         |
|    add_ln58_fu_112_p2                   | -   |        | add_ln58 | add | fabric | 0       |
|    ret_V_fu_143_p2                      | -   |        | ret_V    | add | fabric | 0       |
|    p_Val2_1_fu_157_p2                   | -   |        | p_Val2_1 | add | fabric | 0       |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+------------------+---------+------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+-----------------------------------------+------+------+--------+------------------+---------+------+---------+
| + FIR_filter                            | 0    | 0    |        |                  |         |      |         |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_1  | 0    | 0    |        |                  |         |      |         |
|    p_ZL9FIR_coefs_0_U                   | -    | -    |        | p_ZL9FIR_coefs_0 | rom_1p  | auto | 1       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_11 | 0    | 0    |        |                  |         |      |         |
|    p_ZL9FIR_coefs_1_U                   | -    | -    |        | p_ZL9FIR_coefs_1 | rom_1p  | auto | 1       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_12 | 0    | 0    |        |                  |         |      |         |
|    p_ZL9FIR_coefs_2_U                   | -    | -    |        | p_ZL9FIR_coefs_2 | rom_1p  | auto | 1       |
|  + FIR_filter_Pipeline_VITIS_LOOP_49_13 | 0    | 0    |        |                  |         |      |         |
|    p_ZL9FIR_coefs_3_U                   | -    | -    |        | p_ZL9FIR_coefs_3 | rom_1p  | auto | 1       |
+-----------------------------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------------------------+----------------------------------------------------------+
| Type            | Options                                                            | Location                                                 |
+-----------------+--------------------------------------------------------------------+----------------------------------------------------------+
| interface       | mode=axis register_mode=both depth=1 port=data_out_stream register | FIR_v2_opt/src/FIR.cpp:14 in fir_filter, data_out_stream |
| interface       | mode=axis register_mode=both depth=1 port=data_in_stream register  | FIR_v2_opt/src/FIR.cpp:15 in fir_filter, data_in_stream  |
| array_partition | dim=1 type=complete variable=fir_shift_reg                         | FIR_v2_opt/src/FIR.cpp:19 in fir_filter, fir_shift_reg   |
| unroll          |                                                                    | FIR_v2_opt/src/FIR.cpp:21 in fir_filter                  |
| array_partition | dim=1 factor=4 type=block variable=FIR_coefs                       | FIR_v2_opt/src/FIR.cpp:40 in fir_filter, FIR_coefs       |
| array_partition | dim=1 factor=4 type=block variable=acum                            | FIR_v2_opt/src/FIR.cpp:44 in fir_filter, acum            |
| unroll          | factor=4                                                           | FIR_v2_opt/src/FIR.cpp:48 in fir_filter                  |
| pipeline        |                                                                    | FIR_v2_opt/src/FIR.cpp:51 in fir_filter                  |
| pipeline        |                                                                    | FIR_v2_opt/src/FIR.cpp:60 in fir_filter                  |
+-----------------+--------------------------------------------------------------------+----------------------------------------------------------+


