-makelib xcelium_lib/blk_mem_gen_v8_4_5 \
  "../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../DigitalRX.gen/sources_1/ip/ram_win_coe/sim/ram_win_coe.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

