blk_mem_gen_pic2.v,verilog,xil_defaultlib,../../../../VGA_imageDEMO.srcs/sources_1/ip/blk_mem_gen_pic2/sim/blk_mem_gen_pic2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
