{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n\n    logic [9:0] counter;\n\n    always_ff @(posedge clk) begin\n        if (load) begin\n            counter <= data;\n        end else if (counter > 0) begin\n            counter <= counter - 1;\n        end\n    end\n\n    always_comb begin\n        tc = (counter == 0);\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}