Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,88
design__inferred_latch__count,0
design__instance__count,3791
design__instance__area,27840.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.009296600706875324
power__switching__total,0.011072046123445034
power__leakage__total,2.7190479201522066e-08
power__total,0.020368674769997597
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.226196
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.226196
timing__hold__ws__corner:nom_tt_025C_1v80,0.318583
timing__setup__ws__corner:nom_tt_025C_1v80,6.291663
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318583
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.291663
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,11
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.386249
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.386249
timing__hold__ws__corner:nom_ss_100C_1v60,0.881454
timing__setup__ws__corner:nom_ss_100C_1v60,-6.210204
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-30.840754
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.210204
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.881454
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.210204
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,6
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.156093
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.156093
timing__hold__ws__corner:nom_ff_n40C_1v95,0.114818
timing__setup__ws__corner:nom_ff_n40C_1v95,11.449682
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114818
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,11.449682
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,32
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.152173
clock__skew__worst_setup,-0.396574
timing__hold__ws,0.112332
timing__setup__ws,-6.551447
timing__hold__tns,0.0
timing__setup__tns,-32.810413
timing__hold__wns,0.0
timing__setup__wns,-6.551447
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112332
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,-6.551447
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3791
design__instance__area__stdcell,27840.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.812733
design__instance__utilization__stdcell,0.812733
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,58612.5
design__violations,0
design__instance__count__setup_buffer,16
design__instance__count__hold_buffer,76
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3354
route__net__special,2
route__drc_errors__iter:1,1953
route__wirelength__iter:1,66161
route__drc_errors__iter:2,960
route__wirelength__iter:2,65351
route__drc_errors__iter:3,975
route__wirelength__iter:3,65106
route__drc_errors__iter:4,93
route__wirelength__iter:4,65011
route__drc_errors__iter:5,1
route__wirelength__iter:5,64982
route__drc_errors__iter:6,0
route__wirelength__iter:6,64981
route__drc_errors,0
route__wirelength,64981
route__vias,23513
route__vias__singlecut,23513
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,336.29
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.221006
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.221006
timing__hold__ws__corner:min_tt_025C_1v80,0.312702
timing__setup__ws__corner:min_tt_025C_1v80,6.453241
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312702
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.453241
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.377056
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.377056
timing__hold__ws__corner:min_ss_100C_1v60,0.870591
timing__setup__ws__corner:min_ss_100C_1v60,-5.938482
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-29.27149
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-5.938482
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.870591
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.938482
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,6
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.152173
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.152173
timing__hold__ws__corner:min_ff_n40C_1v95,0.112332
timing__setup__ws__corner:min_ff_n40C_1v95,11.52483
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112332
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,11.52483
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.231913
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.231913
timing__hold__ws__corner:max_tt_025C_1v80,0.325046
timing__setup__ws__corner:max_tt_025C_1v80,6.105429
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325046
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.105429
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,32
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.396574
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.396574
timing__hold__ws__corner:max_ss_100C_1v60,0.8932
timing__setup__ws__corner:max_ss_100C_1v60,-6.551447
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-32.810413
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-6.551447
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.8932
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.551447
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.160421
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.160421
timing__hold__ws__corner:max_ff_n40C_1v95,0.117712
timing__setup__ws__corner:max_ff_n40C_1v95,11.346804
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117712
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,11.346804
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79844
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00156338
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00137401
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000164533
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00137401
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00017899999999999998702947257012141335508204065263271331787109375
ir__drop__worst,0.00155999999999999997175870181109758050297386944293975830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
