#Start recording tcl command: 9/6/2019 01:01:12
#Project Location: C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00; Project name: shiftLR00
prj_project new -name "shiftLR00" -impl "shiftLR0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/div00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/osc00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/packagediv00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR00.vhdl"
prj_run Export -impl shiftLR0 -task Jedecgen
pgr_project save "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR0/shiftLR0.xcf"
prj_src add -exclude "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR0/shiftLR0.xcf"
prj_src enable "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR0/shiftLR0.xcf"
pgr_program run
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/packageshiftLR00.vhdl"
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/topshiftLR00.vhdl"
prj_src remove "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/topshiftLR00.vhdl"
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/topshiftLR00.vhdl"
prj_run Export -impl shiftLR0 -task Jedecgen
pgr_project save "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR0/shiftLR0.xcf"
pgr_project close
pgr_project open "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftLR00/shiftLR0/shiftLR0.xcf"
pgr_program run
prj_project save
prj_project close
#Stop recording: 9/6/2019 01:34:24
