
---------- Begin Simulation Statistics ----------
final_tick                               191068550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 873926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669512                       # Number of bytes of host memory used
host_op_rate                                  1130452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   114.43                       # Real time elapsed on the host
host_tick_rate                             1669795088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191069                       # Number of seconds simulated
sim_ticks                                191068550500                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        382137101                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  382137101                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8943                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50659155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50659155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50673258                       # number of overall hits
system.cpu.dcache.overall_hits::total        50673258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10808                       # number of overall misses
system.cpu.dcache.overall_misses::total         10808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    416893000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    416893000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    416893000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    416893000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50668712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50668712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50684066                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50684066                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43621.743225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43621.743225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38572.631384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38572.631384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8635                       # number of writebacks
system.cpu.dcache.writebacks::total              8635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10401                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    406330500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    406330500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    437013000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    437013000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42619.100063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42619.100063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42016.440727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42016.440727                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43537646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43537646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    131361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43540107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43540107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53377.285656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53377.285656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    127895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    127895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52458.982773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52458.982773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7121509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7121509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7096                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7096                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    285531500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    285531500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40238.373732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40238.373732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    278435500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    278435500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39238.373732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39238.373732                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1251                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1251                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.081477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.081477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          867                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          867                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     30682500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     30682500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.056467                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.056467                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35389.273356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35389.273356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.608610                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50683659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4872.960196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            211500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.608610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101378533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101378533                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43555462                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159392                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139918473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139918473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139918473                       # number of overall hits
system.cpu.icache.overall_hits::total       139918473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          587                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            587                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          587                       # number of overall misses
system.cpu.icache.overall_misses::total           587                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56047500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56047500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56047500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56047500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95481.260647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95481.260647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95481.260647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95481.260647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          188                       # number of writebacks
system.cpu.icache.writebacks::total               188                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          587                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55460500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94481.260647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94481.260647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94481.260647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94481.260647                       # average overall mshr miss latency
system.cpu.icache.replacements                    188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139918473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139918473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          587                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           587                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95481.260647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95481.260647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94481.260647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94481.260647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.432304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          238362.964225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.432304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.778188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279838707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279838707                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 191068550500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6784                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6805                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data                6784                       # number of overall hits
system.l2.overall_hits::total                    6805                       # number of overall hits
system.l2.demand_misses::.cpu.inst                566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3617                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4183                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               566                       # number of overall misses
system.l2.overall_misses::.cpu.data              3617                       # number of overall misses
system.l2.overall_misses::total                  4183                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    349896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        404252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    349896000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       404252000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.380688                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.380688                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96035.335689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96736.521980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96641.644753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96035.335689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96736.521980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96641.644753                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1805                       # number of writebacks
system.l2.writebacks::total                      1805                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4183                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    313726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    362422000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    313726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    362422000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.380688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.380688                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86035.335689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86736.521980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86641.644753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86035.335689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86736.521980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86641.644753                       # average overall mshr miss latency
system.l2.replacements                          10954                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2287                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    217256500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     217256500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.322294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94996.283341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94996.283341                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    194386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    194386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.322294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.322294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84996.283341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84996.283341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96035.335689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96035.335689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48696000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48696000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86035.335689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86035.335689                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132639500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132639500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.402421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.402421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99728.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99728.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    119339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    119339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.402421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.402421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89728.947368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89728.947368                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.386328                       # Cycle average of tags in use
system.l2.tags.total_refs                       20014                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.745508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     369.494762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.648951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       136.242615                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.721669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.266099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     53596                       # Number of tag accesses
system.l2.tags.data_accesses                    53596                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059794412500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          352                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          352                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               70556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6669                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1805                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16732                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7220                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    913                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   175                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16732                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7220                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.826705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.488968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    257.448960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           350     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           352                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.926136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.866297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.535969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               25      7.10%      7.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.14%      8.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.57%      8.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.70%     10.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              283     80.40%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      3.41%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      5.40%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           352                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1070848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               462080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  190455131500                       # Total gap between requests
system.mem_ctrls.avgGap                   31806134.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       144896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       867520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       448896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 758345.628418843378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4540359.979336316697                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2349397.631506081205                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        14468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         7220                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85204000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    565378500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4316663844750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37634.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39077.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 597875878.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       144896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       925952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1070848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       144896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       144896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       462080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       462080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          566                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3617                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1805                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1805                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       758346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4846177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5604523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       758346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       758346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2418399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2418399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2418399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       758346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4846177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         8022922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15819                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7014                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          548                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               353976250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              79095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          650582500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22376.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41126.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13140                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6006                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   396.341741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   329.941365                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   266.934968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          126      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           79      2.14%      5.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2385     64.69%     70.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           52      1.41%     71.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          418     11.34%     82.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      0.76%     83.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          173      4.69%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      0.71%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          400     10.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1012416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             448896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.298706                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.349398                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13773060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7320555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       58990680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      19642860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15082650960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4692912030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  69418397760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89293687905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.338490                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 180423860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6380140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4264550500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12552120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6671610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53956980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      16970220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15082650960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4434234060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  69636231840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89243267790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.074605                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 180993064750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6380140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3695345750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1805                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1257                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2287                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1896                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        11428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1532928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1532928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1532928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4183                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            36190000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72806500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10403                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7096                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        30691                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 32053                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4873216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5071616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10954                       # Total snoops (count)
system.tol2bus.snoopTraffic                    462080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407575                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12999     59.24%     59.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8943     40.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21942                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191068550500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           45824500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46804500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
