Info: Starting: Create simulation model
Info: qsys-generate "D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER\simulation" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Effects_Pedal/DOWNSAMPLER.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 20.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DOWNSAMPLER.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 26, Bankcount 2, CoefBitWidth 8
Info: DOWNSAMPLER: Generating DOWNSAMPLER "DOWNSAMPLER" for SIM_VHDL
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 26, Bankcount 2, Latency 17, CoefBitWidth 8
Info: fir_compiler_ii_0: "DOWNSAMPLER" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: DOWNSAMPLER: Done "DOWNSAMPLER" with 2 modules, 22 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER\DOWNSAMPLER.spd" --output-directory="D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER\DOWNSAMPLER.spd --output-directory=D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/DOWNSAMPLER/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER.qsys" --block-symbol-file --output-directory="D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Effects_Pedal/DOWNSAMPLER.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 20.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DOWNSAMPLER.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 26, Bankcount 2, CoefBitWidth 8
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER.qsys" --synthesis=VHDL --output-directory="D:\UNAM\Servicio Social\Trabajo\DE10_AudioFun\Effects_Pedal\DOWNSAMPLER\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Effects_Pedal/DOWNSAMPLER.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 20.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DOWNSAMPLER.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 26, Bankcount 2, CoefBitWidth 8
Info: DOWNSAMPLER: Generating DOWNSAMPLER "DOWNSAMPLER" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 26, Bankcount 2, Latency 17, CoefBitWidth 8
Info: fir_compiler_ii_0: "DOWNSAMPLER" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: DOWNSAMPLER: Done "DOWNSAMPLER" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
