//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 18 02:37:37 2013 (1374107857)
// Cuda compilation tools, release 5.5, V5.5.0
//

.version 3.2
.target sm_20
.address_size 64

	.file	1 "/home/ragnarok/go/src/github.com/mumax/3/cuda/exchangedecode.cu", 1508839776, 1470
	.file	2 "/usr/local/cuda-5.5/include/device_functions.h", 1508840273, 185228

.visible .entry exchangedecode(
	.param .u64 exchangedecode_param_0,
	.param .u64 exchangedecode_param_1,
	.param .u64 exchangedecode_param_2,
	.param .f32 exchangedecode_param_3,
	.param .f32 exchangedecode_param_4,
	.param .f32 exchangedecode_param_5,
	.param .u32 exchangedecode_param_6,
	.param .u32 exchangedecode_param_7,
	.param .u32 exchangedecode_param_8,
	.param .u8 exchangedecode_param_9
)
{
	.reg .pred 	%p<19>;
	.reg .s16 	%rs<21>;
	.reg .s32 	%r<190>;
	.reg .f32 	%f<15>;
	.reg .s64 	%rd<45>;


	ld.param.u64 	%rd2, [exchangedecode_param_0];
	ld.param.u64 	%rd3, [exchangedecode_param_1];
	ld.param.u64 	%rd4, [exchangedecode_param_2];
	ld.param.u32 	%r56, [exchangedecode_param_6];
	ld.param.u32 	%r57, [exchangedecode_param_7];
	ld.param.u32 	%r58, [exchangedecode_param_8];
	cvta.to.global.u64 	%rd1, %rd4;
	.loc 1 11 1
	mov.u32 	%r59, %ntid.x;
	mov.u32 	%r60, %ctaid.x;
	mov.u32 	%r61, %tid.x;
	mad.lo.s32 	%r1, %r59, %r60, %r61;
	.loc 1 12 1
	mov.u32 	%r62, %ntid.y;
	mov.u32 	%r63, %ctaid.y;
	mov.u32 	%r64, %tid.y;
	mad.lo.s32 	%r2, %r62, %r63, %r64;
	.loc 1 13 1
	mov.u32 	%r65, %ntid.z;
	mov.u32 	%r66, %ctaid.z;
	mov.u32 	%r67, %tid.z;
	mad.lo.s32 	%r3, %r65, %r66, %r67;
	.loc 1 15 1
	setp.ge.s32	%p1, %r2, %r57;
	setp.ge.s32	%p2, %r1, %r56;
	or.pred  	%p3, %p2, %p1;
	.loc 1 15 1
	setp.ge.s32	%p4, %r3, %r58;
	or.pred  	%p5, %p3, %p4;
	ld.param.u8 	%rs4, [exchangedecode_param_9];
	.loc 1 15 1
	@%p5 bra 	BB0_40;

	.loc 1 20 1
	mul.lo.s32 	%r4, %r3, %r57;
	add.s32 	%r68, %r4, %r2;
	mul.lo.s32 	%r5, %r68, %r56;
	add.s32 	%r6, %r5, %r1;
	cvt.s64.s32	%rd5, %r6;
	add.s64 	%rd6, %rd1, %rd5;
	.loc 1 21 1
	ld.global.u8 	%rs1, [%rd6];
	.loc 1 50 1
	cvt.u32.u16	%r69, %rs1;
	and.b32  	%r7, %r69, 255;
	.loc 1 27 1
	add.s32 	%r8, %r1, -1;
	and.b16  	%rs5, %rs4, 1;
	setp.eq.b16	%p6, %rs5, 1;
	@!%p6 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_2:
	rem.s32 	%r70, %r8, %r56;
	add.s32 	%r71, %r70, %r56;
	rem.s32 	%r178, %r71, %r56;
	bra.uni 	BB0_4;

BB0_3:
	mov.u32 	%r72, 0;
	.loc 2 2642 10
	max.s32 	%r178, %r8, %r72;

BB0_4:
	.loc 1 27 226
	add.s32 	%r73, %r178, %r5;
	cvt.s64.s32	%rd7, %r73;
	add.s64 	%rd8, %rd1, %rd7;
	.loc 1 28 1
	ld.global.u8 	%rs6, [%rd8];
	and.b16  	%rs7, %rs1, 255;
	setp.gt.u16	%p7, %rs6, %rs7;
	cvt.u32.u16	%r12, %rs6;
	@%p7 bra 	BB0_6;

	add.s32 	%r76, %r7, 1;
	mul.lo.s32 	%r77, %r76, %r7;
	shr.u32 	%r78, %r77, 31;
	add.s32 	%r79, %r77, %r78;
	shr.s32 	%r80, %r79, 1;
	add.s32 	%r179, %r12, %r80;
	bra.uni 	BB0_7;

BB0_6:
	.loc 1 28 1
	add.s32 	%r81, %r12, 1;
	mul.lo.s32 	%r82, %r81, %r12;
	shr.u32 	%r83, %r82, 31;
	add.s32 	%r84, %r82, %r83;
	shr.s32 	%r85, %r84, 1;
	add.s32 	%r179, %r85, %r7;

BB0_7:
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.s32 	%rd10, %r179, 4;
	add.s64 	%rd11, %rd9, %rd10;
	.loc 1 28 1
	ld.global.f32 	%f8, [%rd11];
	add.f32 	%f1, %f8, 0f00000000;
	.loc 1 31 1
	add.s32 	%r16, %r1, 1;
	@!%p6 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_8:
	rem.s32 	%r88, %r16, %r56;
	add.s32 	%r89, %r88, %r56;
	rem.s32 	%r180, %r89, %r56;
	bra.uni 	BB0_10;

BB0_9:
	.loc 1 31 1
	add.s32 	%r90, %r56, -1;
	.loc 2 2621 10
	min.s32 	%r180, %r16, %r90;

BB0_10:
	.loc 1 31 226
	add.s32 	%r91, %r180, %r5;
	cvt.s64.s32	%rd13, %r91;
	add.s64 	%rd14, %rd1, %rd13;
	.loc 1 32 1
	ld.global.u8 	%rs9, [%rd14];
	setp.gt.u16	%p9, %rs9, %rs7;
	cvt.u32.u16	%r20, %rs9;
	@%p9 bra 	BB0_12;

	add.s32 	%r94, %r7, 1;
	mul.lo.s32 	%r95, %r94, %r7;
	shr.u32 	%r96, %r95, 31;
	add.s32 	%r97, %r95, %r96;
	shr.s32 	%r98, %r97, 1;
	add.s32 	%r181, %r20, %r98;
	bra.uni 	BB0_13;

BB0_12:
	.loc 1 32 1
	add.s32 	%r99, %r20, 1;
	mul.lo.s32 	%r100, %r99, %r20;
	shr.u32 	%r101, %r100, 31;
	add.s32 	%r102, %r100, %r101;
	shr.s32 	%r103, %r102, 1;
	add.s32 	%r181, %r103, %r7;

BB0_13:
	mul.wide.s32 	%rd16, %r181, 4;
	add.s64 	%rd17, %rd9, %rd16;
	.loc 1 32 1
	ld.global.f32 	%f9, [%rd17];
	add.f32 	%f2, %f1, %f9;
	.loc 1 35 1
	and.b16  	%rs2, %rs4, 2;
	setp.eq.s16	%p10, %rs2, 0;
	add.s32 	%r24, %r2, -1;
	@%p10 bra 	BB0_15;

	rem.s32 	%r106, %r24, %r57;
	add.s32 	%r107, %r106, %r57;
	rem.s32 	%r182, %r107, %r57;
	bra.uni 	BB0_16;

BB0_15:
	mov.u32 	%r108, 0;
	.loc 2 2642 10
	max.s32 	%r182, %r24, %r108;

BB0_16:
	.loc 1 35 179
	add.s32 	%r109, %r182, %r4;
	mad.lo.s32 	%r110, %r109, %r56, %r1;
	cvt.s64.s32	%rd19, %r110;
	add.s64 	%rd20, %rd1, %rd19;
	.loc 1 36 1
	ld.global.u8 	%rs11, [%rd20];
	setp.gt.u16	%p11, %rs11, %rs7;
	cvt.u32.u16	%r28, %rs11;
	@%p11 bra 	BB0_18;

	add.s32 	%r113, %r7, 1;
	mul.lo.s32 	%r114, %r113, %r7;
	shr.u32 	%r115, %r114, 31;
	add.s32 	%r116, %r114, %r115;
	shr.s32 	%r117, %r116, 1;
	add.s32 	%r183, %r28, %r117;
	bra.uni 	BB0_19;

BB0_18:
	.loc 1 36 1
	add.s32 	%r118, %r28, 1;
	mul.lo.s32 	%r119, %r118, %r28;
	shr.u32 	%r120, %r119, 31;
	add.s32 	%r121, %r119, %r120;
	shr.s32 	%r122, %r121, 1;
	add.s32 	%r183, %r122, %r7;

BB0_19:
	mul.wide.s32 	%rd22, %r183, 4;
	add.s64 	%rd23, %rd9, %rd22;
	.loc 1 36 1
	ld.global.f32 	%f10, [%rd23];
	add.f32 	%f3, %f2, %f10;
	.loc 1 39 1
	add.s32 	%r32, %r2, 1;
	and.b16  	%rs13, %rs2, 255;
	setp.eq.s16	%p12, %rs13, 0;
	.loc 1 39 1
	@%p12 bra 	BB0_21;

	rem.s32 	%r125, %r32, %r57;
	add.s32 	%r126, %r125, %r57;
	rem.s32 	%r184, %r126, %r57;
	bra.uni 	BB0_22;

BB0_21:
	.loc 1 39 1
	add.s32 	%r127, %r57, -1;
	.loc 2 2621 10
	min.s32 	%r184, %r32, %r127;

BB0_22:
	.loc 1 39 179
	add.s32 	%r128, %r184, %r4;
	mad.lo.s32 	%r129, %r128, %r56, %r1;
	cvt.s64.s32	%rd25, %r129;
	add.s64 	%rd26, %rd1, %rd25;
	.loc 1 40 1
	ld.global.u8 	%rs14, [%rd26];
	setp.gt.u16	%p13, %rs14, %rs7;
	cvt.u32.u16	%r36, %rs14;
	@%p13 bra 	BB0_24;

	add.s32 	%r132, %r7, 1;
	mul.lo.s32 	%r133, %r132, %r7;
	shr.u32 	%r134, %r133, 31;
	add.s32 	%r135, %r133, %r134;
	shr.s32 	%r136, %r135, 1;
	add.s32 	%r185, %r36, %r136;
	bra.uni 	BB0_25;

BB0_24:
	.loc 1 40 1
	add.s32 	%r137, %r36, 1;
	mul.lo.s32 	%r138, %r137, %r36;
	shr.u32 	%r139, %r138, 31;
	add.s32 	%r140, %r138, %r139;
	shr.s32 	%r141, %r140, 1;
	add.s32 	%r185, %r141, %r7;

BB0_25:
	mul.wide.s32 	%rd28, %r185, 4;
	add.s64 	%rd29, %rd9, %rd28;
	.loc 1 40 1
	ld.global.f32 	%f11, [%rd29];
	add.f32 	%f14, %f3, %f11;
	.loc 1 43 1
	setp.eq.s32	%p14, %r58, 1;
	@%p14 bra 	BB0_39;

	.loc 1 45 1
	and.b16  	%rs3, %rs4, 4;
	setp.eq.s16	%p15, %rs3, 0;
	add.s32 	%r40, %r3, -1;
	@%p15 bra 	BB0_28;

	rem.s32 	%r144, %r40, %r58;
	add.s32 	%r145, %r144, %r58;
	rem.s32 	%r186, %r145, %r58;
	bra.uni 	BB0_29;

BB0_28:
	mov.u32 	%r146, 0;
	.loc 2 2642 10
	max.s32 	%r186, %r40, %r146;

BB0_29:
	.loc 1 45 133
	mad.lo.s32 	%r147, %r186, %r57, %r2;
	mad.lo.s32 	%r148, %r147, %r56, %r1;
	cvt.s64.s32	%rd31, %r148;
	add.s64 	%rd32, %rd1, %rd31;
	.loc 1 46 1
	ld.global.u8 	%rs16, [%rd32];
	setp.gt.u16	%p16, %rs16, %rs7;
	cvt.u32.u16	%r44, %rs16;
	@%p16 bra 	BB0_31;

	add.s32 	%r151, %r7, 1;
	mul.lo.s32 	%r152, %r151, %r7;
	shr.u32 	%r153, %r152, 31;
	add.s32 	%r154, %r152, %r153;
	shr.s32 	%r155, %r154, 1;
	add.s32 	%r187, %r44, %r155;
	bra.uni 	BB0_32;

BB0_31:
	.loc 1 46 1
	add.s32 	%r156, %r44, 1;
	mul.lo.s32 	%r157, %r156, %r44;
	shr.u32 	%r158, %r157, 31;
	add.s32 	%r159, %r157, %r158;
	shr.s32 	%r160, %r159, 1;
	add.s32 	%r187, %r160, %r7;

BB0_32:
	mul.wide.s32 	%rd34, %r187, 4;
	add.s64 	%rd35, %rd9, %rd34;
	.loc 1 46 1
	ld.global.f32 	%f12, [%rd35];
	add.f32 	%f5, %f14, %f12;
	.loc 1 49 1
	add.s32 	%r48, %r3, 1;
	and.b16  	%rs18, %rs3, 255;
	setp.eq.s16	%p17, %rs18, 0;
	.loc 1 49 1
	@%p17 bra 	BB0_34;

	rem.s32 	%r163, %r48, %r58;
	add.s32 	%r164, %r163, %r58;
	rem.s32 	%r188, %r164, %r58;
	bra.uni 	BB0_35;

BB0_34:
	.loc 1 49 1
	add.s32 	%r165, %r58, -1;
	.loc 2 2621 10
	min.s32 	%r188, %r48, %r165;

BB0_35:
	.loc 1 49 133
	mad.lo.s32 	%r166, %r188, %r57, %r2;
	mad.lo.s32 	%r167, %r166, %r56, %r1;
	cvt.s64.s32	%rd37, %r167;
	add.s64 	%rd38, %rd1, %rd37;
	.loc 1 50 1
	ld.global.u8 	%rs19, [%rd38];
	setp.gt.u16	%p18, %rs19, %rs7;
	cvt.u32.u16	%r52, %rs19;
	@%p18 bra 	BB0_37;

	add.s32 	%r168, %r7, 1;
	mul.lo.s32 	%r169, %r168, %r7;
	shr.u32 	%r170, %r169, 31;
	add.s32 	%r171, %r169, %r170;
	shr.s32 	%r172, %r171, 1;
	add.s32 	%r189, %r52, %r172;
	bra.uni 	BB0_38;

BB0_37:
	.loc 1 50 1
	add.s32 	%r173, %r52, 1;
	mul.lo.s32 	%r174, %r173, %r52;
	shr.u32 	%r175, %r174, 31;
	add.s32 	%r176, %r174, %r175;
	shr.s32 	%r177, %r176, 1;
	add.s32 	%r189, %r177, %r7;

BB0_38:
	mul.wide.s32 	%rd40, %r189, 4;
	add.s64 	%rd41, %rd9, %rd40;
	.loc 1 50 1
	ld.global.f32 	%f13, [%rd41];
	add.f32 	%f14, %f5, %f13;

BB0_39:
	cvta.to.global.u64 	%rd42, %rd2;
	mul.wide.s32 	%rd43, %r6, 4;
	add.s64 	%rd44, %rd42, %rd43;
	.loc 1 53 1
	st.global.f32 	[%rd44], %f14;

BB0_40:
	.loc 1 54 2
	ret;
}


