<project xmlns="com.autoesl.autopilot.project" top="fpga_top" name="test_zynq">
    <includePaths/>
    <libraryPaths/>
    <Simulation>
        <SimFlow name="csim"/>
    </Simulation>
    <files xmlns="">
        <file name="../../../zynqnet-master/_HLS_CODE/cpu_top.hpp" sc="0" tb="1" cflags=" "/>
        <file name="../../../zynqnet-master/_HLS_CODE/cpu_top.cpp" sc="0" tb="1" cflags=" "/>
        <file name="../zynqnet-master/_HLS_CODE/weights_cache.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/weights_cache.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/weights.bin" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/unittests.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/unittests.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/processing_element.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/processing_element.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/output_cache.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/output_cache.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/network.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/network.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/netconfig.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/netconfig.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/memory_controller.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/memory_controller.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/indata.bin" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/image_cache.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/image_cache.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/hls_stream.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/gpool_cache.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/gpool_cache.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/fpga_top.hpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/fpga_top.cpp" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/ap_utils.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/ap_shift_reg.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/etc/ap_private.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/etc/ap_int_sim.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/ap_int.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/etc/ap_fixed_sim.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/ap_fixed.h" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/README.md" sc="0" tb="false" cflags=""/>
        <file name="../zynqnet-master/_HLS_CODE/vivado_include/LICENSE-2_0.txt" sc="0" tb="false" cflags=""/>
    </files>
    <solutions xmlns="">
        <solution name="solution1" status="active"/>
    </solutions>
</project>

